Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 18:50:46 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.770        0.000                      0                 1565        0.109        0.000                      0                 1565       48.750        0.000                       0                   580  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              74.770        0.000                      0                 1561        0.109        0.000                      0                 1561       48.750        0.000                       0                   580  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.022        0.000                      0                    4        1.025        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       74.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.770ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.002ns  (logic 3.716ns (14.863%)  route 21.286ns (85.137%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X65Y41         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         4.257     9.934    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y34         LUT2 (Prop_lut2_I0_O)        0.152    10.086 f  sm/ram_reg_i_48/O
                         net (fo=16, routed)          1.627    11.713    sm/ram_reg_i_48_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.326    12.039 r  sm/D_registers_q[7][24]_i_23/O
                         net (fo=1, routed)           0.466    12.505    sm/D_registers_q[7][24]_i_23_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124    12.629 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          2.561    15.190    sm/M_sm_bsel[0]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.124    15.314 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.019    16.333    sm/M_alum_b[5]
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.118    16.451 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.922    17.373    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.326    17.699 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.442    18.141    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.265 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.287    18.552    sm/D_registers_q[7][22]_i_27_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124    18.676 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.600    19.277    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    19.401 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.746    20.147    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124    20.271 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.682    20.953    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    21.077 f  sm/D_registers_q[7][27]_i_28/O
                         net (fo=1, routed)           0.162    21.239    sm/D_registers_q[7][27]_i_28_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.124    21.363 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=2, routed)           0.303    21.666    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    21.790 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=1, routed)           0.300    22.090    sm/D_registers_q[7][27]_i_24_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.214 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=2, routed)           0.522    22.735    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.859 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=5, routed)           1.018    23.877    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.150    24.027 f  sm/D_registers_q[7][28]_i_5/O
                         net (fo=1, routed)           0.469    24.497    sm/D_registers_q[7][28]_i_5_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.328    24.825 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.022    25.847    sm/M_alum_out[28]
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124    25.971 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.737    26.708    sm/D_states_q[7]_i_40_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.832 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.201    28.033    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.124    28.157 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.808    28.965    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.089 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.134    30.223    sm/accel_edge_n_0
    SLICE_X64Y44         FDSE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X64Y44         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.273   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X64Y44         FDSE (Setup_fdse_C_CE)      -0.169   104.993    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.993    
                         arrival time                         -30.223    
  -------------------------------------------------------------------
                         slack                                 74.770    

Slack (MET) :             74.770ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.002ns  (logic 3.716ns (14.863%)  route 21.286ns (85.137%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X65Y41         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         4.257     9.934    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y34         LUT2 (Prop_lut2_I0_O)        0.152    10.086 f  sm/ram_reg_i_48/O
                         net (fo=16, routed)          1.627    11.713    sm/ram_reg_i_48_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.326    12.039 r  sm/D_registers_q[7][24]_i_23/O
                         net (fo=1, routed)           0.466    12.505    sm/D_registers_q[7][24]_i_23_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124    12.629 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          2.561    15.190    sm/M_sm_bsel[0]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.124    15.314 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.019    16.333    sm/M_alum_b[5]
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.118    16.451 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.922    17.373    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.326    17.699 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.442    18.141    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.265 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.287    18.552    sm/D_registers_q[7][22]_i_27_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124    18.676 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.600    19.277    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    19.401 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.746    20.147    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124    20.271 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.682    20.953    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    21.077 f  sm/D_registers_q[7][27]_i_28/O
                         net (fo=1, routed)           0.162    21.239    sm/D_registers_q[7][27]_i_28_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.124    21.363 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=2, routed)           0.303    21.666    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    21.790 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=1, routed)           0.300    22.090    sm/D_registers_q[7][27]_i_24_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.214 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=2, routed)           0.522    22.735    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.859 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=5, routed)           1.018    23.877    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.150    24.027 f  sm/D_registers_q[7][28]_i_5/O
                         net (fo=1, routed)           0.469    24.497    sm/D_registers_q[7][28]_i_5_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.328    24.825 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.022    25.847    sm/M_alum_out[28]
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124    25.971 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.737    26.708    sm/D_states_q[7]_i_40_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.832 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.201    28.033    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.124    28.157 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.808    28.965    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.089 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.134    30.223    sm/accel_edge_n_0
    SLICE_X64Y44         FDSE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X64Y44         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.273   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X64Y44         FDSE (Setup_fdse_C_CE)      -0.169   104.993    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        104.993    
                         arrival time                         -30.223    
  -------------------------------------------------------------------
                         slack                                 74.770    

Slack (MET) :             74.770ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.002ns  (logic 3.716ns (14.863%)  route 21.286ns (85.137%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X65Y41         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         4.257     9.934    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y34         LUT2 (Prop_lut2_I0_O)        0.152    10.086 f  sm/ram_reg_i_48/O
                         net (fo=16, routed)          1.627    11.713    sm/ram_reg_i_48_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.326    12.039 r  sm/D_registers_q[7][24]_i_23/O
                         net (fo=1, routed)           0.466    12.505    sm/D_registers_q[7][24]_i_23_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124    12.629 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          2.561    15.190    sm/M_sm_bsel[0]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.124    15.314 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.019    16.333    sm/M_alum_b[5]
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.118    16.451 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.922    17.373    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.326    17.699 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.442    18.141    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.265 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.287    18.552    sm/D_registers_q[7][22]_i_27_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124    18.676 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.600    19.277    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    19.401 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.746    20.147    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124    20.271 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.682    20.953    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    21.077 f  sm/D_registers_q[7][27]_i_28/O
                         net (fo=1, routed)           0.162    21.239    sm/D_registers_q[7][27]_i_28_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.124    21.363 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=2, routed)           0.303    21.666    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    21.790 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=1, routed)           0.300    22.090    sm/D_registers_q[7][27]_i_24_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.214 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=2, routed)           0.522    22.735    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.859 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=5, routed)           1.018    23.877    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.150    24.027 f  sm/D_registers_q[7][28]_i_5/O
                         net (fo=1, routed)           0.469    24.497    sm/D_registers_q[7][28]_i_5_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.328    24.825 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.022    25.847    sm/M_alum_out[28]
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124    25.971 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.737    26.708    sm/D_states_q[7]_i_40_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.832 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.201    28.033    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.124    28.157 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.808    28.965    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.089 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.134    30.223    sm/accel_edge_n_0
    SLICE_X64Y44         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X64Y44         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.273   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X64Y44         FDSE (Setup_fdse_C_CE)      -0.169   104.993    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        104.993    
                         arrival time                         -30.223    
  -------------------------------------------------------------------
                         slack                                 74.770    

Slack (MET) :             74.770ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.002ns  (logic 3.716ns (14.863%)  route 21.286ns (85.137%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X65Y41         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         4.257     9.934    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y34         LUT2 (Prop_lut2_I0_O)        0.152    10.086 f  sm/ram_reg_i_48/O
                         net (fo=16, routed)          1.627    11.713    sm/ram_reg_i_48_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.326    12.039 r  sm/D_registers_q[7][24]_i_23/O
                         net (fo=1, routed)           0.466    12.505    sm/D_registers_q[7][24]_i_23_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124    12.629 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          2.561    15.190    sm/M_sm_bsel[0]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.124    15.314 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.019    16.333    sm/M_alum_b[5]
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.118    16.451 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.922    17.373    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.326    17.699 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.442    18.141    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.265 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.287    18.552    sm/D_registers_q[7][22]_i_27_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124    18.676 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.600    19.277    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    19.401 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.746    20.147    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124    20.271 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.682    20.953    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    21.077 f  sm/D_registers_q[7][27]_i_28/O
                         net (fo=1, routed)           0.162    21.239    sm/D_registers_q[7][27]_i_28_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.124    21.363 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=2, routed)           0.303    21.666    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    21.790 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=1, routed)           0.300    22.090    sm/D_registers_q[7][27]_i_24_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.214 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=2, routed)           0.522    22.735    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.859 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=5, routed)           1.018    23.877    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.150    24.027 f  sm/D_registers_q[7][28]_i_5/O
                         net (fo=1, routed)           0.469    24.497    sm/D_registers_q[7][28]_i_5_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.328    24.825 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.022    25.847    sm/M_alum_out[28]
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124    25.971 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.737    26.708    sm/D_states_q[7]_i_40_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.832 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.201    28.033    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.124    28.157 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.808    28.965    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.089 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.134    30.223    sm/accel_edge_n_0
    SLICE_X64Y44         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X64Y44         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.273   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X64Y44         FDSE (Setup_fdse_C_CE)      -0.169   104.993    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        104.993    
                         arrival time                         -30.223    
  -------------------------------------------------------------------
                         slack                                 74.770    

Slack (MET) :             74.917ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.816ns  (logic 3.716ns (14.974%)  route 21.100ns (85.026%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X65Y41         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         4.257     9.934    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y34         LUT2 (Prop_lut2_I0_O)        0.152    10.086 f  sm/ram_reg_i_48/O
                         net (fo=16, routed)          1.627    11.713    sm/ram_reg_i_48_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.326    12.039 r  sm/D_registers_q[7][24]_i_23/O
                         net (fo=1, routed)           0.466    12.505    sm/D_registers_q[7][24]_i_23_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124    12.629 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          2.561    15.190    sm/M_sm_bsel[0]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.124    15.314 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.019    16.333    sm/M_alum_b[5]
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.118    16.451 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.922    17.373    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.326    17.699 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.442    18.141    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.265 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.287    18.552    sm/D_registers_q[7][22]_i_27_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124    18.676 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.600    19.277    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    19.401 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.746    20.147    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124    20.271 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.682    20.953    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    21.077 f  sm/D_registers_q[7][27]_i_28/O
                         net (fo=1, routed)           0.162    21.239    sm/D_registers_q[7][27]_i_28_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.124    21.363 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=2, routed)           0.303    21.666    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    21.790 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=1, routed)           0.300    22.090    sm/D_registers_q[7][27]_i_24_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.214 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=2, routed)           0.522    22.735    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.859 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=5, routed)           1.018    23.877    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.150    24.027 f  sm/D_registers_q[7][28]_i_5/O
                         net (fo=1, routed)           0.469    24.497    sm/D_registers_q[7][28]_i_5_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.328    24.825 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.022    25.847    sm/M_alum_out[28]
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124    25.971 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.737    26.708    sm/D_states_q[7]_i_40_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.832 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.201    28.033    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.124    28.157 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.808    28.965    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.089 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          0.949    30.038    sm/accel_edge_n_0
    SLICE_X65Y40         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.517   104.922    sm/clk_IBUF_BUFG
    SLICE_X65Y40         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.273   105.195    
                         clock uncertainty           -0.035   105.160    
    SLICE_X65Y40         FDSE (Setup_fdse_C_CE)      -0.205   104.955    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        104.955    
                         arrival time                         -30.038    
  -------------------------------------------------------------------
                         slack                                 74.917    

Slack (MET) :             74.927ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.966ns  (logic 3.486ns (13.963%)  route 21.480ns (86.037%))
  Logic Levels:           21  (LUT2=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X65Y41         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         4.257     9.934    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y34         LUT2 (Prop_lut2_I0_O)        0.152    10.086 f  sm/ram_reg_i_48/O
                         net (fo=16, routed)          1.627    11.713    sm/ram_reg_i_48_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.326    12.039 r  sm/D_registers_q[7][24]_i_23/O
                         net (fo=1, routed)           0.466    12.505    sm/D_registers_q[7][24]_i_23_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124    12.629 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          2.561    15.190    sm/M_sm_bsel[0]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.124    15.314 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.019    16.333    sm/M_alum_b[5]
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.118    16.451 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.922    17.373    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.326    17.699 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.442    18.141    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.265 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.287    18.552    sm/D_registers_q[7][22]_i_27_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124    18.676 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.600    19.277    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    19.401 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.746    20.147    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124    20.271 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.686    20.957    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I0_O)        0.124    21.081 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.567    21.648    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.772 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.407    22.179    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I2_O)        0.124    22.303 f  sm/D_registers_q[7][22]_i_5/O
                         net (fo=2, routed)           1.005    23.307    sm/D_registers_q[7][22]_i_5_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.431 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.476    23.908    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.032 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.426    24.458    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124    24.582 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.637    25.219    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.343 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.766    26.108    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I1_O)        0.124    26.232 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          1.706    27.938    sm/M_alum_out[0]
    SLICE_X52Y36         LUT5 (Prop_lut5_I2_O)        0.124    28.062 f  sm/D_states_q[3]_i_24/O
                         net (fo=1, routed)           1.034    29.096    sm/D_states_q[3]_i_24_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I4_O)        0.124    29.220 r  sm/D_states_q[3]_i_6/O
                         net (fo=4, routed)           0.322    29.542    sm/D_states_q[3]_i_6_n_0
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    29.666 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.521    30.187    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X63Y41         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.273   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X63Y41         FDRE (Setup_fdre_C_D)       -0.047   105.114    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        105.114    
                         arrival time                         -30.187    
  -------------------------------------------------------------------
                         slack                                 74.927    

Slack (MET) :             75.007ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.767ns  (logic 3.716ns (15.004%)  route 21.051ns (84.996%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X65Y41         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         4.257     9.934    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y34         LUT2 (Prop_lut2_I0_O)        0.152    10.086 f  sm/ram_reg_i_48/O
                         net (fo=16, routed)          1.627    11.713    sm/ram_reg_i_48_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.326    12.039 r  sm/D_registers_q[7][24]_i_23/O
                         net (fo=1, routed)           0.466    12.505    sm/D_registers_q[7][24]_i_23_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124    12.629 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          2.561    15.190    sm/M_sm_bsel[0]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.124    15.314 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.019    16.333    sm/M_alum_b[5]
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.118    16.451 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.922    17.373    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.326    17.699 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.442    18.141    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.265 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.287    18.552    sm/D_registers_q[7][22]_i_27_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124    18.676 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.600    19.277    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    19.401 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.746    20.147    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124    20.271 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.682    20.953    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    21.077 f  sm/D_registers_q[7][27]_i_28/O
                         net (fo=1, routed)           0.162    21.239    sm/D_registers_q[7][27]_i_28_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.124    21.363 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=2, routed)           0.303    21.666    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    21.790 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=1, routed)           0.300    22.090    sm/D_registers_q[7][27]_i_24_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.214 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=2, routed)           0.522    22.735    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.859 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=5, routed)           1.018    23.877    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.150    24.027 f  sm/D_registers_q[7][28]_i_5/O
                         net (fo=1, routed)           0.469    24.497    sm/D_registers_q[7][28]_i_5_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.328    24.825 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.022    25.847    sm/M_alum_out[28]
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124    25.971 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.737    26.708    sm/D_states_q[7]_i_40_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.832 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.201    28.033    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.124    28.157 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.808    28.965    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.089 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          0.899    29.988    sm/accel_edge_n_0
    SLICE_X64Y41         FDSE                                         r  sm/D_states_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X64Y41         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.276   105.199    
                         clock uncertainty           -0.035   105.164    
    SLICE_X64Y41         FDSE (Setup_fdse_C_CE)      -0.169   104.995    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        104.995    
                         arrival time                         -29.988    
  -------------------------------------------------------------------
                         slack                                 75.007    

Slack (MET) :             75.007ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.767ns  (logic 3.716ns (15.004%)  route 21.051ns (84.996%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X65Y41         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         4.257     9.934    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y34         LUT2 (Prop_lut2_I0_O)        0.152    10.086 f  sm/ram_reg_i_48/O
                         net (fo=16, routed)          1.627    11.713    sm/ram_reg_i_48_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.326    12.039 r  sm/D_registers_q[7][24]_i_23/O
                         net (fo=1, routed)           0.466    12.505    sm/D_registers_q[7][24]_i_23_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124    12.629 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          2.561    15.190    sm/M_sm_bsel[0]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.124    15.314 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.019    16.333    sm/M_alum_b[5]
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.118    16.451 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.922    17.373    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.326    17.699 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.442    18.141    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.265 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.287    18.552    sm/D_registers_q[7][22]_i_27_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124    18.676 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.600    19.277    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    19.401 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.746    20.147    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124    20.271 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.682    20.953    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    21.077 f  sm/D_registers_q[7][27]_i_28/O
                         net (fo=1, routed)           0.162    21.239    sm/D_registers_q[7][27]_i_28_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.124    21.363 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=2, routed)           0.303    21.666    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    21.790 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=1, routed)           0.300    22.090    sm/D_registers_q[7][27]_i_24_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.214 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=2, routed)           0.522    22.735    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.859 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=5, routed)           1.018    23.877    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.150    24.027 f  sm/D_registers_q[7][28]_i_5/O
                         net (fo=1, routed)           0.469    24.497    sm/D_registers_q[7][28]_i_5_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.328    24.825 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.022    25.847    sm/M_alum_out[28]
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124    25.971 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.737    26.708    sm/D_states_q[7]_i_40_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.832 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.201    28.033    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.124    28.157 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.808    28.965    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.089 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          0.899    29.988    sm/accel_edge_n_0
    SLICE_X64Y41         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X64Y41         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.276   105.199    
                         clock uncertainty           -0.035   105.164    
    SLICE_X64Y41         FDSE (Setup_fdse_C_CE)      -0.169   104.995    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.995    
                         arrival time                         -29.988    
  -------------------------------------------------------------------
                         slack                                 75.007    

Slack (MET) :             75.007ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.767ns  (logic 3.716ns (15.004%)  route 21.051ns (84.996%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X65Y41         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         4.257     9.934    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y34         LUT2 (Prop_lut2_I0_O)        0.152    10.086 f  sm/ram_reg_i_48/O
                         net (fo=16, routed)          1.627    11.713    sm/ram_reg_i_48_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.326    12.039 r  sm/D_registers_q[7][24]_i_23/O
                         net (fo=1, routed)           0.466    12.505    sm/D_registers_q[7][24]_i_23_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124    12.629 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          2.561    15.190    sm/M_sm_bsel[0]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.124    15.314 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.019    16.333    sm/M_alum_b[5]
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.118    16.451 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.922    17.373    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.326    17.699 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.442    18.141    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.265 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.287    18.552    sm/D_registers_q[7][22]_i_27_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124    18.676 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.600    19.277    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    19.401 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.746    20.147    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124    20.271 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.682    20.953    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    21.077 f  sm/D_registers_q[7][27]_i_28/O
                         net (fo=1, routed)           0.162    21.239    sm/D_registers_q[7][27]_i_28_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.124    21.363 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=2, routed)           0.303    21.666    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    21.790 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=1, routed)           0.300    22.090    sm/D_registers_q[7][27]_i_24_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.214 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=2, routed)           0.522    22.735    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.859 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=5, routed)           1.018    23.877    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.150    24.027 f  sm/D_registers_q[7][28]_i_5/O
                         net (fo=1, routed)           0.469    24.497    sm/D_registers_q[7][28]_i_5_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.328    24.825 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.022    25.847    sm/M_alum_out[28]
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124    25.971 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.737    26.708    sm/D_states_q[7]_i_40_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.832 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.201    28.033    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.124    28.157 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.808    28.965    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.089 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          0.899    29.988    sm/accel_edge_n_0
    SLICE_X64Y41         FDSE                                         r  sm/D_states_q_reg[7]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X64Y41         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.276   105.199    
                         clock uncertainty           -0.035   105.164    
    SLICE_X64Y41         FDSE (Setup_fdse_C_CE)      -0.169   104.995    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        104.995    
                         arrival time                         -29.988    
  -------------------------------------------------------------------
                         slack                                 75.007    

Slack (MET) :             75.007ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.767ns  (logic 3.716ns (15.004%)  route 21.051ns (84.996%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X65Y41         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         4.257     9.934    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y34         LUT2 (Prop_lut2_I0_O)        0.152    10.086 f  sm/ram_reg_i_48/O
                         net (fo=16, routed)          1.627    11.713    sm/ram_reg_i_48_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.326    12.039 r  sm/D_registers_q[7][24]_i_23/O
                         net (fo=1, routed)           0.466    12.505    sm/D_registers_q[7][24]_i_23_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124    12.629 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          2.561    15.190    sm/M_sm_bsel[0]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.124    15.314 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.019    16.333    sm/M_alum_b[5]
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.118    16.451 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.922    17.373    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.326    17.699 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.442    18.141    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.265 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.287    18.552    sm/D_registers_q[7][22]_i_27_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124    18.676 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.600    19.277    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    19.401 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.746    20.147    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124    20.271 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.682    20.953    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    21.077 f  sm/D_registers_q[7][27]_i_28/O
                         net (fo=1, routed)           0.162    21.239    sm/D_registers_q[7][27]_i_28_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.124    21.363 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=2, routed)           0.303    21.666    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    21.790 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=1, routed)           0.300    22.090    sm/D_registers_q[7][27]_i_24_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.214 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=2, routed)           0.522    22.735    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.859 r  sm/D_registers_q[7][29]_i_14/O
                         net (fo=5, routed)           1.018    23.877    sm/D_registers_q[7][29]_i_14_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.150    24.027 f  sm/D_registers_q[7][28]_i_5/O
                         net (fo=1, routed)           0.469    24.497    sm/D_registers_q[7][28]_i_5_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.328    24.825 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.022    25.847    sm/M_alum_out[28]
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124    25.971 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.737    26.708    sm/D_states_q[7]_i_40_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.832 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.201    28.033    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.124    28.157 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.808    28.965    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.089 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          0.899    29.988    sm/accel_edge_n_0
    SLICE_X64Y41         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X64Y41         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
                         clock pessimism              0.276   105.199    
                         clock uncertainty           -0.035   105.164    
    SLICE_X64Y41         FDSE (Setup_fdse_C_CE)      -0.169   104.995    sm/D_states_q_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                        104.995    
                         arrival time                         -29.988    
  -------------------------------------------------------------------
                         slack                                 75.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.355ns (73.661%)  route 0.127ns (26.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.595     1.539    forLoop_idx_0_1582367575[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.126     1.806    forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.966 r  forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           0.001     1.967    forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[0]_i_3__5_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.021 r  forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     2.021    forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__9_n_7
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.863     2.052    forLoop_idx_0_1582367575[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.366ns (74.248%)  route 0.127ns (25.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.595     1.539    forLoop_idx_0_1582367575[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.126     1.806    forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.966 r  forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           0.001     1.967    forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[0]_i_3__5_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.032 r  forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     2.032    forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__9_n_5
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.863     2.052    forLoop_idx_0_1582367575[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_1582367575[3].cond_butt_dirs/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.093%)  route 0.312ns (68.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.595     1.539    sr1/clk_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.312     1.992    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.865     2.055    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X60Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.865    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.093%)  route 0.312ns (68.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.595     1.539    sr1/clk_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.312     1.992    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.865     2.055    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X60Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.865    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.093%)  route 0.312ns (68.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.595     1.539    sr1/clk_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.312     1.992    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.865     2.055    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X60Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.865    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.093%)  route 0.312ns (68.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.595     1.539    sr1/clk_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.312     1.992    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.865     2.055    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y47         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X60Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.865    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.238%)  route 0.341ns (70.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.566     1.510    sr3/clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.341     1.992    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y44         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.837     2.027    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y44         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.547    
    SLICE_X56Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.856    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.238%)  route 0.341ns (70.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.566     1.510    sr3/clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.341     1.992    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y44         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.837     2.027    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y44         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.547    
    SLICE_X56Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.856    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.238%)  route 0.341ns (70.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.566     1.510    sr3/clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.341     1.992    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y44         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.837     2.027    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y44         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.547    
    SLICE_X56Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.856    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.238%)  route 0.341ns (70.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.566     1.510    sr3/clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.341     1.992    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y44         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.837     2.027    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y44         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.547    
    SLICE_X56Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.856    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y14   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y15   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y62   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y62   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y62   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y62   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y43   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y44   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y41   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y45   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y45   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y47   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y45   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y45   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.022ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 0.704ns (12.694%)  route 4.842ns (87.306%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.636     5.220    sm/clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.456     5.676 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=88, routed)          2.958     8.635    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.124     8.759 f  sm/D_debug_dff_q[5]_i_4/O
                         net (fo=12, routed)          0.809     9.567    sm/D_debug_dff_q[5]_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.691 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           1.075    10.766    fifo_reset_cond/AS[0]
    SLICE_X61Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.518   104.923    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X61Y46         FDPE (Recov_fdpe_C_PRE)     -0.359   104.788    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                 94.022    

Slack (MET) :             94.022ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 0.704ns (12.694%)  route 4.842ns (87.306%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.636     5.220    sm/clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.456     5.676 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=88, routed)          2.958     8.635    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.124     8.759 f  sm/D_debug_dff_q[5]_i_4/O
                         net (fo=12, routed)          0.809     9.567    sm/D_debug_dff_q[5]_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.691 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           1.075    10.766    fifo_reset_cond/AS[0]
    SLICE_X61Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.518   104.923    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X61Y46         FDPE (Recov_fdpe_C_PRE)     -0.359   104.788    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                 94.022    

Slack (MET) :             94.022ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 0.704ns (12.694%)  route 4.842ns (87.306%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.636     5.220    sm/clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.456     5.676 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=88, routed)          2.958     8.635    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.124     8.759 f  sm/D_debug_dff_q[5]_i_4/O
                         net (fo=12, routed)          0.809     9.567    sm/D_debug_dff_q[5]_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.691 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           1.075    10.766    fifo_reset_cond/AS[0]
    SLICE_X61Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.518   104.923    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X61Y46         FDPE (Recov_fdpe_C_PRE)     -0.359   104.788    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                 94.022    

Slack (MET) :             94.022ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 0.704ns (12.694%)  route 4.842ns (87.306%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.636     5.220    sm/clk_IBUF_BUFG
    SLICE_X62Y40         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDSE (Prop_fdse_C_Q)         0.456     5.676 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=88, routed)          2.958     8.635    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.124     8.759 f  sm/D_debug_dff_q[5]_i_4/O
                         net (fo=12, routed)          0.809     9.567    sm/D_debug_dff_q[5]_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.691 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           1.075    10.766    fifo_reset_cond/AS[0]
    SLICE_X61Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.518   104.923    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X61Y46         FDPE (Recov_fdpe_C_PRE)     -0.359   104.788    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                 94.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.268%)  route 0.779ns (80.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         0.357     2.037    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.045     2.082 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.422     2.504    fifo_reset_cond/AS[0]
    SLICE_X61Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X61Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.479    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.268%)  route 0.779ns (80.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         0.357     2.037    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.045     2.082 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.422     2.504    fifo_reset_cond/AS[0]
    SLICE_X61Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X61Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.479    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.268%)  route 0.779ns (80.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         0.357     2.037    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.045     2.082 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.422     2.504    fifo_reset_cond/AS[0]
    SLICE_X61Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X61Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.479    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.268%)  route 0.779ns (80.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         0.357     2.037    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.045     2.082 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.422     2.504    fifo_reset_cond/AS[0]
    SLICE_X61Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X61Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.479    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  1.025    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.549ns  (logic 10.630ns (29.084%)  route 25.919ns (70.916%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.870     7.478    L_reg/M_sm_timer[3]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124     7.602 f  L_reg/L_62b6b83b_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.987     8.588    L_reg/L_62b6b83b_remainder0_carry_i_25__1_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.712 f  L_reg/L_62b6b83b_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.881     9.594    L_reg/L_62b6b83b_remainder0_carry_i_12__1_n_0
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.150     9.744 f  L_reg/L_62b6b83b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.831    10.575    L_reg/L_62b6b83b_remainder0_carry_i_20__1_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.320    10.895 r  L_reg/L_62b6b83b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.843    11.738    L_reg/L_62b6b83b_remainder0_carry_i_10__1_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.326    12.064 r  L_reg/L_62b6b83b_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.064    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.491 f  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_carry/O[1]
                         net (fo=7, routed)           0.986    13.477    L_reg/L_62b6b83b_remainder0_3[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.306    13.783 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=6, routed)           1.133    14.916    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    15.040 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.599    15.639    L_reg/i__carry_i_25__4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.763 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.564    17.327    L_reg/i__carry_i_22__1_n_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I3_O)        0.152    17.479 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.326    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I1_O)        0.326    18.652 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.950    19.602    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.726 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.797    20.523    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.647    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.045 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.045    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.358 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.158    22.516    L_reg/L_62b6b83b_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y33         LUT5 (Prop_lut5_I0_O)        0.306    22.822 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.404    23.226    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.350 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.469    23.819    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124    23.943 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.109    25.052    L_reg/i__carry_i_13__3_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.150    25.202 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.828    26.030    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.326    26.356 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.828    27.185    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y30         LUT3 (Prop_lut3_I1_O)        0.152    27.337 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.723    28.060    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y30         LUT5 (Prop_lut5_I0_O)        0.326    28.386 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.386    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.919 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.919    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.036 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.036    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.255 f  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.114    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.295    30.409 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.301    30.710    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124    30.834 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.735    31.569    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.124    31.693 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.964    32.657    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124    32.781 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.243    34.024    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y41         LUT4 (Prop_lut4_I2_O)        0.124    34.148 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.009    38.156    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    41.700 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.700    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.323ns  (logic 10.612ns (29.215%)  route 25.711ns (70.785%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.870     7.478    L_reg/M_sm_timer[3]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124     7.602 f  L_reg/L_62b6b83b_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.987     8.588    L_reg/L_62b6b83b_remainder0_carry_i_25__1_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.712 f  L_reg/L_62b6b83b_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.881     9.594    L_reg/L_62b6b83b_remainder0_carry_i_12__1_n_0
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.150     9.744 f  L_reg/L_62b6b83b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.831    10.575    L_reg/L_62b6b83b_remainder0_carry_i_20__1_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.320    10.895 r  L_reg/L_62b6b83b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.843    11.738    L_reg/L_62b6b83b_remainder0_carry_i_10__1_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.326    12.064 r  L_reg/L_62b6b83b_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.064    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.491 f  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_carry/O[1]
                         net (fo=7, routed)           0.986    13.477    L_reg/L_62b6b83b_remainder0_3[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.306    13.783 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=6, routed)           1.133    14.916    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    15.040 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.599    15.639    L_reg/i__carry_i_25__4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.763 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.564    17.327    L_reg/i__carry_i_22__1_n_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I3_O)        0.152    17.479 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.326    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I1_O)        0.326    18.652 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.950    19.602    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.726 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.797    20.523    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.647    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.045 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.045    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.358 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.158    22.516    L_reg/L_62b6b83b_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y33         LUT5 (Prop_lut5_I0_O)        0.306    22.822 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.404    23.226    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.350 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.469    23.819    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124    23.943 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.109    25.052    L_reg/i__carry_i_13__3_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.150    25.202 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.828    26.030    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.326    26.356 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.828    27.185    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y30         LUT3 (Prop_lut3_I1_O)        0.152    27.337 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.723    28.060    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y30         LUT5 (Prop_lut5_I0_O)        0.326    28.386 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.386    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.919 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.919    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.036 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.036    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.255 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.114    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.295    30.409 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.301    30.710    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124    30.834 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.963    31.797    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.921 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.670    32.591    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    32.715 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.400    34.116    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y41         LUT4 (Prop_lut4_I3_O)        0.124    34.240 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.708    37.948    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    41.474 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.474    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.225ns  (logic 10.895ns (30.077%)  route 25.329ns (69.923%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.870     7.478    L_reg/M_sm_timer[3]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124     7.602 f  L_reg/L_62b6b83b_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.987     8.588    L_reg/L_62b6b83b_remainder0_carry_i_25__1_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.712 f  L_reg/L_62b6b83b_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.881     9.594    L_reg/L_62b6b83b_remainder0_carry_i_12__1_n_0
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.150     9.744 f  L_reg/L_62b6b83b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.831    10.575    L_reg/L_62b6b83b_remainder0_carry_i_20__1_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.320    10.895 r  L_reg/L_62b6b83b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.843    11.738    L_reg/L_62b6b83b_remainder0_carry_i_10__1_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.326    12.064 r  L_reg/L_62b6b83b_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.064    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.491 f  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_carry/O[1]
                         net (fo=7, routed)           0.986    13.477    L_reg/L_62b6b83b_remainder0_3[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.306    13.783 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=6, routed)           1.133    14.916    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    15.040 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.599    15.639    L_reg/i__carry_i_25__4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.763 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.564    17.327    L_reg/i__carry_i_22__1_n_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I3_O)        0.152    17.479 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.326    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I1_O)        0.326    18.652 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.950    19.602    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.726 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.797    20.523    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.647    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.045 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.045    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.358 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.158    22.516    L_reg/L_62b6b83b_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y33         LUT5 (Prop_lut5_I0_O)        0.306    22.822 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.404    23.226    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.350 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.469    23.819    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124    23.943 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.109    25.052    L_reg/i__carry_i_13__3_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.150    25.202 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.828    26.030    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.326    26.356 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.828    27.185    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y30         LUT3 (Prop_lut3_I1_O)        0.152    27.337 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.723    28.060    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y30         LUT5 (Prop_lut5_I0_O)        0.326    28.386 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.386    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.919 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.919    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.036 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.036    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.255 f  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.114    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.295    30.409 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.301    30.710    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124    30.834 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.963    31.797    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.921 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.670    32.591    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    32.715 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.401    34.117    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y41         LUT4 (Prop_lut4_I3_O)        0.152    34.269 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.326    37.595    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.781    41.376 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.376    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.158ns  (logic 10.660ns (29.481%)  route 25.498ns (70.519%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.870     7.478    L_reg/M_sm_timer[3]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124     7.602 f  L_reg/L_62b6b83b_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.987     8.588    L_reg/L_62b6b83b_remainder0_carry_i_25__1_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.712 f  L_reg/L_62b6b83b_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.881     9.594    L_reg/L_62b6b83b_remainder0_carry_i_12__1_n_0
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.150     9.744 f  L_reg/L_62b6b83b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.831    10.575    L_reg/L_62b6b83b_remainder0_carry_i_20__1_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.320    10.895 r  L_reg/L_62b6b83b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.843    11.738    L_reg/L_62b6b83b_remainder0_carry_i_10__1_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.326    12.064 r  L_reg/L_62b6b83b_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.064    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.491 f  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_carry/O[1]
                         net (fo=7, routed)           0.986    13.477    L_reg/L_62b6b83b_remainder0_3[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.306    13.783 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=6, routed)           1.133    14.916    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    15.040 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.599    15.639    L_reg/i__carry_i_25__4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.763 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.564    17.327    L_reg/i__carry_i_22__1_n_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I3_O)        0.152    17.479 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.326    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I1_O)        0.326    18.652 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.950    19.602    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.726 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.797    20.523    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.647    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.045 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.045    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.358 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.158    22.516    L_reg/L_62b6b83b_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y33         LUT5 (Prop_lut5_I0_O)        0.306    22.822 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.404    23.226    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.350 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.469    23.819    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124    23.943 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.109    25.052    L_reg/i__carry_i_13__3_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.150    25.202 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.828    26.030    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.326    26.356 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.828    27.185    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y30         LUT3 (Prop_lut3_I1_O)        0.152    27.337 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.723    28.060    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y30         LUT5 (Prop_lut5_I0_O)        0.326    28.386 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.386    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.919 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.919    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.036 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.036    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.255 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.114    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.295    30.409 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.301    30.710    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124    30.834 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.963    31.797    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.921 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.670    32.591    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    32.715 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.401    34.117    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y41         LUT4 (Prop_lut4_I2_O)        0.124    34.241 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.495    37.736    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    41.309 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.309    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.096ns  (logic 10.633ns (29.457%)  route 25.463ns (70.543%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.870     7.478    L_reg/M_sm_timer[3]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124     7.602 f  L_reg/L_62b6b83b_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.987     8.588    L_reg/L_62b6b83b_remainder0_carry_i_25__1_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.712 f  L_reg/L_62b6b83b_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.881     9.594    L_reg/L_62b6b83b_remainder0_carry_i_12__1_n_0
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.150     9.744 f  L_reg/L_62b6b83b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.831    10.575    L_reg/L_62b6b83b_remainder0_carry_i_20__1_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.320    10.895 r  L_reg/L_62b6b83b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.843    11.738    L_reg/L_62b6b83b_remainder0_carry_i_10__1_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.326    12.064 r  L_reg/L_62b6b83b_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.064    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.491 f  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_carry/O[1]
                         net (fo=7, routed)           0.986    13.477    L_reg/L_62b6b83b_remainder0_3[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.306    13.783 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=6, routed)           1.133    14.916    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    15.040 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.599    15.639    L_reg/i__carry_i_25__4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.763 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.564    17.327    L_reg/i__carry_i_22__1_n_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I3_O)        0.152    17.479 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.326    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I1_O)        0.326    18.652 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.950    19.602    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.726 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.797    20.523    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.647    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.045 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.045    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.358 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.158    22.516    L_reg/L_62b6b83b_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y33         LUT5 (Prop_lut5_I0_O)        0.306    22.822 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.404    23.226    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.350 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.469    23.819    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124    23.943 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.109    25.052    L_reg/i__carry_i_13__3_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.150    25.202 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.828    26.030    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.326    26.356 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.828    27.185    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y30         LUT3 (Prop_lut3_I1_O)        0.152    27.337 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.723    28.060    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y30         LUT5 (Prop_lut5_I0_O)        0.326    28.386 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.386    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.919 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.919    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.036 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.036    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.255 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.114    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.295    30.409 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.301    30.710    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124    30.834 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.735    31.569    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.124    31.693 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.530    32.223    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.124    32.347 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.238    33.585    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.124    33.709 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.992    37.701    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    41.248 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.248    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.079ns  (logic 12.048ns (33.393%)  route 24.031ns (66.607%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.478     5.629 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.618     7.247    L_reg/M_sm_pbc[9]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.319     7.566 r  L_reg/L_62b6b83b_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.824     8.390    L_reg/L_62b6b83b_remainder0_carry_i_26__0_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.328     8.718 f  L_reg/L_62b6b83b_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.768     9.486    L_reg/L_62b6b83b_remainder0_carry_i_13__0_n_0
    SLICE_X41Y45         LUT3 (Prop_lut3_I1_O)        0.119     9.605 f  L_reg/L_62b6b83b_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.407    10.011    L_reg/L_62b6b83b_remainder0_carry_i_19__0_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I3_O)        0.326    10.337 r  L_reg/L_62b6b83b_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.978    11.316    L_reg/L_62b6b83b_remainder0_carry_i_10__0_n_0
    SLICE_X40Y42         LUT2 (Prop_lut2_I1_O)        0.326    11.642 r  L_reg/L_62b6b83b_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.642    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.248 r  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_carry/O[3]
                         net (fo=1, routed)           0.690    12.938    L_reg/L_62b6b83b_remainder0_1[3]
    SLICE_X41Y42         LUT4 (Prop_lut4_I1_O)        0.306    13.244 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.221    14.464    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124    14.588 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.994    15.582    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    15.706 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.120    16.826    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.152    16.978 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.652    17.630    L_reg/i__carry_i_19__1_n_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I0_O)        0.354    17.984 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.580    18.564    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.327    18.891 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.501    19.392    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.120 r  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.120    bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.237 r  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.237    bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.476 f  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.263    21.739    L_reg/L_62b6b83b_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y40         LUT5 (Prop_lut5_I1_O)        0.301    22.040 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.473    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.124    22.597 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.816    23.413    L_reg/i__carry_i_14__0_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.118    23.531 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.824    24.355    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.326    24.681 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.359    26.040    L_reg/i__carry_i_14__0_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I3_O)        0.124    26.164 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.149    27.313    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.154    27.467 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.517    27.984    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.327    28.311 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.311    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.861 r  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.861    bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.975 r  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.975    bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.309 f  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.852    30.161    bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.303    30.464 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.281    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.124    31.405 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.582    31.987    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y39         LUT3 (Prop_lut3_I1_O)        0.124    32.111 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.818    32.930    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.124    33.054 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.409    34.462    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.152    34.614 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.840    37.455    bseg_OBUF[4]
    N11                  OBUF (Prop_obuf_I_O)         3.776    41.230 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.230    bseg[4]
    N11                                                               r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.045ns  (logic 10.839ns (30.070%)  route 25.207ns (69.930%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.870     7.478    L_reg/M_sm_timer[3]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124     7.602 f  L_reg/L_62b6b83b_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.987     8.588    L_reg/L_62b6b83b_remainder0_carry_i_25__1_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.712 f  L_reg/L_62b6b83b_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.881     9.594    L_reg/L_62b6b83b_remainder0_carry_i_12__1_n_0
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.150     9.744 f  L_reg/L_62b6b83b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.831    10.575    L_reg/L_62b6b83b_remainder0_carry_i_20__1_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.320    10.895 r  L_reg/L_62b6b83b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.843    11.738    L_reg/L_62b6b83b_remainder0_carry_i_10__1_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.326    12.064 r  L_reg/L_62b6b83b_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.064    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.491 f  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_carry/O[1]
                         net (fo=7, routed)           0.986    13.477    L_reg/L_62b6b83b_remainder0_3[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.306    13.783 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=6, routed)           1.133    14.916    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    15.040 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.599    15.639    L_reg/i__carry_i_25__4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.763 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.564    17.327    L_reg/i__carry_i_22__1_n_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I3_O)        0.152    17.479 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.326    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I1_O)        0.326    18.652 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.950    19.602    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.726 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.797    20.523    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.647    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.045 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.045    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.358 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.158    22.516    L_reg/L_62b6b83b_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y33         LUT5 (Prop_lut5_I0_O)        0.306    22.822 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.404    23.226    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.350 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.469    23.819    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124    23.943 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.109    25.052    L_reg/i__carry_i_13__3_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.150    25.202 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.828    26.030    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.326    26.356 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.828    27.185    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y30         LUT3 (Prop_lut3_I1_O)        0.152    27.337 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.723    28.060    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y30         LUT5 (Prop_lut5_I0_O)        0.326    28.386 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.386    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.919 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.919    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.036 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.036    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.255 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.114    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.295    30.409 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.301    30.710    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124    30.834 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.963    31.797    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.921 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.670    32.591    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    32.715 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.400    34.116    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y41         LUT4 (Prop_lut4_I3_O)        0.152    34.268 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.204    37.472    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    41.197 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.197    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.968ns  (logic 10.842ns (30.143%)  route 25.126ns (69.857%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.870     7.478    L_reg/M_sm_timer[3]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124     7.602 f  L_reg/L_62b6b83b_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.987     8.588    L_reg/L_62b6b83b_remainder0_carry_i_25__1_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.712 f  L_reg/L_62b6b83b_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.881     9.594    L_reg/L_62b6b83b_remainder0_carry_i_12__1_n_0
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.150     9.744 f  L_reg/L_62b6b83b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.831    10.575    L_reg/L_62b6b83b_remainder0_carry_i_20__1_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.320    10.895 r  L_reg/L_62b6b83b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.843    11.738    L_reg/L_62b6b83b_remainder0_carry_i_10__1_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.326    12.064 r  L_reg/L_62b6b83b_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.064    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.491 f  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_carry/O[1]
                         net (fo=7, routed)           0.986    13.477    L_reg/L_62b6b83b_remainder0_3[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.306    13.783 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=6, routed)           1.133    14.916    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    15.040 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.599    15.639    L_reg/i__carry_i_25__4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.763 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.564    17.327    L_reg/i__carry_i_22__1_n_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I3_O)        0.152    17.479 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.326    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I1_O)        0.326    18.652 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.950    19.602    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.726 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.797    20.523    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.647    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.045 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.045    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.358 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.158    22.516    L_reg/L_62b6b83b_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y33         LUT5 (Prop_lut5_I0_O)        0.306    22.822 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.404    23.226    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.350 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.469    23.819    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I0_O)        0.124    23.943 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.109    25.052    L_reg/i__carry_i_13__3_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.150    25.202 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.828    26.030    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.326    26.356 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.828    27.185    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y30         LUT3 (Prop_lut3_I1_O)        0.152    27.337 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.723    28.060    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y30         LUT5 (Prop_lut5_I0_O)        0.326    28.386 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.386    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.919 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.919    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.036 r  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.036    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.255 f  timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.114    timerseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.295    30.409 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.301    30.710    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124    30.834 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.735    31.569    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.124    31.693 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.964    32.657    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124    32.781 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.243    34.024    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y41         LUT4 (Prop_lut4_I2_O)        0.154    34.178 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.216    37.394    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    41.120 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.120    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.856ns  (logic 11.816ns (32.955%)  route 24.040ns (67.045%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.478     5.629 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.618     7.247    L_reg/M_sm_pbc[9]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.319     7.566 r  L_reg/L_62b6b83b_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.824     8.390    L_reg/L_62b6b83b_remainder0_carry_i_26__0_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.328     8.718 f  L_reg/L_62b6b83b_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.768     9.486    L_reg/L_62b6b83b_remainder0_carry_i_13__0_n_0
    SLICE_X41Y45         LUT3 (Prop_lut3_I1_O)        0.119     9.605 f  L_reg/L_62b6b83b_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.407    10.011    L_reg/L_62b6b83b_remainder0_carry_i_19__0_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I3_O)        0.326    10.337 r  L_reg/L_62b6b83b_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.978    11.316    L_reg/L_62b6b83b_remainder0_carry_i_10__0_n_0
    SLICE_X40Y42         LUT2 (Prop_lut2_I1_O)        0.326    11.642 r  L_reg/L_62b6b83b_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.642    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.248 r  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_carry/O[3]
                         net (fo=1, routed)           0.690    12.938    L_reg/L_62b6b83b_remainder0_1[3]
    SLICE_X41Y42         LUT4 (Prop_lut4_I1_O)        0.306    13.244 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.221    14.464    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124    14.588 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.994    15.582    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    15.706 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.120    16.826    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.152    16.978 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.652    17.630    L_reg/i__carry_i_19__1_n_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I0_O)        0.354    17.984 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.580    18.564    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.327    18.891 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.501    19.392    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.120 r  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.120    bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.237 r  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.237    bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.476 f  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.263    21.739    L_reg/L_62b6b83b_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y40         LUT5 (Prop_lut5_I1_O)        0.301    22.040 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.473    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.124    22.597 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.816    23.413    L_reg/i__carry_i_14__0_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.118    23.531 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.824    24.355    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.326    24.681 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.359    26.040    L_reg/i__carry_i_14__0_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I3_O)        0.124    26.164 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.149    27.313    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.154    27.467 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.517    27.984    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.327    28.311 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.311    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.861 r  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.861    bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.975 r  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.975    bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.309 f  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.852    30.161    bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.303    30.464 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.281    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.124    31.405 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.582    31.987    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y39         LUT3 (Prop_lut3_I1_O)        0.124    32.111 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.818    32.930    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.124    33.054 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.409    34.462    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.124    34.586 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.849    37.435    bseg_OBUF[10]
    N12                  OBUF (Prop_obuf_I_O)         3.572    41.007 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.007    bseg[10]
    N12                                                               r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.733ns  (logic 12.056ns (33.738%)  route 23.678ns (66.262%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.478     5.629 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.618     7.247    L_reg/M_sm_pbc[9]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.319     7.566 r  L_reg/L_62b6b83b_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.824     8.390    L_reg/L_62b6b83b_remainder0_carry_i_26__0_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.328     8.718 f  L_reg/L_62b6b83b_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.768     9.486    L_reg/L_62b6b83b_remainder0_carry_i_13__0_n_0
    SLICE_X41Y45         LUT3 (Prop_lut3_I1_O)        0.119     9.605 f  L_reg/L_62b6b83b_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.407    10.011    L_reg/L_62b6b83b_remainder0_carry_i_19__0_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I3_O)        0.326    10.337 r  L_reg/L_62b6b83b_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.978    11.316    L_reg/L_62b6b83b_remainder0_carry_i_10__0_n_0
    SLICE_X40Y42         LUT2 (Prop_lut2_I1_O)        0.326    11.642 r  L_reg/L_62b6b83b_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.642    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.248 r  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_carry/O[3]
                         net (fo=1, routed)           0.690    12.938    L_reg/L_62b6b83b_remainder0_1[3]
    SLICE_X41Y42         LUT4 (Prop_lut4_I1_O)        0.306    13.244 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.221    14.464    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124    14.588 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.994    15.582    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    15.706 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.120    16.826    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.152    16.978 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.652    17.630    L_reg/i__carry_i_19__1_n_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I0_O)        0.354    17.984 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.580    18.564    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.327    18.891 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.501    19.392    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.120 r  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.120    bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.237 r  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.237    bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.476 f  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.263    21.739    L_reg/L_62b6b83b_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y40         LUT5 (Prop_lut5_I1_O)        0.301    22.040 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.473    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.124    22.597 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.816    23.413    L_reg/i__carry_i_14__0_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.118    23.531 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.824    24.355    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.326    24.681 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.359    26.040    L_reg/i__carry_i_14__0_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I3_O)        0.124    26.164 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.149    27.313    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.154    27.467 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.517    27.984    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.327    28.311 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.311    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.861 r  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.861    bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.975 r  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.975    bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.309 f  bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.852    30.161    bseg_driver/decimal_renderer/L_62b6b83b_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.303    30.464 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.281    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.124    31.405 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.582    31.987    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y39         LUT3 (Prop_lut3_I1_O)        0.124    32.111 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.818    32.930    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.124    33.054 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.408    34.461    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.152    34.613 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.488    37.101    bseg_OBUF[9]
    P13                  OBUF (Prop_obuf_I_O)         3.784    40.885 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.885    bseg[9]
    P13                                                               r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.363ns (79.474%)  route 0.352ns (20.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.352     2.027    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.249 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.249    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.367ns (75.768%)  route 0.437ns (24.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.437     2.112    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.409ns (77.341%)  route 0.413ns (22.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.413     2.074    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.355 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.404ns (76.371%)  route 0.434ns (23.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.434     2.096    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.372 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.433ns (77.733%)  route 0.411ns (22.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.148     1.683 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     2.093    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.285     3.379 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2122526907[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.415ns (74.298%)  route 0.490ns (25.702%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.592     1.536    forLoop_idx_0_2122526907[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  forLoop_idx_0_2122526907[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_2122526907[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.076     1.753    forLoop_idx_0_2122526907[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  forLoop_idx_0_2122526907[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.413     2.211    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.441 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.441    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2122526907[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.421ns (74.269%)  route 0.492ns (25.731%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.592     1.536    forLoop_idx_0_2122526907[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_2122526907[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_2122526907[0].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.113     1.790    forLoop_idx_0_2122526907[0].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X64Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.835 r  forLoop_idx_0_2122526907[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=8, routed)           0.379     2.214    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.448 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.448    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.409ns (67.766%)  route 0.670ns (32.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.670     2.343    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.587 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.587    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.392ns (62.958%)  route 0.819ns (37.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.819     2.491    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.719 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.719    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.406ns (63.374%)  route 0.813ns (36.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.813     2.483    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.725 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.725    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1582367575[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.917ns  (logic 1.654ns (33.631%)  route 3.264ns (66.369%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.587     4.087    forLoop_idx_0_1582367575[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y57         LUT1 (Prop_lut1_I0_O)        0.153     4.240 r  forLoop_idx_0_1582367575[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.677     4.917    forLoop_idx_0_1582367575[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1582367575[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.508     4.912    forLoop_idx_0_1582367575[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1582367575[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1582367575[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.650ns  (logic 1.640ns (35.269%)  route 3.010ns (64.731%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.333     3.824    forLoop_idx_0_1582367575[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y57         LUT1 (Prop_lut1_I0_O)        0.149     3.973 r  forLoop_idx_0_1582367575[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.677     4.650    forLoop_idx_0_1582367575[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1582367575[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.508     4.912    forLoop_idx_0_1582367575[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1582367575[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1582367575[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.364ns  (logic 1.646ns (37.725%)  route 2.718ns (62.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.234     3.727    forLoop_idx_0_1582367575[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y53         LUT1 (Prop_lut1_I0_O)        0.153     3.880 r  forLoop_idx_0_1582367575[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.484     4.364    forLoop_idx_0_1582367575[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1582367575[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.508     4.912    forLoop_idx_0_1582367575[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1582367575[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1582367575[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.286ns  (logic 1.619ns (37.769%)  route 2.667ns (62.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.099     3.593    forLoop_idx_0_1582367575[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X53Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.717 r  forLoop_idx_0_1582367575[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.568     4.286    forLoop_idx_0_1582367575[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X52Y59         SRLC32E                                      r  forLoop_idx_0_1582367575[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.440     4.844    forLoop_idx_0_1582367575[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y59         SRLC32E                                      r  forLoop_idx_0_1582367575[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 1.628ns (38.970%)  route 2.549ns (61.030%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     4.177    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 1.628ns (38.970%)  route 2.549ns (61.030%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     4.177    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 1.628ns (38.970%)  route 2.549ns (61.030%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     4.177    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 1.628ns (38.970%)  route 2.549ns (61.030%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     4.177    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 1.628ns (38.970%)  route 2.549ns (61.030%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     4.177    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.954ns  (logic 1.622ns (41.034%)  route 2.331ns (58.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.799     3.297    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.421 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.533     3.954    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y63         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.503     4.907    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y63         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2122526907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.307ns (28.309%)  route 0.778ns (71.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.589     0.851    forLoop_idx_0_2122526907[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.896 r  forLoop_idx_0_2122526907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.188     1.085    forLoop_idx_0_2122526907[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_2122526907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.861     2.051    forLoop_idx_0_2122526907[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_2122526907[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2122526907[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.300ns (27.052%)  route 0.808ns (72.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.626     0.880    forLoop_idx_0_2122526907[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.925 r  forLoop_idx_0_2122526907[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.182     1.108    forLoop_idx_0_2122526907[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_2122526907[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.861     2.051    forLoop_idx_0_2122526907[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_2122526907[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.311ns (25.723%)  route 0.898ns (74.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.720     0.986    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.031 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.179     1.210    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y63         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.856     2.046    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y63         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.316ns (24.159%)  route 0.993ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.036    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.310    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.316ns (24.159%)  route 0.993ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.036    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.310    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.316ns (24.159%)  route 0.993ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.036    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.310    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.316ns (24.159%)  route 0.993ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.036    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.310    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.316ns (24.159%)  route 0.993ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.036    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.310    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1582367575[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.303ns (22.503%)  route 1.044ns (77.497%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.871     1.132    forLoop_idx_0_1582367575[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y53         LUT1 (Prop_lut1_I0_O)        0.042     1.174 r  forLoop_idx_0_1582367575[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.173     1.347    forLoop_idx_0_1582367575[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1582367575[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.861     2.051    forLoop_idx_0_1582367575[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1582367575[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1582367575[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.307ns (22.170%)  route 1.079ns (77.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.903     1.165    forLoop_idx_0_1582367575[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X53Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.210 r  forLoop_idx_0_1582367575[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.176     1.386    forLoop_idx_0_1582367575[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X52Y59         SRLC32E                                      r  forLoop_idx_0_1582367575[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.833     2.023    forLoop_idx_0_1582367575[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y59         SRLC32E                                      r  forLoop_idx_0_1582367575[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





