/* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */
/*
 * Output definitions for the MStar/SigmaStar SC GP
 *
 * Copyright (C) 2021 Daniel Palmer <daniel@thingy.jp>
 */

#ifndef _DT_BINDINGS_CLOCK_MSTAR_MSC313_CLKGEN_H
#define _DT_BINDINGS_CLOCK_MSTAR_MSC313_CLKGEN_H

#define MSC313_CLKGEN_MUXES		0

#define MSC313_CLKGEN_DEGLITCHES	1

#define MSC313_CLKGEN_MCU		0
#define MSC313_CLKGEN_RIUBRDG		1
#define MSC313_CLKGEN_MIU		2
#define MSC313_CLKGEN_DDR_SYN		3
#define MSC313_CLKGEN_UART0		4
#define MSC313_CLKGEN_UART1		5
#define MSC313_CLKGEN_SPI		6
#define MSC313_CLKGEN_MSPI0		7
#define MSC313_CLKGEN_MSPI1		8
#define MSC313_CLKGEN_FUART0_SYNTH_IN	9
#define MSC313_CLKGEN_FUART		10
#define MSC313_CLKGEN_MIIC0		11
#define MSC313_CLKGEN_MIIC1		12
#define MSC313_CLKGEN_EMAC_AHB		13
#define MSC313_CLKGEN_SDIO		14
#define MSC313_CLKGEN_BDMA		15
#define MSC313_CLKGEN_AESDMA		16
#define MSC313_CLKGEN_ISP		17
#define MSC313_CLKGEN_JPE		18
#define MSC313_CLKGEN_GE		19
#define MSC313_CLKGEN_MOP		20

#define SSD20XD_CLKGEN_SATA		(MSC313_CLKGEN_MOP + 1)
#define SSD20XD_CLKGEN_DEC_PCLK		(MSC313_CLKGEN_MOP + 2)
#define SSD20XD_CLKGEN_DEC_ACLK		(MSC313_CLKGEN_MOP + 3)
#define SSD20XD_CLKGEN_DEC_BCLK		(MSC313_CLKGEN_MOP + 4)
#define SSD20XD_CLKGEN_DEC_CCLK		(MSC313_CLKGEN_MOP + 5)
#define SSD20XD_CLKGEN_SC_PIXEL		(MSC313_CLKGEN_MOP + 6)
#define SSD20XD_CLKGEN_DISP_432		(MSC313_CLKGEN_MOP + 7)
#define SSD20XD_CLKGEN_DISP_216		(MSC313_CLKGEN_MOP + 8)
#define SSD20XD_CLKGEN_MIPI_TX_DSI	(MSC313_CLKGEN_MOP + 9)
#define SSD20XD_CLKGEN_MSPI_MOVEDMA	(MSC313_CLKGEN_MOP + 10)

#define MSC313_CLKGEN_GATES		2
#define MSC313_CLKGEN_GATE_9		9
#define MSC313_CLKGEN_GATE_8		8
#define MSC313_CLKGEN_GATE_10		10

#define MSC313_CLKGEN_DIVIDERS		3
#define GATE9_DIVIDEBY_2 0
#define GATE9_DIVIDEBY_4 1
#define GATE9_DIVIDEBY_8 2

#define GATE8_DIVIDEBY_2 0

//#define GATE10_DIVIDEBY_2 0

#endif
