
svip_nevada.h,7042
#define __SVIP_NEVADA_H__37,1237
typedef struct nev_asic_ nev_asic_46,1424
} nev_asic;nev_asic63,2557
#define IO_ASIC 68,2609
#define KSEG1_IO_ASIC 69,2663
#define IO_REG_ADDRESS(IO_REG_ADDRESS73,2764
#define KSEG1_IO_REG_ADDRESS(KSEG1_IO_REG_ADDRESS74,2812
#define IO_PA_ISR1_REG	79,2948
#define IO_PA_ISR2_REG	80,3025
#define IO_PA_IMR_REG	81,3102
#define IO_PA_MIMR_REG	82,3178
#define IO_NEV_ISR_REG	83,3255
#define IO_BE_ISR_REG	84,3332
#define IO_PA_ICR_REG	85,3408
#define IO_IMASK_REG 86,3484
#define IO_TCR_REG	87,3563
#define IO_TVR_REG	88,3636
#define IO_CR1_REG	89,3709
#define IO_CR2_REG	90,3782
#define IO_COOKIE_REG	91,3855
#define IO_ASIC_BASE 93,3933
#define KSEG1_IO_PA_ISR1_REG	96,4025
#define KSEG1_IO_PA_ISR2_REG	97,4114
#define KSEG1_IO_PA_IMR_REG	98,4203
#define KSEG1_IO_PA_MIMR_REG	99,4291
#define KSEG1_IO_NEV_ISR_REG	100,4380
#define KSEG1_IO_BE_ISR_REG	101,4469
#define KSEG1_IO_PA_ICR_REG	102,4557
#define KSEG1_IO_IMASK_REG 103,4645
#define KSEG1_IO_TCR_REG	104,4740
#define KSEG1_IO_TVR_REG	105,4825
#define KSEG1_IO_CR1_REG	106,4910
#define KSEG1_IO_CR2_REG	107,4995
#define KSEG1_IO_COOKIE_REG	108,5080
#define IO_IMASK_OFFSET 113,5242
#define IO_TCR_OFFSET 114,5321
#define IO_TVR_OFFSET 115,5388
#define PA_ISR1_PA0_INTR0 124,5585
#define PA_ISR1_PA0_INTR1 125,5645
#define PA_ISR1_PA0_INTR2 126,5705
#define PA_ISR1_PA0_INTR3 127,5765
#define PA_ISR1_PA0_INTR4 128,5825
#define PA_ISR1_PA0_INTR5 129,5885
#define PA_ISR1_PA0_INTR6 130,5945
#define PA_ISR1_PA0_INTR7 131,6005
#define PA_ISR1_PA1_INTR0 132,6065
#define PA_ISR1_PA1_INTR1 133,6125
#define PA_ISR1_PA1_INTR2 134,6185
#define PA_ISR1_PA1_INTR3 135,6245
#define PA_ISR1_PA1_INTR4 136,6305
#define PA_ISR1_PA1_INTR5 137,6365
#define PA_ISR1_PA1_INTR6 138,6425
#define PA_ISR1_PA1_INTR7 139,6485
#define PA_ISR2_PA0_INTR8 146,6649
#define PA_ISR2_PA0_INTR9 147,6709
#define PA_ISR2_PA1_INTR8 148,6769
#define PA_ISR2_PA1_INTR9 149,6829
#define PA_ISR2_PA0_NMI_MASK 150,6889
#define PA_ISR2_PA1_NMI_MASK 151,6961
#define PA_IMR_PA0_INTR0 158,7139
#define PA_IMR_PA0_INTR1 159,7196
#define PA_IMR_PA0_INTR2 160,7253
#define PA_IMR_PA0_INTR3 161,7310
#define PA_IMR_PA0_INTR4 162,7367
#define PA_IMR_PA0_INTR5 163,7424
#define PA_IMR_PA0_INTR6 164,7481
#define PA_IMR_PA0_INTR7 165,7538
#define PA_IMR_PA1_INTR0 166,7595
#define PA_IMR_PA1_INTR1 167,7652
#define PA_IMR_PA1_INTR2 168,7709
#define PA_IMR_PA1_INTR3 169,7766
#define PA_IMR_PA1_INTR4 170,7823
#define PA_IMR_PA1_INTR5 171,7880
#define PA_IMR_PA1_INTR6 172,7937
#define PA_IMR_PA1_INTR7 173,7994
#define PA_IMR_PA0_MASK 175,8052
#define PA_IMR_PA1_MASK 176,8117
#define PA_MIMR_PA0_INTR8 183,8303
#define PA_MIMR_PA0_INTR9 184,8363
#define PA_MIMR_PA1_INTR8 185,8423
#define PA_MIMR_PA1_INTR9 186,8483
#define PA_MIMR_PA0_MASK 188,8544
#define PA_MIMR_PA1_MASK 189,8613
typedef struct pa_isr_ pa_isr_198,8845
} pa_isr, pa_imr;pa_imr220,9543
#define NEV_ISR_PA0_5V_COMP 228,9686
#define NEV_ISR_PA0_3V_COMP 229,9750
#define NEV_ISR_DBUS_INTR 230,9814
#define NEV_ISR_MALU_INTR 231,9878
#define NEV_ISR_TIM_INTR 232,9943
#define NEV_ISR_CBUS_STALL_INTR 233,10007
#define NEV_ISR_PA1_5V_COMP 234,10076
#define NEV_ISR_PA1_3V_COMP 235,10140
#define NEV_ISR_BUS_ERROR 236,10204
#define BE_ISR_CYA_ERR_INTR	243,10386
#define BE_ISR_PMA_ERR_INTR	244,10454
#define BE_ISR_PCI0_SYS_ERR	245,10522
#define BE_ISR_PCI1_SYS_ERR	246,10596
#define BE_ISR_PCI2_SYS_ERR	247,10670
#define BE_ISR_PCI0_PAR_ERR 248,10744
#define BE_ISR_PCI1_PAR_ERR	249,10822
#define BE_ISR_PCI2_PAR_ERR	250,10896
#define BE_ISR_RENO_WR_PAR_ERR01 251,10970
#define BE_ISR_RENO_RD_PAR_ERR01 252,11049
#define BE_ISR_RENO_WR_PAR_ERR23 253,11128
#define BE_ISR_RENO_RD_PAR_ERR23 254,11207
#define BE_ISR_DRAM_RENO_WR_BUS_ERR 255,11286
#define BE_ISR_RENO_IO_BUS_ERR	256,11365
typedef struct nev_isr_ nev_isr_263,11539
} nev_isr;nev_isr289,13248
#define PA_ICR_PA0_INTR0 299,13383
#define PA_ICR_PA0_INTR1 300,13440
#define PA_ICR_PA0_INTR2 301,13497
#define PA_ICR_PA0_INTR3 302,13554
#define PA_ICR_PA0_INTR4 303,13611
#define PA_ICR_PA0_INTR5 304,13668
#define PA_ICR_PA0_INTR6 305,13725
#define PA_ICR_PA0_INTR7 306,13782
#define PA_ICR_PA1_INTR0 307,13839
#define PA_ICR_PA1_INTR1 308,13896
#define PA_ICR_PA1_INTR2 309,13953
#define PA_ICR_PA1_INTR3 310,14010
#define PA_ICR_PA1_INTR4 311,14067
#define PA_ICR_PA1_INTR5 312,14124
#define PA_ICR_PA1_INTR6 313,14181
#define PA_ICR_PA1_INTR7 314,14238
typedef struct pa_icr_ pa_icr_320,14358
} pa_icr;pa_icr337,14895
#define NEV_IMR_BERROR_INTR 347,15033
#define NEV_IMR_DBUS_INTR 349,15180
#define NEV_IMR_MALU_INTR 351,15313
#define NEV_IMR_TIMER_INTR 353,15451
#define NEV_IMR_CSTALL_INTR 355,15586
typedef struct nev_imr_ nev_imr_362,15789
} nev_imr;nev_imr375,16520
#define TCR_ENB_TIMER	384,16634
typedef struct tcr_ tcr_389,16737
} tcr;tcr392,16824
typedef struct tvr_ tvr_405,16962
} tvr;tvr407,17017
#define	 CR1_PB_PAR_ODD	417,17127
#define	 CR1_PB_ERR_EN	419,17203
#define	 CR1_ENB_PA0_LED	421,17293
#define	 CR1_ENB_PA1_LED	423,17380
#define	 CR1_ENB_MB_LED	425,17467
#define  CR1_DIAG_MODE	427,17553
#define CR1_DRAM_SZ_MASK 431,17688
#define CR1_DRAM_SZ_64MB 432,17727
#define CR1_DRAM_SZ_32MB 433,17786
#define CR1_DRAM_SZ_16MB 434,17845
#define CR1_DRAM_SZ_8MB 435,17904
#define CR1_EPROM_SZ_MASK 438,18005
#define CR1_EPROM_SZ_1MB 439,18044
#define CR1_EPROM_SZ_512KB 440,18101
#define CR1_EPROM_SZ_256KB 441,18158
#define CR1_EPROM_SZ_128KB 442,18215
#define CR1_SRAM_SZ_MASK 445,18330
#define CR1_SRAM_SZ_16MB 446,18369
#define CR1_SRAM_SZ_8MB 447,18433
#define CR1_SRAM_SZ_4MB 448,18497
#define CR1_SRAM_SZ_2MB 449,18561
#define CR1_SRAM_SZ_1MB 450,18625
#define CR1_SRAM_SZ_512KB 451,18689
#define CR1_SRAM_SZ_256KB 452,18753
#define CR1_SRAM_SZ_UNUSED 453,18817
#define CR1_MEMD_SZ_16MB 456,18929
#define CR1_MEMD_SZ_8MB 457,18993
#define CR1_MEMD_SZ_4MB 458,19057
#define CR1_MEMD_SZ_2MB 459,19121
#define CR1_MEMD_SZ_1MB 460,19185
#define CR1_MEMD_SZ_512KB 461,19249
#define CR1_MEMD_SZ_256KB 462,19313
#define CR1_MEMD_SZ_UNUSED 463,19377
#define	 NEV_CR2_RESET_PA0	471,19536
#define	 NEV_CR2_RESET_PA1	472,19606
typedef struct nev_cr1_ nev_cr1_480,19773
} nev_cr1 nev_cr1498,20603
typedef struct nev_cr2_ nev_cr2_507,20719
} nev_cr2 nev_cr2513,21042
#define COOKIE_PA0_TCLK	522,21152
#define COOKIE_PA0_TDIN	523,21221
#define COOKIE_PA0_TDOUT	524,21290
#define COOKIE_PA0_TEECS	525,21356
#define COOKIE_PA0_TJTAG_MODE	526,21420
#define COOKIE_PA0_TFPGA_MODE	527,21483
#define COOKIE_PA0_TFPGA_DONE	528,21553
#define COOKIE_PA2_TCLK	530,21627
#define COOKIE_PA2_TDIN	531,21696
#define COOKIE_PA2_TDOUT	532,21765
#define COOKIE_PA2_TEECS	533,21831
#define COOKIE_PA2_TJTAG_MODE	534,21895
#define COOKIE_PA2_TFPGA_MODE	535,21958
#define COOKIE_PA2_TFPGA_DONE	536,22028
typedef struct cookie_ cookie_540,22122
} cookie;cookie557,22675
