set_max_delay 10 -rise -fall -rise_through and1 -fall_through net1 -to clk1 -rise_to clk* -ignore_clock_latency -probe -reset_path
