-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_load_tile_mm_Pipeline_InputTileHread_InputTileWread is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_in_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_in_AWREADY : IN STD_LOGIC;
    m_axi_gmem_in_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_in_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_in_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_in_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_in_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_in_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_in_WVALID : OUT STD_LOGIC;
    m_axi_gmem_in_WREADY : IN STD_LOGIC;
    m_axi_gmem_in_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_in_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_WLAST : OUT STD_LOGIC;
    m_axi_gmem_in_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_in_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_in_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_in_ARREADY : IN STD_LOGIC;
    m_axi_gmem_in_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_in_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_in_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_in_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_in_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_in_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_in_RVALID : IN STD_LOGIC;
    m_axi_gmem_in_RREADY : OUT STD_LOGIC;
    m_axi_gmem_in_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_in_RLAST : IN STD_LOGIC;
    m_axi_gmem_in_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_in_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_in_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_in_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_BVALID : IN STD_LOGIC;
    m_axi_gmem_in_BREADY : OUT STD_LOGIC;
    m_axi_gmem_in_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_in_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    add_ln60_2 : IN STD_LOGIC_VECTOR (10 downto 0);
    sext_ln48 : IN STD_LOGIC_VECTOR (9 downto 0);
    add_ln48 : IN STD_LOGIC_VECTOR (9 downto 0);
    bound : IN STD_LOGIC_VECTOR (16 downto 0);
    add_ln43 : IN STD_LOGIC_VECTOR (8 downto 0);
    select_ln60 : IN STD_LOGIC_VECTOR (5 downto 0);
    w0_cast2 : IN STD_LOGIC_VECTOR (7 downto 0);
    input_ftmap : IN STD_LOGIC_VECTOR (63 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_we0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_we0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_we0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of srcnn_load_tile_mm_Pipeline_InputTileHread_InputTileWread is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_FE : STD_LOGIC_VECTOR (9 downto 0) := "0011111110";
    constant ap_const_lv8_FE : STD_LOGIC_VECTOR (7 downto 0) := "11111110";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv19_2AB : STD_LOGIC_VECTOR (18 downto 0) := "0000000001010101011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_1FA : STD_LOGIC_VECTOR (8 downto 0) := "111111010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln43_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem_in_blk_n_AR : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal gmem_in_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal w0_cast2_cast_fu_247_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal w0_cast2_cast_reg_735 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln48_cast_fu_251_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln48_cast_reg_740 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln60_cast_cast_fu_259_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln60_cast_cast_reg_746 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln43_fu_361_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln60_5_fu_504_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln60_5_reg_760 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln60_5_reg_760_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln60_5_reg_760_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln60_5_reg_760_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln60_5_reg_760_pp0_iter5_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln60_5_reg_760_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln60_5_reg_760_pp0_iter7_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln60_5_reg_760_pp0_iter8_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln60_5_reg_760_pp0_iter9_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln60_5_reg_760_pp0_iter10_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln60_5_reg_760_pp0_iter11_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln60_5_reg_760_pp0_iter12_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem_in_addr_reg_765 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_in_addr_read_reg_771 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_in_addr_read_reg_771_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_in_addr_read_reg_771_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln60_6_fu_677_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln60_1_fu_646_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal px_fu_136 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln53_fu_656_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal py_fu_140 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln43_1_fu_369_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_fu_144 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln43_1_fu_341_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln53_fu_683_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal bitcast_ln60_fu_687_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln60_cast_fu_255_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln43_fu_284_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln48_fu_288_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln48_1_fu_292_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_302_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln49_fu_297_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal iy_fu_310_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln50_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln48_fu_318_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln53_fu_356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln43_2_fu_350_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln60_3_fu_377_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln60_3_fu_381_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln60_fu_386_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl6_fu_398_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl5_fu_390_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln60_4_fu_406_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln43_1_fu_416_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln48_1_fu_420_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln48_2_fu_424_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_4_fu_434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln49_1_fu_429_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln49_fu_442_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln50_1_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln48_1_fu_450_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln50_fu_460_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal iy_1_fu_328_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln53_fu_484_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln53_fu_484_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln53_fu_484_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_5_fu_490_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln60_4_fu_410_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln60_5_fu_500_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_510_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln57_fu_516_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln57_fu_521_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln53_fu_476_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln57_1_fu_529_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln57_fu_525_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln57_1_fu_533_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_fu_545_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_fu_539_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ix_fu_553_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln43_2_fu_468_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_567_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln60_1_fu_579_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln60_fu_575_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln60_1_fu_587_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln59_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln60_1_fu_597_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln59_fu_601_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln60_2_fu_609_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln60_fu_591_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln60_2_fu_617_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln60_fu_621_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln60_fu_627_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_1_fu_631_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln9_fu_636_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_510_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_510_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln53_fu_484_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_mul_9ns_11ns_19_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component srcnn_urem_9ns_3ns_2_13_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component srcnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_9ns_11ns_19_1_1_U437 : component srcnn_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln53_fu_484_p0,
        din1 => mul_ln53_fu_484_p1,
        dout => mul_ln53_fu_484_p2);

    urem_9ns_3ns_2_13_1_U438 : component srcnn_urem_9ns_3ns_2_13_1
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 9,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln43_fu_361_p3,
        din1 => grp_fu_510_p1,
        ce => grp_fu_510_ce,
        dout => grp_fu_510_p2);

    flow_control_loop_pipe_sequential_init_U : component srcnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter12_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_144 <= ap_const_lv17_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln43_fu_336_p2 = ap_const_lv1_0))) then 
                    indvar_flatten_fu_144 <= add_ln43_1_fu_341_p2;
                end if;
            end if; 
        end if;
    end process;

    px_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    px_fu_136 <= ap_const_lv9_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln43_fu_336_p2 = ap_const_lv1_0))) then 
                    px_fu_136 <= add_ln53_fu_656_p2;
                end if;
            end if; 
        end if;
    end process;

    py_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    py_fu_140 <= ap_const_lv9_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln43_fu_336_p2 = ap_const_lv1_0))) then 
                    py_fu_140 <= select_ln43_1_fu_369_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln43_fu_336_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln60_5_reg_760 <= add_ln60_5_fu_504_p2;
                gmem_in_addr_reg_765 <= sext_ln60_1_fu_646_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln60_5_reg_760_pp0_iter10_reg <= add_ln60_5_reg_760_pp0_iter9_reg;
                add_ln60_5_reg_760_pp0_iter11_reg <= add_ln60_5_reg_760_pp0_iter10_reg;
                add_ln60_5_reg_760_pp0_iter12_reg <= add_ln60_5_reg_760_pp0_iter11_reg;
                add_ln60_5_reg_760_pp0_iter2_reg <= add_ln60_5_reg_760;
                add_ln60_5_reg_760_pp0_iter3_reg <= add_ln60_5_reg_760_pp0_iter2_reg;
                add_ln60_5_reg_760_pp0_iter4_reg <= add_ln60_5_reg_760_pp0_iter3_reg;
                add_ln60_5_reg_760_pp0_iter5_reg <= add_ln60_5_reg_760_pp0_iter4_reg;
                add_ln60_5_reg_760_pp0_iter6_reg <= add_ln60_5_reg_760_pp0_iter5_reg;
                add_ln60_5_reg_760_pp0_iter7_reg <= add_ln60_5_reg_760_pp0_iter6_reg;
                add_ln60_5_reg_760_pp0_iter8_reg <= add_ln60_5_reg_760_pp0_iter7_reg;
                add_ln60_5_reg_760_pp0_iter9_reg <= add_ln60_5_reg_760_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                gmem_in_addr_read_reg_771 <= m_axi_gmem_in_RDATA;
                gmem_in_addr_read_reg_771_pp0_iter11_reg <= gmem_in_addr_read_reg_771;
                gmem_in_addr_read_reg_771_pp0_iter12_reg <= gmem_in_addr_read_reg_771_pp0_iter11_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                    select_ln60_cast_cast_reg_746(6 downto 0) <= select_ln60_cast_cast_fu_259_p1(6 downto 0);
                sext_ln48_cast_reg_740 <= sext_ln48_cast_fu_251_p1;
                    w0_cast2_cast_reg_735(7 downto 0) <= w0_cast2_cast_fu_247_p1(7 downto 0);
            end if;
        end if;
    end process;
    w0_cast2_cast_reg_735(8) <= '0';
    select_ln60_cast_cast_reg_746(9 downto 7) <= "000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln43_1_fu_341_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_144) + unsigned(ap_const_lv17_1));
    add_ln43_2_fu_350_p2 <= std_logic_vector(unsigned(py_fu_140) + unsigned(ap_const_lv9_1));
    add_ln48_1_fu_292_p2 <= std_logic_vector(signed(sext_ln48_cast_reg_740) + signed(zext_ln43_fu_284_p1));
    add_ln48_2_fu_424_p2 <= std_logic_vector(signed(sext_ln48_cast_reg_740) + signed(zext_ln43_1_fu_416_p1));
    add_ln49_1_fu_429_p2 <= std_logic_vector(unsigned(add_ln48) + unsigned(zext_ln48_1_fu_420_p1));
    add_ln49_fu_297_p2 <= std_logic_vector(unsigned(add_ln48) + unsigned(zext_ln48_fu_288_p1));
    add_ln53_fu_656_p2 <= std_logic_vector(unsigned(select_ln43_fu_361_p3) + unsigned(ap_const_lv9_1));
    add_ln57_1_fu_533_p2 <= std_logic_vector(signed(sext_ln57_fu_521_p1) + signed(zext_ln53_fu_476_p1));
    add_ln57_fu_516_p2 <= std_logic_vector(unsigned(w0_cast2_cast_reg_735) + unsigned(ap_const_lv9_1FA));
    add_ln58_fu_539_p2 <= std_logic_vector(signed(sext_ln57_1_fu_529_p1) + signed(zext_ln57_fu_525_p1));
    add_ln60_1_fu_631_p2 <= std_logic_vector(signed(sext_ln60_fu_627_p1) + signed(input_ftmap));
    add_ln60_3_fu_381_p2 <= std_logic_vector(unsigned(select_ln60_cast_cast_reg_746) + unsigned(zext_ln60_3_fu_377_p1));
    add_ln60_4_fu_410_p2 <= std_logic_vector(unsigned(p_shl5_fu_390_p3) + unsigned(zext_ln60_4_fu_406_p1));
    add_ln60_5_fu_504_p2 <= std_logic_vector(unsigned(add_ln60_4_fu_410_p2) + unsigned(zext_ln60_5_fu_500_p1));
    add_ln60_fu_621_p2 <= std_logic_vector(unsigned(sub_ln60_fu_591_p2) + unsigned(zext_ln60_2_fu_617_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter10, m_axi_gmem_in_ARREADY, m_axi_gmem_in_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (m_axi_gmem_in_RVALID = ap_const_logic_0)) or ((m_axi_gmem_in_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter10, m_axi_gmem_in_ARREADY, m_axi_gmem_in_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (m_axi_gmem_in_RVALID = ap_const_logic_0)) or ((m_axi_gmem_in_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage0_iter10_assign_proc : process(m_axi_gmem_in_RVALID)
    begin
                ap_block_state11_pp0_stage0_iter10 <= (m_axi_gmem_in_RVALID = ap_const_logic_0);
    end process;

        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln43_fu_336_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln43_fu_336_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter12_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter12_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln60_fu_687_p1 <= gmem_in_addr_read_reg_771_pp0_iter12_reg;

    gmem_in_blk_n_AR_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem_in_ARREADY, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            gmem_in_blk_n_AR <= m_axi_gmem_in_ARREADY;
        else 
            gmem_in_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_in_blk_n_R_assign_proc : process(ap_enable_reg_pp0_iter10, m_axi_gmem_in_RVALID, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            gmem_in_blk_n_R <= m_axi_gmem_in_RVALID;
        else 
            gmem_in_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_510_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_510_ce <= ap_const_logic_1;
        else 
            grp_fu_510_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_510_p1 <= ap_const_lv9_3(3 - 1 downto 0);
    icmp_ln43_fu_336_p2 <= "1" when (indvar_flatten_fu_144 = bound) else "0";
    icmp_ln50_1_fu_454_p2 <= "1" when (unsigned(select_ln49_fu_442_p3) > unsigned(ap_const_lv10_FE)) else "0";
    icmp_ln50_fu_322_p2 <= "1" when (unsigned(iy_fu_310_p3) > unsigned(ap_const_lv10_FE)) else "0";
    icmp_ln53_fu_356_p2 <= "1" when (px_fu_136 = add_ln43) else "0";
    icmp_ln59_fu_561_p2 <= "1" when (unsigned(ix_fu_553_p3) > unsigned(ap_const_lv10_FE)) else "0";
    ix_fu_553_p3 <= 
        ap_const_lv10_0 when (tmp_6_fu_545_p3(0) = '1') else 
        add_ln58_fu_539_p2;
    iy_1_fu_328_p3 <= 
        ap_const_lv8_FE when (icmp_ln50_fu_322_p2(0) = '1') else 
        trunc_ln48_fu_318_p1;
    iy_fu_310_p3 <= 
        ap_const_lv10_0 when (tmp_fu_302_p3(0) = '1') else 
        add_ln49_fu_297_p2;
    m_axi_gmem_in_ARADDR <= gmem_in_addr_reg_765;
    m_axi_gmem_in_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_in_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_in_ARID <= ap_const_lv1_0;
    m_axi_gmem_in_ARLEN <= ap_const_lv32_1;
    m_axi_gmem_in_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_in_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_in_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_in_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_in_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_in_ARUSER <= ap_const_lv1_0;

    m_axi_gmem_in_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_gmem_in_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_in_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_in_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_in_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_in_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_in_AWID <= ap_const_lv1_0;
    m_axi_gmem_in_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_in_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_in_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_in_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_in_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_in_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_in_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_in_AWVALID <= ap_const_logic_0;
    m_axi_gmem_in_BREADY <= ap_const_logic_0;

    m_axi_gmem_in_RREADY_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_gmem_in_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_in_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_in_WDATA <= ap_const_lv32_0;
    m_axi_gmem_in_WID <= ap_const_lv1_0;
    m_axi_gmem_in_WLAST <= ap_const_logic_0;
    m_axi_gmem_in_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_in_WUSER <= ap_const_lv1_0;
    m_axi_gmem_in_WVALID <= ap_const_logic_0;
    mul_ln53_fu_484_p0 <= mul_ln53_fu_484_p00(9 - 1 downto 0);
    mul_ln53_fu_484_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln43_fu_361_p3),19));
    mul_ln53_fu_484_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    p_shl5_fu_390_p3 <= (trunc_ln60_fu_386_p1 & ap_const_lv5_0);
    p_shl6_fu_398_p3 <= (add_ln60_3_fu_381_p2 & ap_const_lv2_0);
    select_ln43_1_fu_369_p3 <= 
        add_ln43_2_fu_350_p2 when (icmp_ln53_fu_356_p2(0) = '1') else 
        py_fu_140;
    select_ln43_2_fu_468_p3 <= 
        select_ln50_fu_460_p3 when (icmp_ln53_fu_356_p2(0) = '1') else 
        iy_1_fu_328_p3;
    select_ln43_fu_361_p3 <= 
        ap_const_lv9_0 when (icmp_ln53_fu_356_p2(0) = '1') else 
        px_fu_136;
    select_ln49_fu_442_p3 <= 
        ap_const_lv10_0 when (tmp_4_fu_434_p3(0) = '1') else 
        add_ln49_1_fu_429_p2;
    select_ln50_fu_460_p3 <= 
        ap_const_lv8_FE when (icmp_ln50_1_fu_454_p2(0) = '1') else 
        trunc_ln48_1_fu_450_p1;
    select_ln59_fu_601_p3 <= 
        ap_const_lv8_FE when (icmp_ln59_fu_561_p2(0) = '1') else 
        trunc_ln60_1_fu_597_p1;
    select_ln60_cast_cast_fu_259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln60_cast_fu_255_p1),10));
        select_ln60_cast_fu_255_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln60),7));

        sext_ln48_cast_fu_251_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln48),11));

        sext_ln57_1_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln57_fu_516_p2),10));

        sext_ln57_fu_521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln57_fu_516_p2),11));

        sext_ln60_1_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln9_fu_636_p4),64));

        sext_ln60_fu_627_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_fu_621_p2),64));

    shl_ln60_1_fu_579_p3 <= (select_ln43_2_fu_468_p3 & ap_const_lv2_0);
    shl_ln60_2_fu_609_p3 <= (select_ln59_fu_601_p3 & ap_const_lv2_0);
    shl_ln_fu_567_p3 <= (select_ln43_2_fu_468_p3 & ap_const_lv10_0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_address0 <= zext_ln60_6_fu_677_p1(13 - 1 downto 0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_ce0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_d0 <= bitcast_ln60_fu_687_p1;

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln53_fu_683_p1)
    begin
        if ((not((trunc_ln53_fu_683_p1 = ap_const_lv2_0)) and not((trunc_ln53_fu_683_p1 = ap_const_lv2_1)) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_we0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_we0 <= ap_const_logic_0;
        end if; 
    end process;

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_address0 <= zext_ln60_6_fu_677_p1(13 - 1 downto 0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_ce0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_d0 <= bitcast_ln60_fu_687_p1;

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln53_fu_683_p1)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln53_fu_683_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_we0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_we0 <= ap_const_logic_0;
        end if; 
    end process;

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_address0 <= zext_ln60_6_fu_677_p1(13 - 1 downto 0);

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_ce0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_d0 <= bitcast_ln60_fu_687_p1;

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln53_fu_683_p1)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln53_fu_683_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_we0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln60_fu_591_p2 <= std_logic_vector(unsigned(zext_ln60_fu_575_p1) - unsigned(zext_ln60_1_fu_587_p1));
    tmp_4_fu_434_p3 <= add_ln48_2_fu_424_p2(10 downto 10);
    tmp_5_fu_490_p4 <= mul_ln53_fu_484_p2(18 downto 11);
    tmp_6_fu_545_p3 <= add_ln57_1_fu_533_p2(10 downto 10);
    tmp_fu_302_p3 <= add_ln48_1_fu_292_p2(10 downto 10);
    trunc_ln48_1_fu_450_p1 <= select_ln49_fu_442_p3(8 - 1 downto 0);
    trunc_ln48_fu_318_p1 <= iy_fu_310_p3(8 - 1 downto 0);
    trunc_ln53_fu_683_p1 <= grp_fu_510_p2(2 - 1 downto 0);
    trunc_ln60_1_fu_597_p1 <= ix_fu_553_p3(8 - 1 downto 0);
    trunc_ln60_fu_386_p1 <= add_ln60_3_fu_381_p2(8 - 1 downto 0);
    trunc_ln9_fu_636_p4 <= add_ln60_1_fu_631_p2(63 downto 2);
    w0_cast2_cast_fu_247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w0_cast2),9));
    zext_ln43_1_fu_416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_2_fu_350_p2),11));
    zext_ln43_fu_284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(py_fu_140),11));
    zext_ln48_1_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_2_fu_350_p2),10));
    zext_ln48_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(py_fu_140),10));
    zext_ln53_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln43_fu_361_p3),11));
    zext_ln57_fu_525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln43_fu_361_p3),10));
    zext_ln60_1_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_1_fu_579_p3),19));
    zext_ln60_2_fu_617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_2_fu_609_p3),19));
    zext_ln60_3_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln43_1_fu_369_p3),10));
    zext_ln60_4_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl6_fu_398_p3),13));
    zext_ln60_5_fu_500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_490_p4),13));
    zext_ln60_6_fu_677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln60_5_reg_760_pp0_iter12_reg),64));
    zext_ln60_fu_575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_567_p3),19));
end behav;
