{
	"cts__timing__setup__tns__pre_repair": -237.696,
	"cts__timing__setup__ws__pre_repair": -47.8043,
	"cts__clock__skew__setup__pre_repair": 2.82039,
	"cts__clock__skew__hold__pre_repair": 2.82039,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.447585,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.787854,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 7,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__design__io__pre_repair": 54,
	"cts__design__die__area__pre_repair": 262.44,
	"cts__design__core__area__pre_repair": 197.122,
	"cts__design__instance__count__pre_repair": 489,
	"cts__design__instance__area__pre_repair": 46.2915,
	"cts__design__instance__count__stdcell__pre_repair": 489,
	"cts__design__instance__area__stdcell__pre_repair": 46.2915,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.234837,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.234837,
	"cts__timing__setup__tns__post_repair": -237.696,
	"cts__timing__setup__ws__post_repair": -47.8043,
	"cts__clock__skew__setup__post_repair": 2.82039,
	"cts__clock__skew__hold__post_repair": 2.82039,
	"cts__timing__drv__max_slew_limit__post_repair": 0.447585,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.787854,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 7,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__design__io__post_repair": 54,
	"cts__design__die__area__post_repair": 262.44,
	"cts__design__core__area__post_repair": 197.122,
	"cts__design__instance__count__post_repair": 489,
	"cts__design__instance__area__post_repair": 46.2915,
	"cts__design__instance__count__stdcell__post_repair": 489,
	"cts__design__instance__area__stdcell__post_repair": 46.2915,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.234837,
	"cts__design__instance__utilization__stdcell__post_repair": 0.234837,
	"cts__design__instance__displacement__total": 12.315,
	"cts__design__instance__displacement__mean": 0.025,
	"cts__design__instance__displacement__max": 1.064,
	"cts__route__wirelength__estimated": 868.932,
	"cts__design__instance__displacement__total": 3.227,
	"cts__design__instance__displacement__mean": 0.006,
	"cts__design__instance__displacement__max": 0.901,
	"cts__route__wirelength__estimated": 873.893,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -499.338,
	"cts__timing__setup__ws": -72.5824,
	"cts__clock__skew__setup": 3.32198,
	"cts__clock__skew__hold": 3.32198,
	"cts__timing__drv__max_slew_limit": 0.447059,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.787854,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 1e+30,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 10,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__design__io": 54,
	"cts__design__die__area": 262.44,
	"cts__design__core__area": 197.122,
	"cts__design__instance__count": 496,
	"cts__design__instance__area": 46.8164,
	"cts__design__instance__count__stdcell": 496,
	"cts__design__instance__area__stdcell": 46.8164,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.2375,
	"cts__design__instance__utilization__stdcell": 0.2375
}