ariane:
  incdirs: [
    include,
  ]
  files: [
    include/riscv_pkg.sv,
    src/debug/dm_pkg.sv,
    include/ariane_pkg.sv,
    include/std_cache_pkg.sv,
    include/serpent_cache_pkg.sv,
    src/axi/src/axi_pkg.sv,
    src/register_interface/src/reg_intf.sv,
    include/axi_intf.sv,
    tb/ariane_soc_pkg.sv,
    include/ariane_axi_pkg.sv,
    src/fpu/src/pkg/fpnew_pkg.vhd,
    src/fpu/src/pkg/fpnew_fmts_pkg.vhd,
    src/fpu/src/pkg/fpnew_comps_pkg.vhd,
    src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv,
    src/fpu/src/pkg/fpnew_pkg_constants.vhd,
    src/alu.sv,
    src/amo_buffer.sv,
    src/ariane_regfile_ff.sv,
    src/ariane.sv,
    src/axi_adapter2.sv,
    src/axi_adapter.sv,
    src/branch_unit.sv,
    src/commit_stage.sv,
    src/compressed_decoder.sv,
    src/controller.sv,
    src/csr_buffer.sv,
    src/csr_regfile.sv,
    src/decoder.sv,
    src/ex_stage.sv,
    src/fpu_wrap.sv,
    src/id_stage.sv,
    src/instr_rea.sv,
    src/fpu/src/utils/fp_arbiter.vhd,
    src/fpu/src/utils/fp_pipe.vhd,
    src/fpu/src/utils/fp_rounding.vhd,
    src/fpu/src/ops/fma_core.vhd,
    src/fpu/src/ops/fp_conv_multi.vhd,
    src/fpu/src/ops/fp_divsqrt_multi.vhd,
    src/fpu/src/ops/fp_f2fcasts_fmt.vhd,
    src/fpu/src/ops/fp_f2fcasts.vhd,
    src/fpu/src/ops/fp_f2icasts_fmt.vhd,
    src/fpu/src/ops/fp_f2icasts.vhd,
    src/fpu/src/ops/fp_fma.vhd,
    src/fpu/src/ops/fp_i2fcasts_fmt.vhd,
    src/fpu/src/ops/fp_i2fcasts.vhd,
    src/fpu/src/ops/fp_noncomp.vhd,
    src/fpu/src/subunits/addmul_block.vhd,
    src/fpu/src/subunits/addmul_fmt_slice.vhd,
    src/fpu/src/subunits/conv_block.vhd,
    src/fpu/src/subunits/conv_fmt_slice.vhd,
    src/fpu/src/subunits/conv_ifmt_slice.vhd,
    src/fpu/src/subunits/conv_multifmt_slice.vhd,
    src/fpu/src/subunits/divsqrt_block.vhd,
    src/fpu/src/subunits/divsqrt_multifmt_slice.vhd,
    src/fpu/src/subunits/noncomp_block.vhd,
    src/fpu/src/subunits/noncomp_fmt_slice.vhd,
    src/fpu_div_sqrt_mvp/hdl/control_mvp.sv,
    src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv,
    src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv,
    src/fpu_div_sqrt_mvp/hdl/fpu_ff.sv,
    src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv,
    src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv,
    src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv,
    src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv,
    src/frontend/bht.sv,
    src/frontend/btb.sv,
    src/frontend/frontend.sv,
    src/frontend/instr_scan.sv,
    src/frontend/ras.sv,
    src/cache_subsystem/amo_alu.sv,
    src/cache_subsystem/cache_ctrl.sv,
    src/cache_subsystem/miss_handler.sv,
    src/cache_subsystem/serpent_cache_subsystem.sv,
    src/cache_subsystem/serpent_dcache_ctrl.sv,
    src/cache_subsystem/serpent_dcache_mem.sv,
    src/cache_subsystem/serpent_dcache_missunit.sv,
    src/cache_subsystem/serpent_dcache.sv,
    src/cache_subsystem/serpent_dcache_wbuffer.sv,
    src/cache_subsystem/serpent_icache.sv,
    src/cache_subsystem/serpent_l15_adapter.sv,
    src/cache_subsystem/std_cache_subsystem.sv,
    src/cache_subsystem/std_icache.sv,
    src/cache_subsystem/std_nbdcache.sv,
    src/cache_subsystem/tag_cmp.sv,
    bootrom/bootrom.sv,
    src/clint/axi_lite_interface.sv,
    src/clint/clint.sv,
    src/plic/plic_claim_complete_tracker.sv,
    src/plic/plic_comparator.sv,
    src/plic/plic_find_max.sv,
    src/plic/plic_gateway.sv,
    src/plic/plic_interface.sv,
    src/plic/plic.sv,
    src/plic/plic_target_slice.sv,
    src/axi_node/src/apb_regs_top.sv,
    src/axi_node/src/axi_address_decoder_AR.sv,
    src/axi_node/src/axi_address_decoder_AW.sv,
    src/axi_node/src/axi_address_decoder_BR.sv,
    src/axi_node/src/axi_address_decoder_BW.sv,
    src/axi_node/src/axi_address_decoder_DW.sv,
    src/axi_node/src/axi_AR_allocator.sv,
    src/axi_node/src/axi_ArbitrationTree.sv,src/plic/
    src/axi_node/src/axi_AW_allocator.sv,
    src/axi_node/src/axi_BR_allocator.sv,
    src/axi_node/src/axi_BW_allocator.sv,
    src/axi_node/src/axi_DW_allocator.sv,
    src/axi_node/src/axi_FanInPrimitive_Req.sv,
    src/axi_node/src/axi_multiplexer.sv,
    src/axi_node/src/axi_node_intf_wrap.sv,
    src/axi_node/src/axi_node.sv,
    src/axi_node/src/axi_node_wrap_with_slices.sv,
    src/axi_node/src/axi_regs_top.sv,
    src/axi_node/src/axi_request_block.sv,
    src/axi_node/src/axi_response_block.sv,
    src/axi_node/src/axi_RR_Flag_Req.sv,
    src/axi_mem_if/src/axi2mem.sv,
    src/debug/dm_csrs.sv,
    src/debug/dmi_cdc.sv,
    src/debug/dmi_jtag.sv,
    src/debug/dmi_jtag_tap.sv,
    src/debug/dm_mem.sv,
    src/debug/dm_sba.sv,
    src/debug/dm_top.sv,
    src/debug/debug_rom/debug_rom.sv,
    src/register_interface/src/apb_to_reg.sv,
    src/axi/src/axi_multicut.sv,
    src/fpu/src/fpnew.vhd,
    src/fpu/src/fpnew_top.vhd,
    src/common_cells/src/deprecated/generic_fifo.sv,
    src/common_cells/src/deprecated/pulp_sync.sv,
    src/common_cells/src/deprecated/find_first_one.sv,
    src/common_cells/src/rstgen_bypass.sv,
    src/common_cells/src/rstgen.sv,
    src/common_cells/src/stream_mux.sv,
    src/common_cells/src/stream_demux.sv,
    src/common_cells/src/stream_arbiter.sv,
    src/util/axi_master_connect.sv,
    src/util/axi_slave_connect.sv,
    src/util/axi_master_connect_rev.sv,
    src/util/axi_slave_connect_rev.sv,
    src/axi/src/axi_cut.sv,
    src/axi/src/axi_join.sv,
    src/axi/src/axi_delayer.sv,
    src/axi/src/axi_to_axi_lite.sv,
    src/fpga-support/rtl/SyncSpRamBeNx64.sv,
    src/common_cells/src/sync.sv,
    src/common_cells/src/cdc_2phase.sv,
    src/common_cells/src/spill_register.sv,
    src/common_cells/src/sync_wedge.sv,
    src/common_cells/src/edge_detect.sv,
    src/common_cells/src/fifo_v3.sv,
    src/common_cells/src/fifo_v2.sv,
    src/common_cells/src/fifo_v1.sv,
    src/common_cells/src/lzc.sv,
    src/common_cells/src/rrarbiter.sv,
    src/common_cells/src/ready_valid_delay.sv,
    src/common_cells/src/lfsr_8bit.sv,
    src/common_cells/src/lfsr_16bit.sv,
    src/common_cells/src/counter.sv,
    src/common_cells/src/pipe_reg_simple.sv,
    src/tech_cells_generic/src/cluster_clock_inverter.sv,
    src/tech_cells_generic/src/pulp_clock_mux2.sv,
    tb/ariane_testharness.sv,
    tb/ariane_peripherals.sv,
    tb/common/uart.sv,
    tb/common/SimDTM.sv,
    tb/common/SimJTAG.sv,
    ]
riscv_regfile_rtl:
  targets: [
    rtl,
  ]
  incdirs: [
    include,
  ]
  files: [
    src/ariane_regfile.sv,
  ]

riscv_regfile_fpga:
  targets: [
    xilinx,
  ]
  incdirs: [
    include,
  ]
  files: [
    src/ariane_regfile_ff.sv,
  ]
