// Seed: 3738382884
module module_0 (
    input uwire id_0,
    input wand id_1,
    output supply0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5
);
  logic id_7;
  ;
  tri0 id_8;
  ;
  logic id_9;
  ;
  assign id_2 = 1;
  assign id_9 = 1'h0;
  assign id_9 = 1;
  assign id_8 = 1;
  wire id_10, id_11;
endmodule
module module_1 #(
    parameter id_1  = 32'd18,
    parameter id_10 = 32'd38
) (
    input  wire id_0,
    input  wire _id_1,
    output wand id_2,
    input  tri  id_3,
    input  tri  id_4,
    input  tri0 id_5,
    input  tri1 id_6,
    input  tri1 id_7
);
  tri0 [-1 : 1] id_9, _id_10, id_11;
  assign id_2 = id_5;
  assign id_9 = id_5 & 1;
  wire [id_1 : 1  ^  id_10] id_12, id_13, id_14;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_2,
      id_4,
      id_5,
      id_4
  );
endmodule
