{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522992557002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522992557017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 09:59:16 2018 " "Processing started: Fri Apr 06 09:59:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522992557017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992557017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992557033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522992558314 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(21) " "Verilog HDL information at memory.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/memory.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522992573135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shift_level_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shift_level_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shift_level_2 " "Found entity 1: barrel_shift_level_2" {  } { { "barrel_shift_level_2.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/barrel_shift_level_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_32bit " "Found entity 1: ripple_carry_adder_32bit" {  } { { "ripple_carry_adder_32bit.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/ripple_carry_adder_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/ripple_carry_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/mux8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r1 " "Found entity 1: r1" {  } { { "r1.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r2 " "Found entity 1: r2" {  } { { "r2.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r3 " "Found entity 1: r3" {  } { { "r3.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_path.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r4 " "Found entity 1: r4" {  } { { "r4.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r5 " "Found entity 1: r5" {  } { { "r5.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file temp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 temp " "Found entity 1: temp" {  } { { "temp.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/temp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r6 " "Found entity 1: r6" {  } { { "r6.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r5_hundred.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r5_hundred.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r5_hundred " "Found entity 1: r5_hundred" {  } { { "r5_hundred.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5_hundred.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r5_hundred_thirty_two.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r5_hundred_thirty_two.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r5_hundred_thirty_two " "Found entity 1: r5_hundred_thirty_two" {  } { { "r5_hundred_thirty_two.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5_hundred_thirty_two.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r5_hundred_sixty_four.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r5_hundred_sixty_four.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r5_hundred_sixty_four " "Found entity 1: r5_hundred_sixty_four" {  } { { "r5_hundred_sixty_four.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5_hundred_sixty_four.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r7 " "Found entity 1: r7" {  } { { "r7.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "copy_control_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file copy_control_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 copy_control_v1 " "Found entity 1: copy_control_v1" {  } { { "copy_control_v1.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/copy_control_v1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r8 " "Found entity 1: r8" {  } { { "r8.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992573542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992573542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522992574495 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "START " "Pin \"START\" is missing source" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 608 1208 1384 624 "START" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1522992574589 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "inc_one_PC " "Pin \"inc_one_PC\" is missing source" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 640 1208 1386 656 "inc_one_PC" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1522992574589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:inst2 " "Elaborating entity \"data_path\" for hierarchy \"data_path:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 32 744 1136 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992574620 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SP_STAR_OUT " "Pin \"SP_STAR_OUT\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 1184 1600 1786 1200 "SP_STAR_OUT" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1522992574651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU data_path:inst2\|ALU:inst41 " "Elaborating entity \"ALU\" for hierarchy \"data_path:inst2\|ALU:inst41\"" {  } { { "data_path.bdf" "inst41" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 1024 360 568 1136 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992574651 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(14) " "Verilog HDL Case Statement warning at ALU.v(14): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data_out ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"Data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[0\] ALU.v(9) " "Inferred latch for \"Data_out\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[1\] ALU.v(9) " "Inferred latch for \"Data_out\[1\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[2\] ALU.v(9) " "Inferred latch for \"Data_out\[2\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[3\] ALU.v(9) " "Inferred latch for \"Data_out\[3\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[4\] ALU.v(9) " "Inferred latch for \"Data_out\[4\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[5\] ALU.v(9) " "Inferred latch for \"Data_out\[5\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[6\] ALU.v(9) " "Inferred latch for \"Data_out\[6\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[7\] ALU.v(9) " "Inferred latch for \"Data_out\[7\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[8\] ALU.v(9) " "Inferred latch for \"Data_out\[8\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[9\] ALU.v(9) " "Inferred latch for \"Data_out\[9\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[10\] ALU.v(9) " "Inferred latch for \"Data_out\[10\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[11\] ALU.v(9) " "Inferred latch for \"Data_out\[11\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[12\] ALU.v(9) " "Inferred latch for \"Data_out\[12\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[13\] ALU.v(9) " "Inferred latch for \"Data_out\[13\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[14\] ALU.v(9) " "Inferred latch for \"Data_out\[14\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[15\] ALU.v(9) " "Inferred latch for \"Data_out\[15\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[16\] ALU.v(9) " "Inferred latch for \"Data_out\[16\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[17\] ALU.v(9) " "Inferred latch for \"Data_out\[17\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[18\] ALU.v(9) " "Inferred latch for \"Data_out\[18\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[19\] ALU.v(9) " "Inferred latch for \"Data_out\[19\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[20\] ALU.v(9) " "Inferred latch for \"Data_out\[20\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[21\] ALU.v(9) " "Inferred latch for \"Data_out\[21\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[22\] ALU.v(9) " "Inferred latch for \"Data_out\[22\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[23\] ALU.v(9) " "Inferred latch for \"Data_out\[23\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[24\] ALU.v(9) " "Inferred latch for \"Data_out\[24\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[25\] ALU.v(9) " "Inferred latch for \"Data_out\[25\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[26\] ALU.v(9) " "Inferred latch for \"Data_out\[26\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[27\] ALU.v(9) " "Inferred latch for \"Data_out\[27\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[28\] ALU.v(9) " "Inferred latch for \"Data_out\[28\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[29\] ALU.v(9) " "Inferred latch for \"Data_out\[29\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[30\] ALU.v(9) " "Inferred latch for \"Data_out\[30\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992574729 "|CPU|data_path:inst2|ALU:inst41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r1 data_path:inst2\|r1:inst36 " "Elaborating entity \"r1\" for hierarchy \"data_path:inst2\|r1:inst36\"" {  } { { "data_path.bdf" "inst36" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 728 416 624 856 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992574745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF data_path:inst2\|r1:inst36\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"data_path:inst2\|r1:inst36\|LPM_FF:inst\"" {  } { { "r1.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r1.bdf" { { 256 504 680 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992574870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|r1:inst36\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r1:inst36\|LPM_FF:inst\"" {  } { { "r1.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r1.bdf" { { 256 504 680 400 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992574886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|r1:inst36\|LPM_FF:inst " "Instantiated megafunction \"data_path:inst2\|r1:inst36\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992574901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992574901 ""}  } { { "r1.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r1.bdf" { { 256 504 680 400 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522992574901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX data_path:inst2\|BUSMUX:inst17 " "Elaborating entity \"BUSMUX\" for hierarchy \"data_path:inst2\|BUSMUX:inst17\"" {  } { { "data_path.bdf" "inst17" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { -72 1320 1432 16 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992574932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|BUSMUX:inst17 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst17\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { -72 1320 1432 16 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992574964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|BUSMUX:inst17 " "Instantiated megafunction \"data_path:inst2\|BUSMUX:inst17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992574964 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { -72 1320 1432 16 "inst17" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522992574964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux data_path:inst2\|BUSMUX:inst17\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"data_path:inst2\|BUSMUX:inst17\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575089 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|BUSMUX:inst17\|lpm_mux:\$00000 data_path:inst2\|BUSMUX:inst17 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst17\|lpm_mux:\$00000\", which is child of megafunction instantiation \"data_path:inst2\|BUSMUX:inst17\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { -72 1320 1432 16 "inst17" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pjc " "Found entity 1: mux_pjc" {  } { { "db/mux_pjc.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/db/mux_pjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992575292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992575292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pjc data_path:inst2\|BUSMUX:inst17\|lpm_mux:\$00000\|mux_pjc:auto_generated " "Elaborating entity \"mux_pjc\" for hierarchy \"data_path:inst2\|BUSMUX:inst17\|lpm_mux:\$00000\|mux_pjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX data_path:inst2\|BUSMUX:inst27 " "Elaborating entity \"BUSMUX\" for hierarchy \"data_path:inst2\|BUSMUX:inst27\"" {  } { { "data_path.bdf" "inst27" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 536 1920 2032 624 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|BUSMUX:inst27 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst27\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 536 1920 2032 624 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|BUSMUX:inst27 " "Instantiated megafunction \"data_path:inst2\|BUSMUX:inst27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992575323 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 536 1920 2032 624 "inst27" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522992575323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux data_path:inst2\|BUSMUX:inst27\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"data_path:inst2\|BUSMUX:inst27\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575339 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|BUSMUX:inst27\|lpm_mux:\$00000 data_path:inst2\|BUSMUX:inst27 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst27\|lpm_mux:\$00000\", which is child of megafunction instantiation \"data_path:inst2\|BUSMUX:inst27\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 536 1920 2032 624 "inst27" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992575448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992575448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_flc data_path:inst2\|BUSMUX:inst27\|lpm_mux:\$00000\|mux_flc:auto_generated " "Elaborating entity \"mux_flc\" for hierarchy \"data_path:inst2\|BUSMUX:inst27\|lpm_mux:\$00000\|mux_flc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX data_path:inst2\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"data_path:inst2\|BUSMUX:inst1\"" {  } { { "data_path.bdf" "inst1" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 480 1728 1840 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst1\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 480 1728 1840 568 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|BUSMUX:inst1 " "Instantiated megafunction \"data_path:inst2\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992575495 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 480 1728 1840 568 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522992575495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux data_path:inst2\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"data_path:inst2\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575495 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|BUSMUX:inst1\|lpm_mux:\$00000 data_path:inst2\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"data_path:inst2\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 480 1728 1840 568 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992575558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992575558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dlc data_path:inst2\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_dlc:auto_generated " "Elaborating entity \"mux_dlc\" for hierarchy \"data_path:inst2\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_dlc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 data_path:inst2\|mux8:inst20 " "Elaborating entity \"mux8\" for hierarchy \"data_path:inst2\|mux8:inst20\"" {  } { { "data_path.bdf" "inst20" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 416 1128 1440 608 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r5_hundred_sixty_four data_path:inst2\|r5_hundred_sixty_four:inst8 " "Elaborating entity \"r5_hundred_sixty_four\" for hierarchy \"data_path:inst2\|r5_hundred_sixty_four:inst8\"" {  } { { "data_path.bdf" "inst8" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 592 408 616 720 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\"" {  } { { "r5_hundred_sixty_four.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5_hundred_sixty_four.bdf" { { 296 720 896 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\"" {  } { { "r5_hundred_sixty_four.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5_hundred_sixty_four.bdf" { { 296 720 896 440 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst " "Instantiated megafunction \"data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 164 " "Parameter \"LPM_AVALUE\" = \"164\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992575714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992575714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992575714 ""}  } { { "r5_hundred_sixty_four.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5_hundred_sixty_four.bdf" { { 296 720 896 440 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522992575714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\|lpm_constant:ac " "Elaborating entity \"lpm_constant\" for hierarchy \"data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\|lpm_constant:ac\"" {  } { { "lpm_ff.tdf" "ac" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575761 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\|lpm_constant:ac data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\|lpm_constant:ac\", which is child of megafunction instantiation \"data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } } { "r5_hundred_sixty_four.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5_hundred_sixty_four.bdf" { { 296 720 896 440 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_lk4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_lk4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_lk4 " "Found entity 1: lpm_constant_lk4" {  } { { "db/lpm_constant_lk4.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/db/lpm_constant_lk4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992575808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992575808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_lk4 data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_lk4:ag " "Elaborating entity \"lpm_constant_lk4\" for hierarchy \"data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_lk4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r6 data_path:inst2\|r6:inst2 " "Elaborating entity \"r6\" for hierarchy \"data_path:inst2\|r6:inst2\"" {  } { { "data_path.bdf" "inst2" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 104 792 1024 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r5_hundred data_path:inst2\|r6:inst2\|r5_hundred:inst " "Elaborating entity \"r5_hundred\" for hierarchy \"data_path:inst2\|r6:inst2\|r5_hundred:inst\"" {  } { { "r6.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r6.bdf" { { 312 1080 1288 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\"" {  } { { "r5_hundred.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5_hundred.bdf" { { 184 840 1016 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\"" {  } { { "r5_hundred.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5_hundred.bdf" { { 184 840 1016 328 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst " "Instantiated megafunction \"data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 100 " "Parameter \"LPM_AVALUE\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992575886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992575886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992575886 ""}  } { { "r5_hundred.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5_hundred.bdf" { { 184 840 1016 328 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522992575886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\|lpm_constant:ac " "Elaborating entity \"lpm_constant\" for hierarchy \"data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\|lpm_constant:ac\"" {  } { { "lpm_ff.tdf" "ac" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575901 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\|lpm_constant:ac data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\|lpm_constant:ac\", which is child of megafunction instantiation \"data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } } { "r5_hundred.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5_hundred.bdf" { { 184 840 1016 328 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_aj4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_aj4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_aj4 " "Found entity 1: lpm_constant_aj4" {  } { { "db/lpm_constant_aj4.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/db/lpm_constant_aj4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992575917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992575917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_aj4 data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_aj4:ag " "Elaborating entity \"lpm_constant_aj4\" for hierarchy \"data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_aj4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder_32bit data_path:inst2\|r6:inst2\|ripple_carry_adder_32bit:inst4 " "Elaborating entity \"ripple_carry_adder_32bit\" for hierarchy \"data_path:inst2\|r6:inst2\|ripple_carry_adder_32bit:inst4\"" {  } { { "r6.bdf" "inst4" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r6.bdf" { { 664 1152 1376 760 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992575979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder data_path:inst2\|r6:inst2\|ripple_carry_adder_32bit:inst4\|ripple_carry_adder:inst " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"data_path:inst2\|r6:inst2\|ripple_carry_adder_32bit:inst4\|ripple_carry_adder:inst\"" {  } { { "ripple_carry_adder_32bit.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/ripple_carry_adder_32bit.bdf" { { 184 448 672 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992576011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder data_path:inst2\|r6:inst2\|ripple_carry_adder_32bit:inst4\|ripple_carry_adder:inst\|full_adder:inst30 " "Elaborating entity \"full_adder\" for hierarchy \"data_path:inst2\|r6:inst2\|ripple_carry_adder_32bit:inst4\|ripple_carry_adder:inst\|full_adder:inst30\"" {  } { { "ripple_carry_adder.bdf" "inst30" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/ripple_carry_adder.bdf" { { 712 288 424 808 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992576011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder data_path:inst2\|r6:inst2\|ripple_carry_adder_32bit:inst4\|ripple_carry_adder:inst\|full_adder:inst30\|half_adder:inst1 " "Elaborating entity \"half_adder\" for hierarchy \"data_path:inst2\|r6:inst2\|ripple_carry_adder_32bit:inst4\|ripple_carry_adder:inst\|full_adder:inst30\|half_adder:inst1\"" {  } { { "full_adder.bdf" "inst1" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/full_adder.bdf" { { 352 376 472 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992576011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r5_hundred_thirty_two data_path:inst2\|r5_hundred_thirty_two:inst7 " "Elaborating entity \"r5_hundred_thirty_two\" for hierarchy \"data_path:inst2\|r5_hundred_thirty_two:inst7\"" {  } { { "data_path.bdf" "inst7" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 400 400 608 528 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992576167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\"" {  } { { "r5_hundred_thirty_two.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5_hundred_thirty_two.bdf" { { 352 872 1048 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992576198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\"" {  } { { "r5_hundred_thirty_two.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5_hundred_thirty_two.bdf" { { 352 872 1048 496 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992576198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst " "Instantiated megafunction \"data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 132 " "Parameter \"LPM_AVALUE\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992576198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992576198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992576198 ""}  } { { "r5_hundred_thirty_two.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5_hundred_thirty_two.bdf" { { 352 872 1048 496 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522992576198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\|lpm_constant:ac " "Elaborating entity \"lpm_constant\" for hierarchy \"data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\|lpm_constant:ac\"" {  } { { "lpm_ff.tdf" "ac" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992576214 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\|lpm_constant:ac data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\|lpm_constant:ac\", which is child of megafunction instantiation \"data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } } { "r5_hundred_thirty_two.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5_hundred_thirty_two.bdf" { { 352 872 1048 496 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992576214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_cj4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_cj4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_cj4 " "Found entity 1: lpm_constant_cj4" {  } { { "db/lpm_constant_cj4.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/db/lpm_constant_cj4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992576229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992576229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_cj4 data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_cj4:ag " "Elaborating entity \"lpm_constant_cj4\" for hierarchy \"data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_cj4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992576229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2 data_path:inst2\|r2:inst31 " "Elaborating entity \"r2\" for hierarchy \"data_path:inst2\|r2:inst31\"" {  } { { "data_path.bdf" "inst31" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 224 408 640 384 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992576265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r7 data_path:inst2\|r7:inst25 " "Elaborating entity \"r7\" for hierarchy \"data_path:inst2\|r7:inst25\"" {  } { { "data_path.bdf" "inst25" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { -144 2208 2416 -16 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992576894 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst8 " "Primitive \"GND\" of instance \"inst8\" not used" {  } { { "r7.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r7.bdf" { { 720 704 736 752 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992576941 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Primitive \"GND\" of instance \"inst9\" not used" {  } { { "r7.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r7.bdf" { { 720 752 784 752 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992576941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF data_path:inst2\|r7:inst25\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"data_path:inst2\|r7:inst25\|LPM_FF:inst\"" {  } { { "r7.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r7.bdf" { { 320 848 1024 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992576988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|r7:inst25\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r7:inst25\|LPM_FF:inst\"" {  } { { "r7.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r7.bdf" { { 320 848 1024 464 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|r7:inst25\|LPM_FF:inst " "Instantiated megafunction \"data_path:inst2\|r7:inst25\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992577050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992577050 ""}  } { { "r7.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r7.bdf" { { 320 848 1024 464 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522992577050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX data_path:inst2\|BUSMUX:inst28 " "Elaborating entity \"BUSMUX\" for hierarchy \"data_path:inst2\|BUSMUX:inst28\"" {  } { { "data_path.bdf" "inst28" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 664 1400 1512 752 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|BUSMUX:inst28 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst28\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 664 1400 1512 752 "inst28" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|BUSMUX:inst28 " "Instantiated megafunction \"data_path:inst2\|BUSMUX:inst28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992577066 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 664 1400 1512 752 "inst28" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522992577066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX data_path:inst2\|BUSMUX:inst29 " "Elaborating entity \"BUSMUX\" for hierarchy \"data_path:inst2\|BUSMUX:inst29\"" {  } { { "data_path.bdf" "inst29" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 688 1872 1984 776 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|BUSMUX:inst29 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst29\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 688 1872 1984 776 "inst29" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|BUSMUX:inst29 " "Instantiated megafunction \"data_path:inst2\|BUSMUX:inst29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992577082 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 688 1872 1984 776 "inst29" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522992577082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux data_path:inst2\|BUSMUX:inst29\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"data_path:inst2\|BUSMUX:inst29\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577082 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|BUSMUX:inst29\|lpm_mux:\$00000 data_path:inst2\|BUSMUX:inst29 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst29\|lpm_mux:\$00000\", which is child of megafunction instantiation \"data_path:inst2\|BUSMUX:inst29\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 688 1872 1984 776 "inst29" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kc " "Found entity 1: mux_0kc" {  } { { "db/mux_0kc.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/db/mux_0kc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992577160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992577160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kc data_path:inst2\|BUSMUX:inst29\|lpm_mux:\$00000\|mux_0kc:auto_generated " "Elaborating entity \"mux_0kc\" for hierarchy \"data_path:inst2\|BUSMUX:inst29\|lpm_mux:\$00000\|mux_0kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX data_path:inst2\|BUSMUX:inst43 " "Elaborating entity \"BUSMUX\" for hierarchy \"data_path:inst2\|BUSMUX:inst43\"" {  } { { "data_path.bdf" "inst43" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 880 1312 1424 968 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|BUSMUX:inst43 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst43\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 880 1312 1424 968 "inst43" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|BUSMUX:inst43 " "Instantiated megafunction \"data_path:inst2\|BUSMUX:inst43\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992577160 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 880 1312 1424 968 "inst43" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522992577160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX data_path:inst2\|BUSMUX:inst32 " "Elaborating entity \"BUSMUX\" for hierarchy \"data_path:inst2\|BUSMUX:inst32\"" {  } { { "data_path.bdf" "inst32" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 832 1888 2000 920 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|BUSMUX:inst32 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst32\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 832 1888 2000 920 "inst32" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|BUSMUX:inst32 " "Instantiated megafunction \"data_path:inst2\|BUSMUX:inst32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992577191 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 832 1888 2000 920 "inst32" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522992577191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r4 data_path:inst2\|r4:inst37 " "Elaborating entity \"r4\" for hierarchy \"data_path:inst2\|r4:inst37\"" {  } { { "data_path.bdf" "inst37" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 880 416 648 1008 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shift_level_2 data_path:inst2\|r4:inst37\|barrel_shift_level_2:inst5 " "Elaborating entity \"barrel_shift_level_2\" for hierarchy \"data_path:inst2\|r4:inst37\|barrel_shift_level_2:inst5\"" {  } { { "r4.bdf" "inst5" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r4.bdf" { { 400 536 784 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r5 data_path:inst2\|r5:inst5 " "Elaborating entity \"r5\" for hierarchy \"data_path:inst2\|r5:inst5\"" {  } { { "data_path.bdf" "inst5" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/data_path.bdf" { { 784 984 1192 912 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF data_path:inst2\|r5:inst5\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"data_path:inst2\|r5:inst5\|LPM_FF:inst\"" {  } { { "r5.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5.bdf" { { 256 984 1160 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|r5:inst5\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r5:inst5\|LPM_FF:inst\"" {  } { { "r5.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5.bdf" { { 256 984 1160 400 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|r5:inst5\|LPM_FF:inst " "Instantiated megafunction \"data_path:inst2\|r5:inst5\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 1 " "Parameter \"LPM_AVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992577519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992577519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992577519 ""}  } { { "r5.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5.bdf" { { 256 984 1160 400 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522992577519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant data_path:inst2\|r5:inst5\|LPM_FF:inst\|lpm_constant:ac " "Elaborating entity \"lpm_constant\" for hierarchy \"data_path:inst2\|r5:inst5\|LPM_FF:inst\|lpm_constant:ac\"" {  } { { "lpm_ff.tdf" "ac" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577519 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|r5:inst5\|LPM_FF:inst\|lpm_constant:ac data_path:inst2\|r5:inst5\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r5:inst5\|LPM_FF:inst\|lpm_constant:ac\", which is child of megafunction instantiation \"data_path:inst2\|r5:inst5\|LPM_FF:inst\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } } { "r5.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/r5.bdf" { { 256 984 1160 400 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_1j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_1j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_1j4 " "Found entity 1: lpm_constant_1j4" {  } { { "db/lpm_constant_1j4.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/db/lpm_constant_1j4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992577551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992577551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_1j4 data_path:inst2\|r5:inst5\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_1j4:ag " "Elaborating entity \"lpm_constant_1j4\" for hierarchy \"data_path:inst2\|r5:inst5\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_1j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst " "Elaborating entity \"control\" for hierarchy \"control:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 16 224 512 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577582 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst116 " "Primitive \"AND2\" of instance \"inst116\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 1080 2872 2936 1128 "inst116" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst140 " "Primitive \"AND2\" of instance \"inst140\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 1544 3560 3624 1592 "inst140" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst150 " "Primitive \"AND2\" of instance \"inst150\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 1832 1376 1440 1880 "inst150" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst151 " "Primitive \"AND2\" of instance \"inst151\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 1904 1376 1440 1952 "inst151" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst152 " "Primitive \"AND2\" of instance \"inst152\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 1976 1376 1440 2024 "inst152" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst153 " "Primitive \"AND2\" of instance \"inst153\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 2056 1376 1440 2104 "inst153" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst154 " "Primitive \"AND2\" of instance \"inst154\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 2136 1376 1440 2184 "inst154" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst163 " "Primitive \"AND2\" of instance \"inst163\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 2200 2664 2728 2248 "inst163" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR6 inst164 " "Primitive \"OR6\" of instance \"inst164\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 1936 1576 1640 2048 "inst164" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst177 " "Primitive \"AND2\" of instance \"inst177\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 1560 -184 -120 1608 "inst177" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst180 " "Primitive \"AND2\" of instance \"inst180\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 1752 -184 -120 1800 "inst180" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst181 " "Primitive \"AND2\" of instance \"inst181\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 1816 -184 -120 1864 "inst181" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst186 " "Primitive \"AND2\" of instance \"inst186\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 2136 -184 -120 2184 "inst186" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR12 inst188 " "Primitive \"OR12\" of instance \"inst188\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 1680 24 88 1888 "inst188" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst208 " "Primitive \"AND2\" of instance \"inst208\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 2440 392 456 2488 "inst208" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst209 " "Primitive \"AND2\" of instance \"inst209\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 2496 392 456 2544 "inst209" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst223 " "Primitive \"AND2\" of instance \"inst223\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 2664 840 904 2712 "inst223" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst246 " "Primitive \"AND2\" of instance \"inst246\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 3176 1472 1536 3224 "inst246" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst48 " "Primitive \"AND2\" of instance \"inst48\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 840 1016 1080 888 "inst48" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst66 " "Primitive \"AND2\" of instance \"inst66\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 1536 1408 1472 1584 "inst66" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst67 " "Primitive \"AND2\" of instance \"inst67\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 1592 1408 1472 1640 "inst67" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst68 " "Primitive \"AND2\" of instance \"inst68\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 1656 1408 1472 1704 "inst68" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst87 " "Primitive \"AND2\" of instance \"inst87\" not used" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 952 1960 2024 1000 "inst87" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1522992577597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE control:inst\|LPM_DECODE:inst32 " "Elaborating entity \"LPM_DECODE\" for hierarchy \"control:inst\|LPM_DECODE:inst32\"" {  } { { "control.bdf" "inst32" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 264 8 128 376 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst\|LPM_DECODE:inst32 " "Elaborated megafunction instantiation \"control:inst\|LPM_DECODE:inst32\"" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 264 8 128 376 "inst32" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:inst\|LPM_DECODE:inst32 " "Instantiated megafunction \"control:inst\|LPM_DECODE:inst32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 32 " "Parameter \"LPM_DECODES\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992577769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992577769 ""}  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 264 8 128 376 "inst32" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522992577769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_gng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_gng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_gng " "Found entity 1: decode_gng" {  } { { "db/decode_gng.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/db/decode_gng.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992577894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992577894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_gng control:inst\|LPM_DECODE:inst32\|decode_gng:auto_generated " "Elaborating entity \"decode_gng\" for hierarchy \"control:inst\|LPM_DECODE:inst32\|decode_gng:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577894 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clken " "Variable or input pin \"clken\" is defined but never used." {  } { { "db/decode_gng.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/db/decode_gng.tdf" 25 2 0 } } { "lpm_decode.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } } { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 264 8 128 376 "inst32" "" } } } } { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 16 224 512 432 "inst" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1522992577941 "|CPU|control:inst|LPM_DECODE:inst32|decode_gng:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r8 control:inst\|r8:inst19 " "Elaborating entity \"r8\" for hierarchy \"control:inst\|r8:inst19\"" {  } { { "control.bdf" "inst19" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/control.bdf" { { 1240 24 256 1400 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992577941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst4 " "Elaborating entity \"memory\" for hierarchy \"memory:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 440 448 696 648 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992578191 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i memory.v(15) " "Verilog HDL or VHDL warning at memory.v(15): object \"i\" assigned a value but never read" {  } { { "memory.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/memory.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522992578254 "|CPU|memory:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 memory.v(126) " "Verilog HDL assignment warning at memory.v(126): truncated value with size 32 to match size of target (2)" {  } { { "memory.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/memory.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522992578301 "|CPU|memory:inst4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[21\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[21\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[20\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[20\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[19\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[19\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[18\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[18\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[17\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[17\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[16\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[16\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[15\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[15\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[14\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[14\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[13\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[13\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[12\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[12\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[11\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[11\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[10\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[10\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[9\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[9\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[8\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[8\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[7\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[7\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[6\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[6\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[5\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[5\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[4\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[4\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[3\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[3\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[2\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[2\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[1\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[1\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[0\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1522992605225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[24\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[24\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1522992606469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[23\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[23\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1522992606469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[22\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[22\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1522992606469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[30\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[30\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1522992606469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[29\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[29\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1522992606469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[28\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[28\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1522992606469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[27\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[27\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1522992606469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[26\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[26\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1522992606469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:inst2\|ALU:inst41\|Data_out\[25\] " "LATCH primitive \"data_path:inst2\|ALU:inst41\|Data_out\[25\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW3/Quartus/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1522992606469 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SP\[1\] GND " "Pin \"SP\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 136 1192 1368 152 "SP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522992623645 "|CPU|SP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP\[0\] GND " "Pin \"SP\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 136 1192 1368 152 "SP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522992623645 "|CPU|SP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "START GND " "Pin \"START\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 608 1208 1384 624 "START" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522992623645 "|CPU|START"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_control\[4\] VCC " "Pin \"ALU_control\[4\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 1072 1208 1444 1088 "ALU_control\[5..0\]" "" } { 288 704 852 304 "ALU_control\[5..0\]" "" } { 224 512 660 240 "ALU_control\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522992623645 "|CPU|ALU_control[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_control\[3\] VCC " "Pin \"ALU_control\[3\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 1072 1208 1444 1088 "ALU_control\[5..0\]" "" } { 288 704 852 304 "ALU_control\[5..0\]" "" } { 224 512 660 240 "ALU_control\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522992623645 "|CPU|ALU_control[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inc_one_PC GND " "Pin \"inc_one_PC\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 640 1208 1386 656 "inc_one_PC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522992623645 "|CPU|inc_one_PC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1522992623645 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522992624380 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/Courses/Computer Architecture/HW3/Quartus/output_files/CPU.map.smsg " "Generated suppressed messages file D:/University/Courses/Computer Architecture/HW3/Quartus/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992637522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522992638444 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992638444 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "72 " "Design contains 72 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[31\] " "No output dependent on input pin \"address_test_one\[31\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[30\] " "No output dependent on input pin \"address_test_one\[30\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[29\] " "No output dependent on input pin \"address_test_one\[29\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[28\] " "No output dependent on input pin \"address_test_one\[28\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[27\] " "No output dependent on input pin \"address_test_one\[27\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[26\] " "No output dependent on input pin \"address_test_one\[26\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[25\] " "No output dependent on input pin \"address_test_one\[25\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[24\] " "No output dependent on input pin \"address_test_one\[24\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[23\] " "No output dependent on input pin \"address_test_one\[23\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[22\] " "No output dependent on input pin \"address_test_one\[22\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[21\] " "No output dependent on input pin \"address_test_one\[21\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[20\] " "No output dependent on input pin \"address_test_one\[20\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[19\] " "No output dependent on input pin \"address_test_one\[19\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[18\] " "No output dependent on input pin \"address_test_one\[18\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[17\] " "No output dependent on input pin \"address_test_one\[17\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[16\] " "No output dependent on input pin \"address_test_one\[16\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[15\] " "No output dependent on input pin \"address_test_one\[15\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[14\] " "No output dependent on input pin \"address_test_one\[14\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[13\] " "No output dependent on input pin \"address_test_one\[13\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[12\] " "No output dependent on input pin \"address_test_one\[12\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[11\] " "No output dependent on input pin \"address_test_one\[11\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[10\] " "No output dependent on input pin \"address_test_one\[10\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[9\] " "No output dependent on input pin \"address_test_one\[9\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_one\[8\] " "No output dependent on input pin \"address_test_one\[8\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 216 -216 72 232 "address_test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_one[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[31\] " "No output dependent on input pin \"address_test_two\[31\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[30\] " "No output dependent on input pin \"address_test_two\[30\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[29\] " "No output dependent on input pin \"address_test_two\[29\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[28\] " "No output dependent on input pin \"address_test_two\[28\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[27\] " "No output dependent on input pin \"address_test_two\[27\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[26\] " "No output dependent on input pin \"address_test_two\[26\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[25\] " "No output dependent on input pin \"address_test_two\[25\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[24\] " "No output dependent on input pin \"address_test_two\[24\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[23\] " "No output dependent on input pin \"address_test_two\[23\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[22\] " "No output dependent on input pin \"address_test_two\[22\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[21\] " "No output dependent on input pin \"address_test_two\[21\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[20\] " "No output dependent on input pin \"address_test_two\[20\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[19\] " "No output dependent on input pin \"address_test_two\[19\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[18\] " "No output dependent on input pin \"address_test_two\[18\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[17\] " "No output dependent on input pin \"address_test_two\[17\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[16\] " "No output dependent on input pin \"address_test_two\[16\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[15\] " "No output dependent on input pin \"address_test_two\[15\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[14\] " "No output dependent on input pin \"address_test_two\[14\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[13\] " "No output dependent on input pin \"address_test_two\[13\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[12\] " "No output dependent on input pin \"address_test_two\[12\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[11\] " "No output dependent on input pin \"address_test_two\[11\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[10\] " "No output dependent on input pin \"address_test_two\[10\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[9\] " "No output dependent on input pin \"address_test_two\[9\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_two\[8\] " "No output dependent on input pin \"address_test_two\[8\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 256 -216 72 272 "address_test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_two[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[31\] " "No output dependent on input pin \"address_test_three\[31\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[30\] " "No output dependent on input pin \"address_test_three\[30\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[29\] " "No output dependent on input pin \"address_test_three\[29\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[28\] " "No output dependent on input pin \"address_test_three\[28\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[27\] " "No output dependent on input pin \"address_test_three\[27\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[26\] " "No output dependent on input pin \"address_test_three\[26\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[25\] " "No output dependent on input pin \"address_test_three\[25\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[24\] " "No output dependent on input pin \"address_test_three\[24\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[23\] " "No output dependent on input pin \"address_test_three\[23\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[22\] " "No output dependent on input pin \"address_test_three\[22\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[21\] " "No output dependent on input pin \"address_test_three\[21\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[20\] " "No output dependent on input pin \"address_test_three\[20\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[19\] " "No output dependent on input pin \"address_test_three\[19\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[18\] " "No output dependent on input pin \"address_test_three\[18\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[17\] " "No output dependent on input pin \"address_test_three\[17\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[16\] " "No output dependent on input pin \"address_test_three\[16\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[15\] " "No output dependent on input pin \"address_test_three\[15\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[14\] " "No output dependent on input pin \"address_test_three\[14\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[13\] " "No output dependent on input pin \"address_test_three\[13\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[12\] " "No output dependent on input pin \"address_test_three\[12\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[11\] " "No output dependent on input pin \"address_test_three\[11\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[10\] " "No output dependent on input pin \"address_test_three\[10\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[9\] " "No output dependent on input pin \"address_test_three\[9\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_test_three\[8\] " "No output dependent on input pin \"address_test_three\[8\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW3/Quartus/CPU.bdf" { { 296 -232 72 312 "address_test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522992639241 "|CPU|address_test_three[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522992639241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12583 " "Implemented 12583 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "98 " "Implemented 98 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522992639303 ""} { "Info" "ICUT_CUT_TM_OPINS" "417 " "Implemented 417 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522992639303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12068 " "Implemented 12068 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522992639303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522992639303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1005 " "Peak virtual memory: 1005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522992639365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 10:00:39 2018 " "Processing ended: Fri Apr 06 10:00:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522992639365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522992639365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522992639365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992639365 ""}
