{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 19:02:21 2024 " "Info: Processing started: Thu May 09 19:02:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off start_stop_selection -c start_stop_selection --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off start_stop_selection -c start_stop_selection --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst24~latch " "Warning: Node \"inst24~latch\" is a latch" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 184 80 248 200 "CLR" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 328 80 248 344 "START" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CK_Consistant " "Info: Assuming node \"CK_Consistant\" is an undefined clock" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 112 80 248 128 "CK_Consistant" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK_Consistant" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst24~latch " "Info: Detected ripple clock \"inst24~latch\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst24~_emulated " "Info: Detected ripple clock \"inst24~_emulated\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst24~head_lut " "Info: Detected gated clock \"inst24~head_lut\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst31 " "Info: Detected gated clock \"inst31\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLR " "Info: No valid register-to-register data paths exist for clock \"CLR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "START " "Info: No valid register-to-register data paths exist for clock \"START\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CK_Consistant " "Info: No valid register-to-register data paths exist for clock \"CK_Consistant\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst24~_emulated HALT CK_Consistant 4.461 ns register " "Info: tsu for register \"inst24~_emulated\" (data pin = \"HALT\", clock pin = \"CK_Consistant\") is 4.461 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.211 ns + Longest pin register " "Info: + Longest pin to register delay is 8.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns HALT 1 PIN PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'HALT'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 248 80 248 264 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.748 ns) + CELL(0.370 ns) 8.103 ns inst24~data_lut 2 COMB LCCOMB_X1_Y18_N28 1 " "Info: 2: + IC(6.748 ns) + CELL(0.370 ns) = 8.103 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 1; COMB Node = 'inst24~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.118 ns" { HALT inst24~data_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.211 ns inst24~_emulated 3 REG LCFF_X1_Y18_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.211 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 1; REG Node = 'inst24~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst24~data_lut inst24~_emulated } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.463 ns ( 17.82 % ) " "Info: Total cell delay = 1.463 ns ( 17.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.748 ns ( 82.18 % ) " "Info: Total interconnect delay = 6.748 ns ( 82.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.211 ns" { HALT inst24~data_lut inst24~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.211 ns" { HALT {} HALT~combout {} inst24~data_lut {} inst24~_emulated {} } { 0.000ns 0.000ns 6.748ns 0.000ns } { 0.000ns 0.985ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant destination 3.710 ns - Shortest register " "Info: - Shortest clock path from clock \"CK_Consistant\" to destination register is 3.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CK_Consistant 1 CLK PIN_6 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 112 80 248 128 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.366 ns) 2.710 ns inst31 2 COMB LCCOMB_X1_Y18_N26 2 " "Info: 2: + IC(1.339 ns) + CELL(0.366 ns) = 2.710 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 2; COMB Node = 'inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { CK_Consistant inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.666 ns) 3.710 ns inst24~_emulated 3 REG LCFF_X1_Y18_N29 1 " "Info: 3: + IC(0.334 ns) + CELL(0.666 ns) = 3.710 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 1; REG Node = 'inst24~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { inst31 inst24~_emulated } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.037 ns ( 54.91 % ) " "Info: Total cell delay = 2.037 ns ( 54.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 45.09 % ) " "Info: Total interconnect delay = 1.673 ns ( 45.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.710 ns" { CK_Consistant inst31 inst24~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.710 ns" { CK_Consistant {} CK_Consistant~combout {} inst31 {} inst24~_emulated {} } { 0.000ns 0.000ns 1.339ns 0.334ns } { 0.000ns 1.005ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.211 ns" { HALT inst24~data_lut inst24~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.211 ns" { HALT {} HALT~combout {} inst24~data_lut {} inst24~_emulated {} } { 0.000ns 0.000ns 6.748ns 0.000ns } { 0.000ns 0.985ns 0.370ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.710 ns" { CK_Consistant inst31 inst24~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.710 ns" { CK_Consistant {} CK_Consistant~combout {} inst31 {} inst24~_emulated {} } { 0.000ns 0.000ns 1.339ns 0.334ns } { 0.000ns 1.005ns 0.366ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START CLK inst24~_emulated 12.435 ns register " "Info: tco from clock \"START\" to destination pin \"CLK\" through register \"inst24~_emulated\" is 12.435 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 4.317 ns + Longest register " "Info: + Longest clock path from clock \"START\" to source register is 4.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns START 1 CLK PIN_208 4 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_208; Fanout = 4; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 328 80 248 344 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.370 ns) 2.742 ns inst24~head_lut 2 COMB LCCOMB_X1_Y18_N30 1 " "Info: 2: + IC(1.378 ns) + CELL(0.370 ns) = 2.742 ns; Loc. = LCCOMB_X1_Y18_N30; Fanout = 1; COMB Node = 'inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { START inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 3.317 ns inst31 3 COMB LCCOMB_X1_Y18_N26 2 " "Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 3.317 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 2; COMB Node = 'inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { inst24~head_lut inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.666 ns) 4.317 ns inst24~_emulated 4 REG LCFF_X1_Y18_N29 1 " "Info: 4: + IC(0.334 ns) + CELL(0.666 ns) = 4.317 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 1; REG Node = 'inst24~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { inst31 inst24~_emulated } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.236 ns ( 51.80 % ) " "Info: Total cell delay = 2.236 ns ( 51.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 48.20 % ) " "Info: Total interconnect delay = 2.081 ns ( 48.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { START inst24~head_lut inst31 inst24~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.317 ns" { START {} START~combout {} inst24~head_lut {} inst31 {} inst24~_emulated {} } { 0.000ns 0.000ns 1.378ns 0.369ns 0.334ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.814 ns + Longest register pin " "Info: + Longest register to pin delay is 7.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst24~_emulated 1 REG LCFF_X1_Y18_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 1; REG Node = 'inst24~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst24~_emulated } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.624 ns) 1.071 ns inst24~head_lut 2 COMB LCCOMB_X1_Y18_N30 1 " "Info: 2: + IC(0.447 ns) + CELL(0.624 ns) = 1.071 ns; Loc. = LCCOMB_X1_Y18_N30; Fanout = 1; COMB Node = 'inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { inst24~_emulated inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 1.646 ns inst31 3 COMB LCCOMB_X1_Y18_N26 2 " "Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 1.646 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 2; COMB Node = 'inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { inst24~head_lut inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 2.653 ns inst3 4 COMB LCCOMB_X1_Y18_N0 1 " "Info: 4: + IC(0.383 ns) + CELL(0.624 ns) = 2.653 ns; Loc. = LCCOMB_X1_Y18_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { inst31 inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(3.276 ns) 7.814 ns CLK 5 PIN PIN_193 0 " "Info: 5: + IC(1.885 ns) + CELL(3.276 ns) = 7.814 ns; Loc. = PIN_193; Fanout = 0; PIN Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.161 ns" { inst3 CLK } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 304 896 1072 320 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.730 ns ( 60.53 % ) " "Info: Total cell delay = 4.730 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.084 ns ( 39.47 % ) " "Info: Total interconnect delay = 3.084 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.814 ns" { inst24~_emulated inst24~head_lut inst31 inst3 CLK } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.814 ns" { inst24~_emulated {} inst24~head_lut {} inst31 {} inst3 {} CLK {} } { 0.000ns 0.447ns 0.369ns 0.383ns 1.885ns } { 0.000ns 0.624ns 0.206ns 0.624ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { START inst24~head_lut inst31 inst24~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.317 ns" { START {} START~combout {} inst24~head_lut {} inst31 {} inst24~_emulated {} } { 0.000ns 0.000ns 1.378ns 0.369ns 0.334ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.814 ns" { inst24~_emulated inst24~head_lut inst31 inst3 CLK } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.814 ns" { inst24~_emulated {} inst24~head_lut {} inst31 {} inst3 {} CLK {} } { 0.000ns 0.447ns 0.369ns 0.383ns 1.885ns } { 0.000ns 0.624ns 0.206ns 0.624ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CK_Single CLK 13.302 ns Longest " "Info: Longest tpd from source pin \"CK_Single\" to destination pin \"CLK\" is 13.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CK_Single 1 PIN PIN_188 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_188; Fanout = 1; PIN Node = 'CK_Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 440 80 248 456 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.797 ns) + CELL(0.370 ns) 8.141 ns inst3 2 COMB LCCOMB_X1_Y18_N0 1 " "Info: 2: + IC(6.797 ns) + CELL(0.370 ns) = 8.141 ns; Loc. = LCCOMB_X1_Y18_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.167 ns" { CK_Single inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(3.276 ns) 13.302 ns CLK 3 PIN PIN_193 0 " "Info: 3: + IC(1.885 ns) + CELL(3.276 ns) = 13.302 ns; Loc. = PIN_193; Fanout = 0; PIN Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.161 ns" { inst3 CLK } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 304 896 1072 320 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.620 ns ( 34.73 % ) " "Info: Total cell delay = 4.620 ns ( 34.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.682 ns ( 65.27 % ) " "Info: Total interconnect delay = 8.682 ns ( 65.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.302 ns" { CK_Single inst3 CLK } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.302 ns" { CK_Single {} CK_Single~combout {} inst3 {} CLK {} } { 0.000ns 0.000ns 6.797ns 1.885ns } { 0.000ns 0.974ns 0.370ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst24~_emulated HALT START -3.588 ns register " "Info: th for register \"inst24~_emulated\" (data pin = \"HALT\", clock pin = \"START\") is -3.588 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 4.317 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 4.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns START 1 CLK PIN_208 4 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_208; Fanout = 4; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 328 80 248 344 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.370 ns) 2.742 ns inst24~head_lut 2 COMB LCCOMB_X1_Y18_N30 1 " "Info: 2: + IC(1.378 ns) + CELL(0.370 ns) = 2.742 ns; Loc. = LCCOMB_X1_Y18_N30; Fanout = 1; COMB Node = 'inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { START inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 3.317 ns inst31 3 COMB LCCOMB_X1_Y18_N26 2 " "Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 3.317 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 2; COMB Node = 'inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { inst24~head_lut inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.666 ns) 4.317 ns inst24~_emulated 4 REG LCFF_X1_Y18_N29 1 " "Info: 4: + IC(0.334 ns) + CELL(0.666 ns) = 4.317 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 1; REG Node = 'inst24~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { inst31 inst24~_emulated } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.236 ns ( 51.80 % ) " "Info: Total cell delay = 2.236 ns ( 51.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 48.20 % ) " "Info: Total interconnect delay = 2.081 ns ( 48.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { START inst24~head_lut inst31 inst24~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.317 ns" { START {} START~combout {} inst24~head_lut {} inst31 {} inst24~_emulated {} } { 0.000ns 0.000ns 1.378ns 0.369ns 0.334ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.211 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns HALT 1 PIN PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'HALT'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 248 80 248 264 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.748 ns) + CELL(0.370 ns) 8.103 ns inst24~data_lut 2 COMB LCCOMB_X1_Y18_N28 1 " "Info: 2: + IC(6.748 ns) + CELL(0.370 ns) = 8.103 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 1; COMB Node = 'inst24~data_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.118 ns" { HALT inst24~data_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.211 ns inst24~_emulated 3 REG LCFF_X1_Y18_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.211 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 1; REG Node = 'inst24~_emulated'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst24~data_lut inst24~_emulated } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop_selection/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.463 ns ( 17.82 % ) " "Info: Total cell delay = 1.463 ns ( 17.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.748 ns ( 82.18 % ) " "Info: Total interconnect delay = 6.748 ns ( 82.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.211 ns" { HALT inst24~data_lut inst24~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.211 ns" { HALT {} HALT~combout {} inst24~data_lut {} inst24~_emulated {} } { 0.000ns 0.000ns 6.748ns 0.000ns } { 0.000ns 0.985ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { START inst24~head_lut inst31 inst24~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.317 ns" { START {} START~combout {} inst24~head_lut {} inst31 {} inst24~_emulated {} } { 0.000ns 0.000ns 1.378ns 0.369ns 0.334ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.211 ns" { HALT inst24~data_lut inst24~_emulated } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.211 ns" { HALT {} HALT~combout {} inst24~data_lut {} inst24~_emulated {} } { 0.000ns 0.000ns 6.748ns 0.000ns } { 0.000ns 0.985ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 19:02:22 2024 " "Info: Processing ended: Thu May 09 19:02:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
