#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Nov 30 15:19:15 2015
# Process ID: 28809
# Log file: /home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/software/vivado.log
# Journal file: /home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/software/vivado.jou
#-----------------------------------------------------------
open_project /home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/software/../latest_fpga_video_game.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
source /home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/software/../latest_fpga_video_game.tcl
# reset_run synth_1;
# launch_runs synth_1;
INFO: [HDL 9-2216] Analyzing Verilog file "/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/kcpsm6.v" into library work [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/kcpsm6.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/linedraw.v" into library work [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/linedraw.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/project.v" into library work [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/project.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v" into library work [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/software/software.v" into library work [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/software/software.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v" into library work [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/vga_timing.v" into library work [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/vga_timing.v:1]
[Mon Nov 30 15:19:20 2015] Launched synth_1...
Run output will be captured here: /home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.runs/synth_1/runme.log
# wait_on_run synth_1;
[Mon Nov 30 15:19:20 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log project.vds -m64 -mode batch -messageDb vivado.pb -notrace -source project.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source project.tcl -notrace
Command: synth_design -top project -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 947.789 ; gain = 137.520 ; free physical = 12178 ; free virtual = 13916
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project' [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/project.v:13]
INFO: [Synth 8-638] synthesizing module 'vga_example' [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v:40]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v:40]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10256]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10256]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16119]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16119]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (3#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:20635]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (5#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:20635]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/vga_timing.v:13]
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (6#1) [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'framebuffer' [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.runs/synth_1/.Xil/Vivado-28871-mylaptop/realtime/framebuffer_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'framebuffer' (7#1) [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.runs/synth_1/.Xil/Vivado-28871-mylaptop/realtime/framebuffer_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'linedraw' [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/linedraw.v:35]
	Parameter IDLE_STATE bound to: 2'b11 
	Parameter RUNNING_STATE bound to: 2'b01 
	Parameter DONE_STATE bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'linedraw' (8#1) [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/linedraw.v:35]
INFO: [Synth 8-226] default block is never used [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v:187]
INFO: [Synth 8-226] default block is never used [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v:284]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v:303]
INFO: [Synth 8-256] done synthesizing module 'vga_example' (9#1) [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v:13]
INFO: [Synth 8-638] synthesizing module 'quad_seven_seg' [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:9]
INFO: [Synth 8-226] default block is never used [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:49]
INFO: [Synth 8-226] default block is never used [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:56]
INFO: [Synth 8-226] default block is never used [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:84]
INFO: [Synth 8-226] default block is never used [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:99]
INFO: [Synth 8-226] default block is never used [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:127]
INFO: [Synth 8-226] default block is never used [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:142]
INFO: [Synth 8-226] default block is never used [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:170]
INFO: [Synth 8-226] default block is never used [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:184]
INFO: [Synth 8-226] default block is never used [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:214]
INFO: [Synth 8-256] done synthesizing module 'quad_seven_seg' (10#1) [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:9]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/kcpsm6.v:67]
	Parameter hwbuild bound to: 8'b00000000 
	Parameter interrupt_vector bound to: 12'b011111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LUT6_2' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2' (11#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'FD' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2775]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (12#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2775]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized0' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized0' (12#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized1' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized1' (12#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6' (13#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized2' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized2' (13#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (13#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized3' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized3' (13#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized4' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized4' (13#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (13#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized5' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized5' (13#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized6' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized6' (13#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized7' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized7' (13#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized8' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized8' (13#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized9' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized9' (13#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized10' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized10' (13#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (14#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized11' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized11' (14#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized12' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized12' (14#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (14#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (14#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (15#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized13' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized13' (15#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16653]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (16#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16653]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (16#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (16#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized14' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized14' (16#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized15' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized15' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized16' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized16' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized17' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized17' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized6' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized18' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized18' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized7' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized7' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized8' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized8' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized19' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized19' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized20' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized20' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized11' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized11' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized12' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized12' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized21' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized21' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized13' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized13' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized14' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized14' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized22' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized22' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized15' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized15' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized16' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized16' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized23' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized23' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized17' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized17' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized18' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized18' (17#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:27998]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (18#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:27998]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized24' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized24' (18#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized25' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized25' (18#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized26' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized26' (18#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized27' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized27' (18#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized28' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized28' (18#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized29' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized29' (18#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized30' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized30' (18#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized31' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized31' (18#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized19' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized19' (18#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized32' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized32' (18#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized20' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized20' (18#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'RAM64M' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:28307]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM64M' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:28307]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized33' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized33' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized21' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized21' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized34' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized34' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized35' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized35' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized36' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized36' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized37' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized37' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized22' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized22' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized38' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized38' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized23' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized23' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized39' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized39' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized40' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized40' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized41' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized41' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized42' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized42' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized24' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized24' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized43' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized43' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized25' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized25' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized44' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized44' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized45' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized45' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized46' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized46' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized47' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized47' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized26' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized26' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized48' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized48' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized27' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized27' (19#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (20#1) [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/kcpsm6.v:67]
INFO: [Synth 8-638] synthesizing module 'software' [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/software/software.v:54]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:33365]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0010001010001010001000101010001000100010100010100010001000000000100000000010000000001000000000100000000010000000001010000000001000000000101010101011010010001010000000001010000000111101000010100011110100100010110111011101101010001000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b1000100010001000101000101000100010100010001000100010101000100010001010100010001000101000100010001000101000101000100010100010001000100010101000100010001010001010001000101010001000100010100010100010001010100010001000101010001000100010101000100010001010001010 
	Parameter INITP_02 bound to: 256'b1000100010100110011001001001001010011001100010001001101111011000110111110100101111011010100100101010010010100100101010101010010010101010011010100010101001101011110100110100001010101010101010001000100010001010001010001000101000100010001000101010001000100010 
	Parameter INITP_03 bound to: 256'b0110010010010010101001100010010010101010011001001000101001101001001001001010100110100100100101001010011010001001010010100110011001001001010010101001100010010010101001100100100100101010011001100100100100101001100110010010010010100110011001001001001010011001 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010101000011001110110100010100010001010101001011111010100011101000011110101001101000100001111010001000000101101001000101101001000101010101010101001100100100100101010 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b1101010100000101000101010000111111010101000001100001010100000011000111110110001000011110111111110001110100000101000111001000000000011011000000000001101000000000000110010000000000010100000000000001001100000000000100100000000000010001000000000001000000000000 
	Parameter INIT_01 bound to: 256'b0001100100000001011000000010000100100000000111111101010100010000100101010000111100000000010001111001010100001111100100000000000100000000001000101101100100000010000000000011001011011001000000010000000000011001110110010000000000100000000100011000000000000001 
	Parameter INIT_02 bound to: 256'b0001111101100010000111101111111100011101000001010001110010000000110110100000101111011011000010100001101100000000000110100000000000011001000000010110000000110001001000000010011111010101000100001001010100001111100101010000111101010000000000000101000000000000 
	Parameter INIT_03 bound to: 256'b0001001100001111000100101111111100010001000011110001000000000000010100000000000000000010000111100000000100101001000000010101011000000001001001000000000101100010110101010001000010010101000011110000000000111100100101010000111101010000000000000101000000000000 
	Parameter INIT_04 bound to: 256'b0001001100001100000100101111111100010001000011000001000000000000000000100000111000010011000010100001001011111111000100010000101000010000000000000101000000000000000000100000111000010011111100000001001011111111000100011111000000010000000000000000001000001110 
	Parameter INIT_05 bound to: 256'b0000001000001110000100111000101000010010111111110001000110001010000100000000000000000010000011100001001110001000000100101111111100010001100010000001000000000000000000100000111000010011000011100001001011111111000100010000111000010000000000000000001000001110 
	Parameter INIT_06 bound to: 256'b0001011000101101110101010000000000010101000010100000001000011000110101100000001100010110001111001101010100000010110101100000000100010110000111101101010100000000000101010000101000000010000011100001001110001100000100101111111100010001100011000001000000000000 
	Parameter INIT_07 bound to: 256'b0001011000011110110101010000000000010101001010000000001000011000110101100000001100010110001111001101010100000010110101100000000100010110000111101101010100000000000101010001111000000010000110001101011000000011110101010000001000010101000111101101011000000001 
	Parameter INIT_08 bound to: 256'b0001011000101101110101010000000000010101001010000000001000011000110101100000001111010101000000100001010100111100110101100000000100010110000111101101010100000000000101010010100000000010000110001101011000000011000101100011110011010101000000101101011000000001 
	Parameter INIT_09 bound to: 256'b0001011000011110110101010000000000010101010001100000001000011000110101100000001111010101000000100001010100111100110101100000000100010110001111001101010100000000000101010010100000000010000110001101011000000011110101010000001000010101001111001101011000000001 
	Parameter INIT_0A bound to: 256'b0001011000011110110101010000000000010101011001000000001000011000110101100000001111010101000000100001010101011010110101100000000100010110001111001101010100000000000101010100011000000010000110001101011000000011000101100011110011010101000000101101011000000001 
	Parameter INIT_0B bound to: 256'b0001011000011110110101010000000000010101011100110000001000011000110101100000001111010101000000100001010101110011110101100000000100010110000111101101010100000000000101011000001000000010000110001101011000000011000101100011110011010101000000101101011000000001 
	Parameter INIT_0C bound to: 256'b1101010100000000000101010110111000000010000110001101011000000011000101100011011111010101000000101101011000000001000101100010001111010101000000000001010101101110000000100001100011010110000000110001011000100011110101010000001000010101011011101101011000000001 
	Parameter INIT_0D bound to: 256'b0001010110010001000000100001100011010110000000111101010100000010000101010111001111010110000000010001011000111100110101010000000000010101100000100000001000011000110101100000001100010110001110111101010100000010000101010111001111010110000000010001011000110111 
	Parameter INIT_0E bound to: 256'b0000001000011000110101100000001100010110000111101101010100000010000101011000110011010110000000010001011000011110110101010000000000010101100100010000001000011000110101100000001111010101000000100001010110011011110101100000000100010110000111101101010100000000 
	Parameter INIT_0F bound to: 256'b1101011000000011000101100011110011010101000000100001010110010001110101100000000100010110001111001101010100000000000101011000110000000010000110001101011000000011000101100011110011010101000000101101011000000001000101100001111011010101000000000001010110001100 
	Parameter INIT_10 bound to: 256'b0001011000111100110101010000001000010101101000001101011000000001000101100011110011010101000000000001010110011011000000100001100011010110000000111101010100000010000101011001101111010110000000010001011000111100110101010000000000010101100100010000001000011000 
	Parameter INIT_11 bound to: 256'b1101010100000010000101011001101111010110000000010001011000011110110101010000000000010101101000000000001000011000110101100000001100010110001111001101010100000010110101100000000100010110000111101101010100000000000101011010000000000010000110001101011000000011 
	Parameter INIT_12 bound to: 256'b1010000100110110110001010110000000010110000010101010000100110010110001100101000000010110111000010000010111100000010100000000000000000001111100000000000110100111000000011101110000000001011010000101000000000000000000100001100011010110000000110001011000011110 
	Parameter INIT_13 bound to: 256'b0000001000011000110111110000001111011111000000011101010100000010100101010000101011010101000000000010000100111101110101100000001000010110000000001101010100000000001000010011110111010101000000101001010100001010110101010000000000100001001110100010000100110110 
	Parameter INIT_14 bound to: 256'b1101010100000010110101010000000010010101000010100000010111100000000000100001100011010101000000110001010100111100000001011111000011011111000000011101111000000010110111100000000000000010000110001101010100000011110101010000000100010101001111000000010111110000 
	Parameter INIT_15 bound to: 256'b1110000101011010110101011011010010100001010110101110000101011110110101010000111110010101000001110101000000000000011000010101100100100001010110101101111000000000010100000000000000000010000110001101010100000011000101010011110000000101111100001101111100000001 
	Parameter INIT_16 bound to: 256'b1101011000000011100101100000001111010101000000101001010100000001110101100000000100000110110000001101010100000000000101010110010001010000000000001001110000000010010100000000000011100001011001100110000101100110110111000001010101010000000000000000111101010000 
	Parameter INIT_17 bound to: 256'b1101011000000001000001101100000011010101000000000001010101100100000000100001100011010110000000111001011000000010110101010000001010010101000001001101011000000001100101100000001100000110110000001101010100000000100101010000000100010101011001000000001000011000 
	Parameter INIT_18 bound to: 256'b0000001000011000110101100000001100010110000000101101010100000010100101010000010011010110000000010001011000000011000001101100000011010101000000001001010100000001000101010110010000000010000110001101011000000011000101100000001111010101000000101001010100000001 
	Parameter INIT_19 bound to: 256'b0001011000000101000001101100000011010101000000001001010100000101000101010110010000000010000110001101011000000011000101100000010111010101000000101001010100000111110101100000000110010110000001010000011011000000110101010000000010010101000001010001010101100100 
	Parameter INIT_1A bound to: 256'b1101011000000011110101010000001010010101000001111101011000000001100101100000001000000110110000001101010100000000100101010000101000010101011001000101000000000000000000100001100011010110000000111001011000000101110101010000001010010101000001111101011000000001 
	Parameter INIT_1B bound to: 256'b1001011000000010000001101100000011010101000000001001010100001000100101010000101000010101011001000000001000011000110101100000001111010101000000101001010100001000110101100000000100000110110000001101010100000000100101010000110000010101011001000000001000011000 
	Parameter INIT_1C bound to: 256'b0000001000011000110101100000001100010110000000011101010100000010110101100000000100000110110000001101010100000000100101010000100110010101000011000001010101100100000000100001100011010110000000111001011000000010110101010000001010010101000000101101011000000001 
	Parameter INIT_1D bound to: 256'b0000011011000000110101010000000010010101000001010001010101100100010100000000000000000010000110001101011000000011000101100000010111010101000000101101011000000001100101100000010000000110110000001101010100000000100101010000101010010101000010100001010101100100 
	Parameter INIT_1E bound to: 256'b0101000000000000000000100001100011010110000000111101010100000010100101010000101011010110000000011001011000000111000001101100000011010101000000000001010101100100000000100001100011010110000000111001011000000010110101010000001011010110000000011001011000000101 
	Parameter INIT_1F bound to: 256'b1001010100000100110101100000000100010110000001000000011011000000110101010000000010010101001101000001010101100100000000100001100011010110000000111101010100000010100101010000010011010110000000010000011011000000110101010000000010010101001010000001010101100100 
	Parameter INIT_20 bound to: 256'b1101000100000001110100000000000001010000000000000000001000011000110101100000001111010101000000101001010100000100110101100000000110010110000001000000011011000000110101010000000010010101010000000001010101100100000000100001100011010110000000111101010100000010 
	Parameter INIT_21 bound to: 256'b0001100000001111000101010110000001010000000000000010001000011010110101010000000110010101000001001101010100000100000101010000000101010000000000000010001000010100110101010000000110010101000001001101010100000100000101010000000111010011000000111101001000000010 
	Parameter INIT_22 bound to: 256'b0010001000110001110101010110010010010101000010100000010111100000001000100011111111001000011000000000011101100000000101100000010100000110110000000001100011110000111000100011111100100010001111111100100001100000000001110110000010010110000010100000011011000000 
	Parameter INIT_23 bound to: 256'b1101010100000000010100000000000000000010010010000001110000000001100111100000001101100010001100110010001000111011110001101000000000011000001111000000100011110000000101100000000100100010001111111100011101100000000001111100000000000110111100000110001000111011 
	Parameter INIT_24 bound to: 256'b1101101100001010000110110000000000011010000000010101000000000000000110110000000100100010010011011101101111111111110110110000101001010000000000000001100100000010000000100000111011011000000000111001100000000111110110000000001010011000000001111101011100000001 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000001101101000001011 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0010000000010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (21#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:33365]
INFO: [Synth 8-256] done synthesizing module 'software' (22#1) [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/software/software.v:54]
INFO: [Synth 8-256] done synthesizing module 'project' (23#1) [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/project.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 984.078 ; gain = 173.809 ; free physical = 12126 ; free virtual = 13878
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 984.078 ; gain = 173.809 ; free physical = 12125 ; free virtual = 13877
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/constrs_1/imports/ee178_fall2015_lab8/project.xdc]
Finished Parsing XDC File [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/constrs_1/imports/ee178_fall2015_lab8/project.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  FD => FDRE: 48 instances
  FDR => FDRE: 20 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1286.117 ; gain = 0.000 ; free physical = 11954 ; free virtual = 13701
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1286.117 ; gain = 475.848 ; free physical = 11952 ; free virtual = 13701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1286.117 ; gain = 475.848 ; free physical = 11952 ; free virtual = 13701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1286.117 ; gain = 475.848 ; free physical = 11967 ; free virtual = 13701
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vcounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/linedraw.v:100]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/linedraw.v:100]
INFO: [Synth 8-5544] ROM "in_loop" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leds" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leds" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qssd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qssd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qssd" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/linedraw.v:145]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1286.117 ; gain = 475.848 ; free physical = 11951 ; free virtual = 13690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   3 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module vga_timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
Module linedraw 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module vga_example 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 6     
Module quad_seven_seg 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1286.117 ; gain = 475.848 ; free physical = 11951 ; free virtual = 13690
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vga_example_inst/my_timing/vcounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_example_inst/b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_example_inst/b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leds" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leds" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qssd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qssd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qssd" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1286.117 ; gain = 475.848 ; free physical = 11950 ; free virtual = 13690
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1286.117 ; gain = 475.848 ; free physical = 11950 ; free virtual = 13690

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kcpsm6_inst/sync_sleep_flop )
WARNING: [Synth 8-3332] Sequential element (\kcpsm6_inst/sync_sleep_flop ) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (\kcpsm6_inst/k_write_strobe_flop ) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (\kcpsm6_inst/read_strobe_flop ) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (\vga_example_inst/my_linedraw/err_reg[11] ) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (\vga_example_inst/framebuffer_pixelpair_out_sel_reg ) is unused and will be removed from module project.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1286.117 ; gain = 475.848 ; free physical = 11935 ; free virtual = 13675
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1286.117 ; gain = 475.848 ; free physical = 11935 ; free virtual = 13675

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1286.117 ; gain = 475.848 ; free physical = 11935 ; free virtual = 13675
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1286.117 ; gain = 475.848 ; free physical = 11896 ; free virtual = 13628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1286.117 ; gain = 475.848 ; free physical = 11895 ; free virtual = 13627
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1291.133 ; gain = 480.863 ; free physical = 11872 ; free virtual = 13604
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1291.133 ; gain = 480.863 ; free physical = 11871 ; free virtual = 13603
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1291.133 ; gain = 480.863 ; free physical = 11871 ; free virtual = 13603
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1291.133 ; gain = 480.863 ; free physical = 11871 ; free virtual = 13603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1291.133 ; gain = 480.863 ; free physical = 11871 ; free virtual = 13603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1291.133 ; gain = 480.863 ; free physical = 11871 ; free virtual = 13603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|project     | vga_example_inst/prng_reg[17] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|project     | vga_example_inst/prng_reg[14] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |framebuffer   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |framebuffer |     1|
|2     |BUFGCE      |     1|
|3     |BUFH        |     1|
|4     |CARRY4      |    28|
|5     |LUT1        |    22|
|6     |LUT2        |    48|
|7     |LUT3        |    48|
|8     |LUT4        |    70|
|9     |LUT5        |    68|
|10    |LUT6        |   161|
|11    |LUT6_2      |    50|
|12    |MMCME2_BASE |     1|
|13    |MUXCY       |    29|
|14    |MUXF7       |     1|
|15    |ODDR        |     1|
|16    |RAM32M      |     4|
|17    |RAM64M      |     2|
|18    |RAMB36E1    |     1|
|19    |SRL16E      |     2|
|20    |XORCY       |    27|
|21    |FD          |    47|
|22    |FDR         |    18|
|23    |FDRE        |   224|
|24    |LD          |     2|
|25    |IBUF        |    22|
|26    |OBUF        |    43|
+------+------------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |   933|
|2     |  kcpsm6_inst         |kcpsm6         |   220|
|3     |  quad_seven_seg_inst |quad_seven_seg |    74|
|4     |  software_inst       |software       |    35|
|5     |  vga_example_inst    |vga_example    |   501|
|6     |    my_linedraw       |linedraw       |   245|
|7     |    my_timing         |vga_timing     |    81|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1291.133 ; gain = 480.863 ; free physical = 11871 ; free virtual = 13603
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1291.133 ; gain = 62.301 ; free physical = 11871 ; free virtual = 13603
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1291.133 ; gain = 480.863 ; free physical = 11871 ; free virtual = 13603
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 135 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  BUFGCE => BUFGCTRL: 1 instances
  FD => FDRE: 47 instances
  FDR => FDRE: 18 instances
  LD => LDCE: 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
248 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1323.148 ; gain = 404.359 ; free physical = 11871 ; free virtual = 13603
report_utilization: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1355.168 ; gain = 0.000 ; free physical = 11870 ; free virtual = 13603
INFO: [Common 17-206] Exiting Vivado at Mon Nov 30 15:19:46 2015...
[Mon Nov 30 15:19:47 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:27 . Memory (MB): peak = 919.062 ; gain = 0.000 ; free physical = 12363 ; free virtual = 14095
# reset_run impl_1;
# launch_runs impl_1 -to_step write_bitstream;
[Mon Nov 30 15:19:47 2015] Launched impl_1...
Run output will be captured here: /home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.runs/impl_1/runme.log
# wait_on_run impl_1;
[Mon Nov 30 15:19:47 2015] Waiting for impl_1 to finish...

*** Running vivado
    with args -log project.vdi -applog -m64 -messageDb vivado.pb -mode batch -source project.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source project.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.runs/framebuffer_synth_1/framebuffer.dcp' for cell 'vga_example_inst/my_framebuffer'
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/constrs_1/imports/ee178_fall2015_lab8/project.xdc]
Finished Parsing XDC File [/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/constrs_1/imports/ee178_fall2015_lab8/project.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.runs/framebuffer_synth_1/framebuffer.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1301c75fd

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1207.398 ; gain = 1.004 ; free physical = 12005 ; free virtual = 13729

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.398 ; gain = 0.000 ; free physical = 12005 ; free virtual = 13729
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.398 ; gain = 0.000 ; free physical = 12005 ; free virtual = 13729

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 85eee4d3

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1207.398 ; gain = 1.004 ; free physical = 12005 ; free virtual = 13729
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 85eee4d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.855 ; gain = 467.461 ; free physical = 11662 ; free virtual = 13386

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 85eee4d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.855 ; gain = 467.461 ; free physical = 11662 ; free virtual = 13386

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: b6f685d0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.855 ; gain = 467.461 ; free physical = 11662 ; free virtual = 13386
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18256092b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.855 ; gain = 467.461 ; free physical = 11662 ; free virtual = 13386

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1f1cfe80f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.855 ; gain = 467.461 ; free physical = 11660 ; free virtual = 13384
Phase 2.2.1 Place Init Design | Checksum: 1ef4a863a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1737.887 ; gain = 531.492 ; free physical = 11657 ; free virtual = 13381
Phase 2.2 Build Placer Netlist Model | Checksum: 1ef4a863a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1737.887 ; gain = 531.492 ; free physical = 11657 ; free virtual = 13381

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1ef4a863a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1737.887 ; gain = 531.492 ; free physical = 11657 ; free virtual = 13381
Phase 2.3 Constrain Clocks/Macros | Checksum: 1ef4a863a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1737.887 ; gain = 531.492 ; free physical = 11657 ; free virtual = 13381
Phase 2 Placer Initialization | Checksum: 1ef4a863a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1737.887 ; gain = 531.492 ; free physical = 11657 ; free virtual = 13381

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1625f2dba

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11645 ; free virtual = 13369

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1625f2dba

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11645 ; free virtual = 13369

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 25aa3231b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11645 ; free virtual = 13369

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 296f54c00

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11645 ; free virtual = 13369

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 296f54c00

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11645 ; free virtual = 13369

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 29c64e4a3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11645 ; free virtual = 13369

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 248f0731d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11645 ; free virtual = 13369

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1fa33e2fb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1fa33e2fb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1fa33e2fb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1fa33e2fb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368
Phase 4.6 Small Shape Detail Placement | Checksum: 1fa33e2fb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1fa33e2fb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368
Phase 4 Detail Placement | Checksum: 1fa33e2fb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1d7983644

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1d7983644

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.150. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1ef65c2b8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368
Phase 5.2.2 Post Placement Optimization | Checksum: 1ef65c2b8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368
Phase 5.2 Post Commit Optimization | Checksum: 1ef65c2b8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1ef65c2b8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1ef65c2b8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1ef65c2b8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368
Phase 5.5 Placer Reporting | Checksum: 1ef65c2b8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1d37f54a3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1d37f54a3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368
Ending Placer Task | Checksum: 108c625dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.910 ; gain = 579.516 ; free physical = 11644 ; free virtual = 13368
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.910 ; gain = 612.547 ; free physical = 11644 ; free virtual = 13368
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1785.910 ; gain = 0.000 ; free physical = 11639 ; free virtual = 13365
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1785.910 ; gain = 0.000 ; free physical = 11644 ; free virtual = 13368
report_utilization: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1785.910 ; gain = 0.000 ; free physical = 11644 ; free virtual = 13368
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1785.910 ; gain = 0.000 ; free physical = 11644 ; free virtual = 13368
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d29a5cd5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1805.555 ; gain = 19.645 ; free physical = 11546 ; free virtual = 13270

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d29a5cd5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1805.555 ; gain = 19.645 ; free physical = 11546 ; free virtual = 13270

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d29a5cd5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1815.543 ; gain = 29.633 ; free physical = 11516 ; free virtual = 13241
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 25226c564

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11504 ; free virtual = 13231
INFO: [Route 35-57] Estimated Timing Summary | WNS=14.319 | TNS=0.000  | WHS=-0.205 | THS=-12.188|

Phase 2 Router Initialization | Checksum: 1ee044a09

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11504 ; free virtual = 13231

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 122c3d092

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11496 ; free virtual = 13223

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 142b6d785

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11497 ; free virtual = 13225
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.763 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: bd882a81

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11497 ; free virtual = 13225

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 191540333

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11497 ; free virtual = 13225
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.763 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10769040d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11497 ; free virtual = 13225
Phase 4 Rip-up And Reroute | Checksum: 10769040d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11497 ; free virtual = 13225

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bbea134b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11497 ; free virtual = 13225
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.770 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1bbea134b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11497 ; free virtual = 13225

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bbea134b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11497 ; free virtual = 13225
Phase 5 Delay and Skew Optimization | Checksum: 1bbea134b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11497 ; free virtual = 13225

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: f73dde72

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11497 ; free virtual = 13225
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.770 | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1838e3dbf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11497 ; free virtual = 13225

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.294427 %
  Global Horizontal Routing Utilization  = 0.4905 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b1b18ba4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11497 ; free virtual = 13225

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b1b18ba4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11495 ; free virtual = 13222

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e9f2fc89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11495 ; free virtual = 13222

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.770 | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e9f2fc89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11495 ; free virtual = 13222
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11495 ; free virtual = 13222

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1826.543 ; gain = 40.633 ; free physical = 11495 ; free virtual = 13222
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1833.543 ; gain = 0.000 ; free physical = 11493 ; free virtual = 13222
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.runs/impl_1/project_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell kcpsm6_inst/middle_zero_lut/LUT5 (in kcpsm6_inst/middle_zero_lut macro) is not included in the LUT equation: 'O5=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell kcpsm6_inst/middle_zero_lut/LUT5 (in kcpsm6_inst/middle_zero_lut macro) is not included in the LUT equation: 'O5=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell kcpsm6_inst/middle_zero_lut/LUT5 (in kcpsm6_inst/middle_zero_lut macro) is not included in the LUT equation: 'O5=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell kcpsm6_inst/middle_zero_lut/LUT5 (in kcpsm6_inst/middle_zero_lut macro) is not included in the LUT equation: 'O5=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell kcpsm6_inst/middle_zero_lut/LUT5 (in kcpsm6_inst/middle_zero_lut macro) is not included in the LUT equation: 'O5=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net vga_example_inst/my_linedraw/next_state_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin vga_example_inst/my_linedraw/next_state_reg[1]_i_2/O, cell vga_example_inst/my_linedraw/next_state_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 94 net(s) have no routable loads. The problem bus(es) and/or net(s) are kcpsm6_inst/spm_enable_lut/O5, kcpsm6_inst/read_strobe_lut/O5, kcpsm6_inst/address_loop[0].lsb_pc.pc_muxcy_n_0, kcpsm6_inst/address_loop[1].upper_pc.mid_pc.pc_muxcy_n_0, kcpsm6_inst/address_loop[2].upper_pc.mid_pc.pc_muxcy_n_0, kcpsm6_inst/address_loop[4].upper_pc.mid_pc.pc_muxcy_n_0, kcpsm6_inst/address_loop[5].upper_pc.mid_pc.pc_muxcy_n_0, kcpsm6_inst/address_loop[6].upper_pc.mid_pc.pc_muxcy_n_0, kcpsm6_inst/address_loop[8].upper_pc.mid_pc.pc_muxcy_n_0, kcpsm6_inst/address_loop[9].upper_pc.mid_pc.pc_muxcy_n_0, quad_seven_seg_inst/counter_reg[0]_i_1_n_1, quad_seven_seg_inst/counter_reg[0]_i_1_n_2, quad_seven_seg_inst/counter_reg[0]_i_1_n_3, quad_seven_seg_inst/counter_reg[4]_i_1_n_1, quad_seven_seg_inst/counter_reg[4]_i_1_n_2 (the first 15 of 91 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./project.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2126.980 ; gain = 229.375 ; free physical = 11190 ; free virtual = 12925
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file project.hwdef
INFO: [Common 17-206] Exiting Vivado at Mon Nov 30 15:20:38 2015...
[Mon Nov 30 15:20:39 2015] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:52 . Memory (MB): peak = 919.062 ; gain = 0.000 ; free physical = 12358 ; free virtual = 14092
# open_hw;
# connect_hw_server;
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:42:45
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


# open_hw_target;
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713240A
# set_property PROBES.FILE {} [lindex [get_hw_devices] 0];
# set_property PROGRAM.FILE {/home/adnan/Documents/School/EE178/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.runs/impl_1/project.bit} [lindex [get_hw_devices] 0];
# program_hw_devices [lindex [get_hw_devices] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Common 17-206] Exiting Vivado at Mon Nov 30 15:20:41 2015...
