
`timescale 1 ns / 1 ps

//
// Do a s=RNGModuleTop=<name of your module>=g to rename. 
//  You will (hopefully) add ports to the register file ro 
//
	module RNGModuleTop #
	(
		// Users to add parameters here

		// User parameters ends
		// Do not modify the parameters beyond this line
 

		// Parameters of Axi Slave Bus Interface RegisterFile
		parameter integer C_RegisterFile_DATA_WIDTH	= 32,
		parameter integer C_RegisterFile_ADDR_WIDTH	= 7
	)
	(
		// Users to add ports here

		// User ports ends
		// Do not modify the ports beyond this line


		// Ports of Axi Slave Bus Interface RegisterFile
		input wire  RegisterFile_aclk,
		input wire  RegisterFile_aresetn,
		input wire [C_RegisterFile_ADDR_WIDTH-1 : 0] RegisterFile_awaddr,
		input wire [2 : 0] RegisterFile_awprot,
		input wire  RegisterFile_awvalid,
		output wire  RegisterFile_awready,
		input wire [C_RegisterFile_DATA_WIDTH-1 : 0] RegisterFile_wdata,
		input wire [(C_RegisterFile_DATA_WIDTH/8)-1 : 0] RegisterFile_wstrb,
		input wire  RegisterFile_wvalid,
		output wire  RegisterFile_wready,
		output wire [1 : 0] RegisterFile_bresp,
		output wire  RegisterFile_bvalid,
		input wire  RegisterFile_bready,
		input wire [C_RegisterFile_ADDR_WIDTH-1 : 0] RegisterFile_araddr,
		input wire [2 : 0] RegisterFile_arprot,
		input wire  RegisterFile_arvalid,
		output wire  RegisterFile_arready,
		output wire [C_RegisterFile_DATA_WIDTH-1 : 0] RegisterFile_rdata,
		output wire [1 : 0] RegisterFile_rresp,
		output wire  RegisterFile_rvalid,
		input wire  RegisterFile_rready
	);
  

// Instantiation of Axi Bus Interface RegisterFile
	RNGModuleTop_RegisterFile # ( 
		.C_S_AXI_DATA_WIDTH(C_RegisterFile_DATA_WIDTH),
		.C_S_AXI_ADDR_WIDTH(C_RegisterFile_ADDR_WIDTH)
	) RNGModuleTop_RegisterFile_inst (
		.S_AXI_ACLK(RegisterFile_aclk),
		.S_AXI_ARESETN(RegisterFile_aresetn),
		.S_AXI_AWADDR(RegisterFile_awaddr),
		.S_AXI_AWPROT(RegisterFile_awprot),
		.S_AXI_AWVALID(RegisterFile_awvalid),
		.S_AXI_AWREADY(RegisterFile_awready),
		.S_AXI_WDATA(RegisterFile_wdata),
		.S_AXI_WSTRB(RegisterFile_wstrb),
		.S_AXI_WVALID(RegisterFile_wvalid),
		.S_AXI_WREADY(RegisterFile_wready),
		.S_AXI_BRESP(RegisterFile_bresp),
		.S_AXI_BVALID(RegisterFile_bvalid),
		.S_AXI_BREADY(RegisterFile_bready),
		.S_AXI_ARADDR(RegisterFile_araddr),
		.S_AXI_ARPROT(RegisterFile_arprot),
		.S_AXI_ARVALID(RegisterFile_arvalid),
		.S_AXI_ARREADY(RegisterFile_arready),
		.S_AXI_RDATA(RegisterFile_rdata),
		.S_AXI_RRESP(RegisterFile_rresp),
		.S_AXI_RVALID(RegisterFile_rvalid),
		.S_AXI_RREADY(RegisterFile_rready)
	);


	endmodule
