
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'xcarril' on host 'picu' (Linux_x86_64 version 5.8.0-38-generic) on Fri Sep 15 13:55:43 CEST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.3/.temps/k_sign.hw.3.step1/k_sign'
Sourcing Tcl script 'k_sign.tcl'
INFO: [HLS 200-1510] Running: open_project k_sign 
INFO: [HLS 200-10] Creating and opening project '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.3/.temps/k_sign.hw.3.step1/k_sign/k_sign'.
INFO: [HLS 200-1510] Running: set_top k_sign 
INFO: [HLS 200-1510] Running: add_files /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp -cflags  -D DILITHIUM_MODE=3 -D STEP=1 -I /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xinclude  
INFO: [HLS 200-10] Adding design file '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xinclude/kernel.hpp -cflags  -D DILITHIUM_MODE=3 -D STEP=1 -I /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xinclude  
INFO: [HLS 200-10] Adding design file '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xinclude/kernel.hpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.3/.temps/k_sign.hw.3.step1/k_sign/k_sign/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -fifo_depth 100 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 100.
INFO: [HLS 200-1510] Running: config_export -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_export -version 0.0.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname k_sign 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] Analyzing design file '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp' ... 
WARNING: [HLS 207-5551] unexpected pragma argument 'End Of Pramga Line', expects '=' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:144:24)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:260:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:271:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:278:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:293:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:306:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:321:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:335:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:403:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:426:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:430:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:434:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:440:40)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:517:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:622:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1033:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1127:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1188:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1424:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1546:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1570:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1601:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1691:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1772:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1779:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1793:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1800:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1814:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1821:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1835:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1842:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1856:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1863:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1876:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1889:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1909:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1920:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1929:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1938:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1949:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1964:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1993:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2009:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2028:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2082:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2135:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2176:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2208:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2223:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2263:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2270:39)
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2280:39)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2481:53)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2484:45)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2486:30)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2488:33)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2489:49)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2490:33)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2492:23)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2493:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2494:23)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2495:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2496:23)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2497:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2508:19)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2509:31)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2511:32)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2513:21)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2514:31)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2515:41)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2516:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2518:28)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2519:28)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2520:29)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2522:27)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2523:38)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2524:43)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2525:25)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2531:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2532:38)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2534:40)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2535:43)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2536:23)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2537:50)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2541:45)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2542:26)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2543:27)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2544:30)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2545:28)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2546:40)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2547:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2551:45)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2552:26)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2553:27)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2554:30)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2555:30)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2556:43)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2557:36)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2561:47)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2562:30)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2563:31)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2564:30)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2565:40)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2566:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2568:36)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2569:61)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2571:48)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2499:1)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2539:1)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2549:1)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2298:2)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 59 issue(s) in file /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.76 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.52 seconds; current allocated memory: 214.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-273] In function 'void ntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region is not suggested (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1623:0)
WARNING: [HLS 214-273] In function 'void invntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region is not suggested (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1714:0)
INFO: [HLS 214-131] Inlining function 'eta_unpack(hls::stream<int, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' into 'unpack_sk(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:438:9)
INFO: [HLS 214-131] Inlining function 'eta_unpack(hls::stream<int, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' into 'unpack_sk(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:437:9)
INFO: [HLS 214-131] Inlining function 'void invntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' into 'dataflow(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned int, unsigned short, bool*, bool*, unsigned int, unsigned int&)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2562:5)
INFO: [HLS 214-131] Inlining function 'void invntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' into 'dataflow(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned int, unsigned short, bool*, bool*, unsigned int, unsigned int&)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2552:5)
INFO: [HLS 214-131] Inlining function 'void invntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' into 'dataflow(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned int, unsigned short, bool*, bool*, unsigned int, unsigned int&)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2542:5)
INFO: [HLS 214-131] Inlining function 'void ntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' into 'dataflow(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned int, unsigned short, bool*, bool*, unsigned int, unsigned int&)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2536:5)
INFO: [HLS 214-131] Inlining function 'void invntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' into 'dataflow(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned int, unsigned short, bool*, bool*, unsigned int, unsigned int&)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2519:5)
INFO: [HLS 214-131] Inlining function 'void ntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' into 'dataflow(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned int, unsigned short, bool*, bool*, unsigned int, unsigned int&)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2492:5)
INFO: [HLS 214-131] Inlining function 'void ntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' into 'dataflow(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned int, unsigned short, bool*, bool*, unsigned int, unsigned int&)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2494:5)
INFO: [HLS 214-131] Inlining function 'void ntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' into 'dataflow(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned int, unsigned short, bool*, bool*, unsigned int, unsigned int&)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2496:5)
INFO: [HLS 214-131] Inlining function 'void ntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' into 'dataflow(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned int, unsigned short, bool*, bool*, unsigned int, unsigned int&)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2513:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1067_3' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1067:28) in function 'challenge' completely with a factor of 256 (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1044:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_825_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:825:23) in function 'copy_state' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:824:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_638_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:638:23) in function 'keccak_init' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:637:0)
INFO: [HLS 214-178] Inlining function 'keccak_init(unsigned long*)' into 'shake_key_mu(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:966:0)
INFO: [HLS 214-178] Inlining function 'keccak_absorb_key_mu(unsigned long*, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' into 'shake_key_mu(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:966:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize(unsigned long*, unsigned int, unsigned int, bool)' into 'shake_key_mu(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:966:0)
INFO: [HLS 214-178] Inlining function 'keccak_squeeze(hls::stream<unsigned char, 0>&, unsigned long, unsigned long*, unsigned int&, unsigned int)' into 'shake_key_mu(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:966:0)
INFO: [HLS 214-178] Inlining function 'keccak_init(unsigned long*)' into 'make_buf_state(unsigned long*, hls::stream<unsigned char, 0>&, bool)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:763:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize(unsigned long*, unsigned int, unsigned int, bool)' into 'make_buf_state(unsigned long*, hls::stream<unsigned char, 0>&, bool)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:763:0)
INFO: [HLS 214-178] Inlining function 'copy_state(unsigned long*, unsigned long*)' into 'make_buf(hls::stream<ap_uint<24>, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1159:0)
INFO: [HLS 214-178] Inlining function 'make_buf_squeeze(hls::stream<ap_uint<24>, 0>&, hls::stream<unsigned char, 0>&, unsigned long*, unsigned long*, bool)' into 'make_buf(hls::stream<ap_uint<24>, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1159:0)
INFO: [HLS 214-178] Inlining function 'montgomery_reduce(long)' into 'ntt_butterfly(int*, int*, int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1587:0)
INFO: [HLS 214-178] Inlining function 'ntt_butterfly(int*, int*, int)' into 'ntt_layer(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1597:0)
INFO: [HLS 214-178] Inlining function 'keccak_init(unsigned long*)' into 'shake4(hls::stream<ap_uint<32>, 0>&, unsigned int, hls::stream<ap_uint<16>, 0>&, unsigned int, unsigned int, bool, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:950:0)
INFO: [HLS 214-178] Inlining function 'keccak_absorb2(unsigned long*, unsigned int&, unsigned int, hls::stream<ap_uint<16>, 0>&, unsigned long)' into 'shake4(hls::stream<ap_uint<32>, 0>&, unsigned int, hls::stream<ap_uint<16>, 0>&, unsigned int, unsigned int, bool, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:950:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize(unsigned long*, unsigned int, unsigned int, bool)' into 'shake4(hls::stream<ap_uint<32>, 0>&, unsigned int, hls::stream<ap_uint<16>, 0>&, unsigned int, unsigned int, bool, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:950:0)
INFO: [HLS 214-178] Inlining function 'keccak_squeeze4(hls::stream<ap_uint<32>, 0>&, unsigned long, unsigned long*, unsigned int&, unsigned int)' into 'shake4(hls::stream<ap_uint<32>, 0>&, unsigned int, hls::stream<ap_uint<16>, 0>&, unsigned int, unsigned int, bool, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:950:0)
INFO: [HLS 214-178] Inlining function 'montgomery_reduce(long)' into 'montgomery(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1872:0)
INFO: [HLS 214-178] Inlining function 'montgomery_reduce(long)' into 'inv_butterfly(int*, int*, int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1675:0)
INFO: [HLS 214-178] Inlining function 'inv_butterfly(int*, int*, int)' into 'void invntt_layer<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1687:0)
INFO: [HLS 214-178] Inlining function 'montgomery_reduce(long)' into 'reducef(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1936:0)
INFO: [HLS 214-178] Inlining function 'decompose(int*, int)' into 'pdecompose(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1991:0)
INFO: [HLS 214-178] Inlining function 'keccak_init(unsigned long*)' into 'shake_mu_p(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:983:0)
INFO: [HLS 214-178] Inlining function 'keccak_absorb_mu_p(unsigned long*, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' into 'shake_mu_p(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:983:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize(unsigned long*, unsigned int, unsigned int, bool)' into 'shake_mu_p(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:983:0)
INFO: [HLS 214-178] Inlining function 'keccak_squeeze(hls::stream<unsigned char, 0>&, unsigned long, unsigned long*, unsigned int&, unsigned int)' into 'shake_mu_p(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:983:0)
INFO: [HLS 214-178] Inlining function 'keccak_init(unsigned long*)' into 'challenge(hls::stream<int, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1044:0)
INFO: [HLS 214-178] Inlining function 'keccak_absorb(unsigned long*, unsigned int&, unsigned int, hls::stream<unsigned char, 0>&, unsigned long)' into 'challenge(hls::stream<int, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1044:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize(unsigned long*, unsigned int, unsigned int, bool)' into 'challenge(hls::stream<int, 0>&, hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1044:0)
INFO: [HLS 214-248] Applying array_partition to 's2.i': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:842:14)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:969:11)
INFO: [HLS 214-248] Applying array_partition to 's3.i': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:891:14)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1160:14)
INFO: [HLS 214-248] Applying array_partition to 's2': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1162:11)
INFO: [HLS 214-248] Applying array_partition to 's2.i': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:866:14)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:953:11)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:986:11)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1047:11)
INFO: [HLS 214-248] Applying array_partition to 'last': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2199:13)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 63 and bit width 512 has been inferred on bundle 'gmemsk'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:270:27)
INFO: [HLS 214-115] Multiple burst reads of length 63 and bit width 512 has been inferred on bundle 'gmemsk'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:277:31)
INFO: [HLS 214-115] Multiple burst writes of length 3309 and bit width 8 in loop 'VITIS_LOOP_2269_4'(/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2269:28) has been inferred on bundle 'gmemsig'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2269:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'make_buf_squeeze_out(hls::stream<ap_uint<24>, 0>&, unsigned long*) (.1)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'make_seed_gamma(hls::stream<ap_uint<16>, 0>&, hls::stream<unsigned char, 0>&, unsigned short, unsigned int) (.1)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint<32>s' into 'squeeze_out4(hls::stream<ap_uint<32>, 0>&, unsigned int, unsigned long*, unsigned int&) (.1)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.92 seconds. CPU system time: 0.26 seconds. Elapsed time: 6.77 seconds; current allocated memory: 216.711 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 216.711 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 231.047 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'copy_state' into 'shake_key_mu' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:845) automatically.
INFO: [XFORM 203-602] Inlining function 'copy_state' into 'shake4' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:869) automatically.
INFO: [XFORM 203-602] Inlining function 'copy_state' into 'shake_mu_p' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:845) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 247.586 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_2594_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2594) in function 'k_sign' automatically.
INFO: [XFORM 203-602] Inlining function 'copy_state' into 'shake_key_mu' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:845) automatically.
INFO: [XFORM 203-602] Inlining function 'copy_state' into 'make_buf' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:899) automatically.
INFO: [XFORM 203-602] Inlining function 'copy_state' into 'shake4' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:869) automatically.
INFO: [XFORM 203-602] Inlining function 'copy_state' into 'shake_mu_p' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:845) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1625:5), detected/extracted 152 process function(s): 
	 'entry_proc'
	 'readmem<bool>'
	 'quadruple<bool>'
	 'readmem_special<unsigned char>'
	 'dataflow_Block_.split1721_proc'
	 'unpack_sk'
	 'readmem_special<unsigned char>.1'
	 'shake_key_mu'
	 'make_seed'
	 'make_buf'
	 'rej_uniform'
	 'repeatkl<int>'
	 'dataflow_Block_.split1729_proc'
	 'split<int>'
	 'ntt_layer'
	 'ntt_layer.1'
	 'ntt_layer.2'
	 'ntt_layer.3'
	 'ntt_layer.4'
	 'ntt_layer.5'
	 'ntt_layer.6'
	 'ntt_layer.7'
	 'merge<int>'
	 'repeatl<int>'
	 'dataflow_Block_.split1741_proc'
	 'split<int>.1'
	 'ntt_layer.8'
	 'ntt_layer.9'
	 'ntt_layer.10'
	 'ntt_layer.11'
	 'ntt_layer.12'
	 'ntt_layer.13'
	 'ntt_layer.14'
	 'ntt_layer.15'
	 'merge<int>.1'
	 'repeatk<int>'
	 'split<int>.2'
	 'ntt_layer.16'
	 'ntt_layer.17'
	 'ntt_layer.18'
	 'ntt_layer.19'
	 'ntt_layer.20'
	 'ntt_layer.21'
	 'ntt_layer.22'
	 'ntt_layer.23'
	 'merge<int>.2'
	 'repeatk<int>.1'
	 'make_seed_gamma'
	 'shake4'
	 'zunpack'
	 'duplicate<int>'
	 'split<int>.3'
	 'ntt_layer.24'
	 'ntt_layer.25'
	 'ntt_layer.26'
	 'ntt_layer.27'
	 'ntt_layer.28'
	 'ntt_layer.29'
	 'ntt_layer.30'
	 'ntt_layer.31'
	 'merge<int>.3'
	 'repeatl<int>.1'
	 'dataflow_Block_.split1779_proc'
	 'montgomery'
	 'montgomery_add'
	 'reduce32'
	 'split<int>.4'
	 'invntt_layer<int>'
	 'invntt_layer<int>.1'
	 'invntt_layer<int>.2'
	 'invntt_layer<int>.3'
	 'invntt_layer<int>.4'
	 'invntt_layer<int>.5'
	 'invntt_layer<int>.6'
	 'invntt_layer<int>.7'
	 'merge<int>.4'
	 'reducef'
	 'caddq'
	 'pdecompose'
	 'duplicate<int>.1'
	 'pack'
	 'readmem_special<unsigned char>.2'
	 'repeatc<unsigned char>'
	 'shake_mu_p'
	 'dataflow_Block_.split17102_proc'
	 'duplicate<unsigned char>'
	 'challenge'
	 'split<int>.5'
	 'ntt_layer.32'
	 'ntt_layer.33'
	 'ntt_layer.34'
	 'ntt_layer.35'
	 'ntt_layer.36'
	 'ntt_layer.37'
	 'ntt_layer.38'
	 'ntt_layer.39'
	 'merge<int>.5'
	 'triple<int>'
	 'repeat<int>'
	 'montgomery.1'
	 'split<int>.6'
	 'invntt_layer<int>.8'
	 'invntt_layer<int>.9'
	 'invntt_layer<int>.10'
	 'invntt_layer<int>.11'
	 'invntt_layer<int>.12'
	 'invntt_layer<int>.13'
	 'invntt_layer<int>.14'
	 'invntt_layer<int>.15'
	 'merge<int>.6'
	 'reducef.1'
	 'add'
	 'reduce32.1'
	 'duplicate<int>.2'
	 'chknorm'
	 'repeat<int>.1'
	 'montgomery.2'
	 'split<int>.7'
	 'invntt_layer<int>.16'
	 'invntt_layer<int>.17'
	 'invntt_layer<int>.18'
	 'invntt_layer<int>.19'
	 'invntt_layer<int>.20'
	 'invntt_layer<int>.21'
	 'invntt_layer<int>.22'
	 'invntt_layer<int>.23'
	 'merge<int>.7'
	 'reducef.2'
	 'sub'
	 'reduce32.2'
	 'duplicate<int>.3'
	 'chknorm.1'
	 'repeat<int>.2'
	 'montgomery.3'
	 'split<int>.8'
	 'invntt_layer<int>.24'
	 'invntt_layer<int>.25'
	 'invntt_layer<int>.26'
	 'invntt_layer<int>.27'
	 'invntt_layer<int>.28'
	 'invntt_layer<int>.29'
	 'invntt_layer<int>.30'
	 'invntt_layer<int>.31'
	 'merge<int>.8'
	 'reducef.3'
	 'reduce32.3'
	 'duplicate<int>.4'
	 'chknorm.2'
	 'add.1'
	 'make_hint'
	 'pack_sig'
	 'write_discard'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'make_hint'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'write_discard' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:0:83)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:97:42)...35 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.92 seconds; current allocated memory: 296.148 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_2246_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2246:42) in function 'write_discard' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_367_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:402:45) in function 'unpack_sk'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_367_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:402:45) in function 'unpack_sk'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_424_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:424:41) in function 'unpack_sk' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_984_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:984:41) in function 'shake_mu_p' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_967_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:967:41) in function 'shake_key_mu' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1832_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1832:42) in function 'repeatl<int>.1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1832_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1832:42) in function 'repeatl<int>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1769_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1769:42) in function 'repeatkl<int>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1811_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1811:42) in function 'repeatk<int>.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1811_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1811:42) in function 'repeatk<int>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1790_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1790:42) in function 'repeatc<unsigned char>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1853_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1853:42) in function 'repeat<int>.2' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1853_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1853:42) in function 'repeat<int>.1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1853_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1853:42) in function 'repeat<int>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1181_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1181:42) in function 'rej_uniform' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'readmem_special' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:275:14) in function 'readmem_special<unsigned char>.2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'readmem_special' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:275:14) in function 'readmem_special<unsigned char>.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'readmem_special' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:275:14) in function 'readmem_special<unsigned char>' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_2206_4' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2202:15) in function 'pack_sig' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_2133_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2133:42) in function 'pack_sig' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_2061_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2061:42) in function 'pack'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1887_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1887:46) in function 'montgomery_add'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1885_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1885:42) in function 'montgomery_add'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_2006_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2006:42) in function 'make_hint'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_2599_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2601:15) in function 'k_sign' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_617_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:617:41) in function 'chknorm.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_617_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:617:41) in function 'chknorm.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_617_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:617:41) in function 'chknorm'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1045_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1045:42) in function 'challenge' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'rep' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2276:16)
INFO: [HLS 200-472] Inferring partial write operation for 'seed' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1518:17)
INFO: [HLS 200-472] Inferring partial write operation for 'rho' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1140:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:924:16)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1069:7)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1076:22)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1077:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1837:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1858:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1858:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1858:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1892:28)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1898:28)
INFO: [HLS 200-472] Inferring partial write operation for 'repr' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2595:17)
INFO: [HLS 200-472] Inferring partial write operation for 'repw' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2596:17)
INFO: [HLS 200-472] Inferring partial write operation for 'repr' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:2607:10)
WARNING: [HLS 200-1449] Process readmem_special<unsigned char> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process readmem_special<unsigned char>.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process readmem_special<unsigned char>.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.85 seconds. CPU system time: 0.42 seconds. Elapsed time: 6.35 seconds; current allocated memory: 3.387 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'k_sign' ...
WARNING: [SYN 201-103] Legalizing function name 'readmem<bool>_Pipeline_readmem' to 'readmem_bool_Pipeline_readmem'.
WARNING: [SYN 201-103] Legalizing function name 'readmem<bool>' to 'readmem_bool_s'.
WARNING: [SYN 201-103] Legalizing function name 'quadruple<bool>_Pipeline_duplicate' to 'quadruple_bool_Pipeline_duplicate'.
WARNING: [SYN 201-103] Legalizing function name 'quadruple<bool>' to 'quadruple_bool_s'.
WARNING: [SYN 201-103] Legalizing function name 'readmem_special<unsigned char>_Pipeline_VITIS_LOOP_270_1' to 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1'.
WARNING: [SYN 201-103] Legalizing function name 'readmem_special<unsigned char>_Pipeline_VITIS_LOOP_277_2' to 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'.
WARNING: [SYN 201-103] Legalizing function name 'readmem_special<unsigned char>' to 'readmem_special_unsigned_char_s'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_Block_.split1721_proc' to 'dataflow_Block_split1721_proc'.
WARNING: [SYN 201-103] Legalizing function name 'readmem_special<unsigned char>.1_Pipeline_VITIS_LOOP_270_1' to 'readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_270_1'.
WARNING: [SYN 201-103] Legalizing function name 'readmem_special<unsigned char>.1_Pipeline_VITIS_LOOP_277_2' to 'readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_277_2'.
WARNING: [SYN 201-103] Legalizing function name 'readmem_special<unsigned char>.1' to 'readmem_special_unsigned_char_1'.
WARNING: [SYN 201-103] Legalizing function name 'repeatkl<int>_Pipeline_VITIS_LOOP_1769_1_VITIS_LOOP_1771_2' to 'repeatkl_int_Pipeline_VITIS_LOOP_1769_1_VITIS_LOOP_1771_2'.
WARNING: [SYN 201-103] Legalizing function name 'repeatkl<int>' to 'repeatkl_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_Block_.split1729_proc' to 'dataflow_Block_split1729_proc'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>_Pipeline_stream_split' to 'split_int_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>' to 'split_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.1_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_1_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.1' to 'ntt_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.2_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_2_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.2' to 'ntt_layer_2'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.3_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_3_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.3' to 'ntt_layer_3'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.4_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_4_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.4' to 'ntt_layer_4'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.5_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_5_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.5' to 'ntt_layer_5'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.6_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_6_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.6' to 'ntt_layer_6'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.7_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_7_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.7' to 'ntt_layer_7'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>_Pipeline_merge' to 'merge_int_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>' to 'merge_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'repeatl<int>_Pipeline_VITIS_LOOP_1832_1_VITIS_LOOP_1834_2' to 'repeatl_int_Pipeline_VITIS_LOOP_1832_1_VITIS_LOOP_1834_2'.
WARNING: [SYN 201-103] Legalizing function name 'repeatl<int>' to 'repeatl_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_Block_.split1741_proc' to 'dataflow_Block_split1741_proc'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.1_Pipeline_stream_split' to 'split_int_1_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.1' to 'split_int_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.8_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_8_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.8' to 'ntt_layer_8'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.9_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_9_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.9' to 'ntt_layer_9'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.10_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_10_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.10' to 'ntt_layer_10'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.11_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_11_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.11' to 'ntt_layer_11'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.12_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_12_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.12' to 'ntt_layer_12'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.13_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_13_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.13' to 'ntt_layer_13'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.14_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_14_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.14' to 'ntt_layer_14'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.15_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_15_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.15' to 'ntt_layer_15'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.1_Pipeline_merge' to 'merge_int_1_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.1' to 'merge_int_1'.
WARNING: [SYN 201-103] Legalizing function name 'repeatk<int>_Pipeline_VITIS_LOOP_1811_1_VITIS_LOOP_1813_2' to 'repeatk_int_Pipeline_VITIS_LOOP_1811_1_VITIS_LOOP_1813_2'.
WARNING: [SYN 201-103] Legalizing function name 'repeatk<int>' to 'repeatk_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.2_Pipeline_stream_split' to 'split_int_2_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.2' to 'split_int_2'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.16_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_16_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.16' to 'ntt_layer_16'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.17_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_17_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.17' to 'ntt_layer_17'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.18_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_18_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.18' to 'ntt_layer_18'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.19_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_19_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.19' to 'ntt_layer_19'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.20_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_20_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.20' to 'ntt_layer_20'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.21_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_21_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.21' to 'ntt_layer_21'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.22_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_22_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.22' to 'ntt_layer_22'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.23_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_23_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.23' to 'ntt_layer_23'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.2_Pipeline_merge' to 'merge_int_2_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.2' to 'merge_int_2'.
WARNING: [SYN 201-103] Legalizing function name 'repeatk<int>.1_Pipeline_VITIS_LOOP_1811_1_VITIS_LOOP_1813_2' to 'repeatk_int_1_Pipeline_VITIS_LOOP_1811_1_VITIS_LOOP_1813_2'.
WARNING: [SYN 201-103] Legalizing function name 'repeatk<int>.1' to 'repeatk_int_1'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<int>_Pipeline_VITIS_LOOP_292_1' to 'duplicate_int_Pipeline_VITIS_LOOP_292_1'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<int>' to 'duplicate_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.3_Pipeline_stream_split' to 'split_int_3_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.3' to 'split_int_3'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.24_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_24_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.24' to 'ntt_layer_24'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.25_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_25_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.25' to 'ntt_layer_25'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.26_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_26_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.26' to 'ntt_layer_26'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.27_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_27_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.27' to 'ntt_layer_27'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.28_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_28_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.28' to 'ntt_layer_28'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.29_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_29_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.29' to 'ntt_layer_29'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.30_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_30_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.30' to 'ntt_layer_30'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.31_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_31_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.31' to 'ntt_layer_31'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.3_Pipeline_merge' to 'merge_int_3_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.3' to 'merge_int_3'.
WARNING: [SYN 201-103] Legalizing function name 'repeatl<int>.1_Pipeline_VITIS_LOOP_1834_2' to 'repeatl_int_1_Pipeline_VITIS_LOOP_1834_2'.
WARNING: [SYN 201-103] Legalizing function name 'repeatl<int>.1_Pipeline_VITIS_LOOP_1841_3' to 'repeatl_int_1_Pipeline_VITIS_LOOP_1841_3'.
WARNING: [SYN 201-103] Legalizing function name 'repeatl<int>.1' to 'repeatl_int_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_Block_.split1779_proc' to 'dataflow_Block_split1779_proc'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.4_Pipeline_stream_split' to 'split_int_4_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.4' to 'split_int_4'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>_Pipeline_invntt_layer' to 'invntt_layer_int_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>' to 'invntt_layer_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.1_Pipeline_invntt_layer' to 'invntt_layer_int_1_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.1' to 'invntt_layer_int_1'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.2_Pipeline_invntt_layer' to 'invntt_layer_int_2_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.2' to 'invntt_layer_int_2'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.3_Pipeline_invntt_layer' to 'invntt_layer_int_3_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.3' to 'invntt_layer_int_3'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.4_Pipeline_invntt_layer' to 'invntt_layer_int_4_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.4' to 'invntt_layer_int_4'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.5_Pipeline_invntt_layer' to 'invntt_layer_int_5_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.5' to 'invntt_layer_int_5'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.6_Pipeline_invntt_layer' to 'invntt_layer_int_6_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.6' to 'invntt_layer_int_6'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.7_Pipeline_invntt_layer' to 'invntt_layer_int_7_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.7' to 'invntt_layer_int_7'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.4_Pipeline_merge' to 'merge_int_4_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.4' to 'merge_int_4'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<int>.1_Pipeline_VITIS_LOOP_292_1' to 'duplicate_int_1_Pipeline_VITIS_LOOP_292_1'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<int>.1' to 'duplicate_int_1'.
WARNING: [SYN 201-103] Legalizing function name 'readmem_special<unsigned char>.2_Pipeline_VITIS_LOOP_270_1' to 'readmem_special_unsigned_char_2_Pipeline_VITIS_LOOP_270_1'.
WARNING: [SYN 201-103] Legalizing function name 'readmem_special<unsigned char>.2_Pipeline_VITIS_LOOP_277_2' to 'readmem_special_unsigned_char_2_Pipeline_VITIS_LOOP_277_2'.
WARNING: [SYN 201-103] Legalizing function name 'readmem_special<unsigned char>.2' to 'readmem_special_unsigned_char_2'.
WARNING: [SYN 201-103] Legalizing function name 'repeatc<unsigned char>' to 'repeatc_unsigned_char_s'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_Block_.split17102_proc' to 'dataflow_Block_split17102_proc'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<unsigned char>_Pipeline_VITIS_LOOP_292_1' to 'duplicate_unsigned_char_Pipeline_VITIS_LOOP_292_1'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<unsigned char>' to 'duplicate_unsigned_char_s'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.5_Pipeline_stream_split' to 'split_int_5_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.5' to 'split_int_5'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.32_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_32_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.32' to 'ntt_layer_32'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.33_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_33_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.33' to 'ntt_layer_33'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.34_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_34_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.34' to 'ntt_layer_34'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.35_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_35_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.35' to 'ntt_layer_35'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.36_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_36_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.36' to 'ntt_layer_36'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.37_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_37_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.37' to 'ntt_layer_37'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.38_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_38_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.38' to 'ntt_layer_38'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.39_Pipeline_VITIS_LOOP_1600_1' to 'ntt_layer_39_Pipeline_VITIS_LOOP_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.39' to 'ntt_layer_39'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.5_Pipeline_merge' to 'merge_int_5_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.5' to 'merge_int_5'.
WARNING: [SYN 201-103] Legalizing function name 'triple<int>_Pipeline_duplicate' to 'triple_int_Pipeline_duplicate'.
WARNING: [SYN 201-103] Legalizing function name 'triple<int>' to 'triple_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'repeat<int>_Pipeline_VITIS_LOOP_1855_2' to 'repeat_int_Pipeline_VITIS_LOOP_1855_2'.
WARNING: [SYN 201-103] Legalizing function name 'repeat<int>_Pipeline_VITIS_LOOP_1862_3' to 'repeat_int_Pipeline_VITIS_LOOP_1862_3'.
WARNING: [SYN 201-103] Legalizing function name 'repeat<int>' to 'repeat_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'montgomery.1_Pipeline_VITIS_LOOP_1875_1' to 'montgomery_1_Pipeline_VITIS_LOOP_1875_1'.
WARNING: [SYN 201-103] Legalizing function name 'montgomery.1' to 'montgomery_1'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.6_Pipeline_stream_split' to 'split_int_6_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.6' to 'split_int_6'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.8_Pipeline_invntt_layer' to 'invntt_layer_int_8_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.8' to 'invntt_layer_int_8'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.9_Pipeline_invntt_layer' to 'invntt_layer_int_9_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.9' to 'invntt_layer_int_9'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.10_Pipeline_invntt_layer' to 'invntt_layer_int_10_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.10' to 'invntt_layer_int_10'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.11_Pipeline_invntt_layer' to 'invntt_layer_int_11_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.11' to 'invntt_layer_int_11'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.12_Pipeline_invntt_layer' to 'invntt_layer_int_12_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.12' to 'invntt_layer_int_12'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.13_Pipeline_invntt_layer' to 'invntt_layer_int_13_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.13' to 'invntt_layer_int_13'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.14_Pipeline_invntt_layer' to 'invntt_layer_int_14_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.14' to 'invntt_layer_int_14'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.15_Pipeline_invntt_layer' to 'invntt_layer_int_15_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.15' to 'invntt_layer_int_15'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.6_Pipeline_merge' to 'merge_int_6_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.6' to 'merge_int_6'.
WARNING: [SYN 201-103] Legalizing function name 'reducef.1_Pipeline_VITIS_LOOP_1937_1' to 'reducef_1_Pipeline_VITIS_LOOP_1937_1'.
WARNING: [SYN 201-103] Legalizing function name 'reducef.1' to 'reducef_1'.
WARNING: [SYN 201-103] Legalizing function name 'reduce32.1_Pipeline_VITIS_LOOP_1948_1' to 'reduce32_1_Pipeline_VITIS_LOOP_1948_1'.
WARNING: [SYN 201-103] Legalizing function name 'reduce32.1' to 'reduce32_1'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<int>.2_Pipeline_VITIS_LOOP_292_1' to 'duplicate_int_2_Pipeline_VITIS_LOOP_292_1'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<int>.2' to 'duplicate_int_2'.
WARNING: [SYN 201-103] Legalizing function name 'repeat<int>.1_Pipeline_VITIS_LOOP_1855_2' to 'repeat_int_1_Pipeline_VITIS_LOOP_1855_2'.
WARNING: [SYN 201-103] Legalizing function name 'repeat<int>.1_Pipeline_VITIS_LOOP_1862_3' to 'repeat_int_1_Pipeline_VITIS_LOOP_1862_3'.
WARNING: [SYN 201-103] Legalizing function name 'repeat<int>.1' to 'repeat_int_1'.
WARNING: [SYN 201-103] Legalizing function name 'montgomery.2_Pipeline_VITIS_LOOP_1875_1' to 'montgomery_2_Pipeline_VITIS_LOOP_1875_1'.
WARNING: [SYN 201-103] Legalizing function name 'montgomery.2' to 'montgomery_2'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.7_Pipeline_stream_split' to 'split_int_7_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.7' to 'split_int_7'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.16_Pipeline_invntt_layer' to 'invntt_layer_int_16_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.16' to 'invntt_layer_int_16'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.17_Pipeline_invntt_layer' to 'invntt_layer_int_17_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.17' to 'invntt_layer_int_17'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.18_Pipeline_invntt_layer' to 'invntt_layer_int_18_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.18' to 'invntt_layer_int_18'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.19_Pipeline_invntt_layer' to 'invntt_layer_int_19_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.19' to 'invntt_layer_int_19'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.20_Pipeline_invntt_layer' to 'invntt_layer_int_20_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.20' to 'invntt_layer_int_20'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.21_Pipeline_invntt_layer' to 'invntt_layer_int_21_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.21' to 'invntt_layer_int_21'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.22_Pipeline_invntt_layer' to 'invntt_layer_int_22_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.22' to 'invntt_layer_int_22'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.23_Pipeline_invntt_layer' to 'invntt_layer_int_23_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.23' to 'invntt_layer_int_23'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.7_Pipeline_merge' to 'merge_int_7_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.7' to 'merge_int_7'.
WARNING: [SYN 201-103] Legalizing function name 'reducef.2_Pipeline_VITIS_LOOP_1937_1' to 'reducef_2_Pipeline_VITIS_LOOP_1937_1'.
WARNING: [SYN 201-103] Legalizing function name 'reducef.2' to 'reducef_2'.
WARNING: [SYN 201-103] Legalizing function name 'reduce32.2_Pipeline_VITIS_LOOP_1948_1' to 'reduce32_2_Pipeline_VITIS_LOOP_1948_1'.
WARNING: [SYN 201-103] Legalizing function name 'reduce32.2' to 'reduce32_2'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<int>.3_Pipeline_VITIS_LOOP_292_1' to 'duplicate_int_3_Pipeline_VITIS_LOOP_292_1'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<int>.3' to 'duplicate_int_3'.
WARNING: [SYN 201-103] Legalizing function name 'chknorm.1_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_621_2' to 'chknorm_1_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_621_2'.
WARNING: [SYN 201-103] Legalizing function name 'chknorm.1' to 'chknorm_1'.
WARNING: [SYN 201-103] Legalizing function name 'repeat<int>.2_Pipeline_VITIS_LOOP_1855_2' to 'repeat_int_2_Pipeline_VITIS_LOOP_1855_2'.
WARNING: [SYN 201-103] Legalizing function name 'repeat<int>.2_Pipeline_VITIS_LOOP_1862_3' to 'repeat_int_2_Pipeline_VITIS_LOOP_1862_3'.
WARNING: [SYN 201-103] Legalizing function name 'repeat<int>.2' to 'repeat_int_2'.
WARNING: [SYN 201-103] Legalizing function name 'montgomery.3_Pipeline_VITIS_LOOP_1875_1' to 'montgomery_3_Pipeline_VITIS_LOOP_1875_1'.
WARNING: [SYN 201-103] Legalizing function name 'montgomery.3' to 'montgomery_3'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.8_Pipeline_stream_split' to 'split_int_8_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.8' to 'split_int_8'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.24_Pipeline_invntt_layer' to 'invntt_layer_int_24_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.24' to 'invntt_layer_int_24'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.25_Pipeline_invntt_layer' to 'invntt_layer_int_25_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.25' to 'invntt_layer_int_25'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.26_Pipeline_invntt_layer' to 'invntt_layer_int_26_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.26' to 'invntt_layer_int_26'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.27_Pipeline_invntt_layer' to 'invntt_layer_int_27_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.27' to 'invntt_layer_int_27'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.28_Pipeline_invntt_layer' to 'invntt_layer_int_28_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.28' to 'invntt_layer_int_28'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.29_Pipeline_invntt_layer' to 'invntt_layer_int_29_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.29' to 'invntt_layer_int_29'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.30_Pipeline_invntt_layer' to 'invntt_layer_int_30_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.30' to 'invntt_layer_int_30'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.31_Pipeline_invntt_layer' to 'invntt_layer_int_31_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.31' to 'invntt_layer_int_31'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.8_Pipeline_merge' to 'merge_int_8_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.8' to 'merge_int_8'.
WARNING: [SYN 201-103] Legalizing function name 'reducef.3_Pipeline_VITIS_LOOP_1937_1' to 'reducef_3_Pipeline_VITIS_LOOP_1937_1'.
WARNING: [SYN 201-103] Legalizing function name 'reducef.3' to 'reducef_3'.
WARNING: [SYN 201-103] Legalizing function name 'reduce32.3_Pipeline_VITIS_LOOP_1948_1' to 'reduce32_3_Pipeline_VITIS_LOOP_1948_1'.
WARNING: [SYN 201-103] Legalizing function name 'reduce32.3' to 'reduce32_3'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<int>.4_Pipeline_VITIS_LOOP_292_1' to 'duplicate_int_4_Pipeline_VITIS_LOOP_292_1'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<int>.4' to 'duplicate_int_4'.
WARNING: [SYN 201-103] Legalizing function name 'chknorm.2_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_621_2' to 'chknorm_2_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_621_2'.
WARNING: [SYN 201-103] Legalizing function name 'chknorm.2' to 'chknorm_2'.
WARNING: [SYN 201-103] Legalizing function name 'add.1_Pipeline_VITIS_LOOP_1919_1' to 'add_1_Pipeline_VITIS_LOOP_1919_1'.
WARNING: [SYN 201-103] Legalizing function name 'add.1' to 'add_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k_sign_Pipeline_VITIS_LOOP_2594_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2594_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_2594_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.04 seconds; current allocated memory: 3.397 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 3.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 3.397 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 3.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_bool_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'readmem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.397 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 3.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_bool_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 3.398 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 3.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quadruple_bool_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'duplicate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'duplicate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.398 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 3.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quadruple_bool_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 3.398 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 3.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_270_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_270_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 3.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_277_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_277_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_special_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_Block_split1721_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 3.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sk_Pipeline_VITIS_LOOP_425_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_425_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_425_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 3.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sk_Pipeline_VITIS_LOOP_429_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_429_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_429_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 3.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sk_Pipeline_VITIS_LOOP_433_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_433_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_433_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 3.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_402_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_1_VITIS_LOOP_402_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_367_1_VITIS_LOOP_402_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 3.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_402_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_1_VITIS_LOOP_402_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_367_1_VITIS_LOOP_402_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sk_Pipeline_VITIS_LOOP_439_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_439_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 13, Final II = 13, Depth = 15, loop 'VITIS_LOOP_439_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.402 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.402 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_270_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_270_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 3.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_277_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_277_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_277_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 3.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_special_unsigned_char_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_key_mu_Pipeline_VITIS_LOOP_708_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_708_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_708_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myxor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 3.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 3.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_out_Pipeline_VITIS_LOOP_776_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_776_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_776_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 3.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 3.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_key_mu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.409 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_seed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.410 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'absorb_rate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_647_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_647_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_buf_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_buf_squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_810_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_810_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rej_uniform_Pipeline_VITIS_LOOP_1187_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1187_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1187_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.415 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rej_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 3.415 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeatkl_int_Pipeline_VITIS_LOOP_1769_1_VITIS_LOOP_1771_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1769_1_VITIS_LOOP_1771_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1769_1_VITIS_LOOP_1771_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 3.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeatkl_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_Block_split1729_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 3.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_1_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_2_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.419 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.419 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_3_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.419 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.420 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_4_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.420 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.420 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_5_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.421 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.421 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_6_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.421 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_7_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.423 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.423 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeatl_int_Pipeline_VITIS_LOOP_1832_1_VITIS_LOOP_1834_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1832_1_VITIS_LOOP_1834_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1832_1_VITIS_LOOP_1834_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.423 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeatl_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.423 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_Block_split1741_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.423 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_1_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.424 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.424 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_8_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.424 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.425 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 3.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_9_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.425 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.425 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 3.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_10_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.426 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.426 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_11_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_12_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.428 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_13_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.428 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.428 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_14_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.429 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.429 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 3.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_15_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.429 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_1_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeatk_int_Pipeline_VITIS_LOOP_1811_1_VITIS_LOOP_1813_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1811_1_VITIS_LOOP_1813_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1811_1_VITIS_LOOP_1813_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 3.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeatk_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_2_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_16_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.432 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_17_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.432 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 3.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_18_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_19_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 3.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_20_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_21_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_22_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_23_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_2_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeatk_int_1_Pipeline_VITIS_LOOP_1811_1_VITIS_LOOP_1813_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1811_1_VITIS_LOOP_1813_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1811_1_VITIS_LOOP_1813_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeatk_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_seed_gamma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'absorb_rate2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_656_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_656_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_out4_Pipeline_VITIS_LOOP_788_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_788_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_788_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_out4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zunpack_Pipeline_VITIS_LOOP_1423_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1423_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 10, loop 'VITIS_LOOP_1423_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zunpack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_int_Pipeline_VITIS_LOOP_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_292_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_292_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_3_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_24_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_25_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_26_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_27_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_28_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_29_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_30_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_31_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_3_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeatl_int_1_Pipeline_VITIS_LOOP_1834_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1834_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1834_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeatl_int_1_Pipeline_VITIS_LOOP_1841_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1841_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1841_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeatl_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_Block_split1779_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 3.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_Pipeline_VITIS_LOOP_1875_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1875_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_1875_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_add_Pipeline_VITIS_LOOP_1885_1_VITIS_LOOP_1887_2_VITIS_LOOP_1888_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1885_1_VITIS_LOOP_1887_2_VITIS_LOOP_1888_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1885_1_VITIS_LOOP_1887_2_VITIS_LOOP_1888_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce32_Pipeline_VITIS_LOOP_1948_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1954) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1948_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_1948_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_4_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_1_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_2_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_3_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_4_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_5_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_6_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_7_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_4_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reducef_Pipeline_VITIS_LOOP_1937_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1937_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_1937_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reducef' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'caddq_Pipeline_VITIS_LOOP_1963_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1963_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1963_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'caddq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pdecompose_Pipeline_VITIS_LOOP_1992_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1992_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_1992_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pdecompose' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_int_1_Pipeline_VITIS_LOOP_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_292_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_292_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_Pipeline_VITIS_LOOP_2061_1_VITIS_LOOP_2081_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2061_1_VITIS_LOOP_2081_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_2061_1_VITIS_LOOP_2081_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_special_unsigned_char_2_Pipeline_VITIS_LOOP_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_270_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_270_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_special_unsigned_char_2_Pipeline_VITIS_LOOP_277_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_277_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_277_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_special_unsigned_char_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeatc_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1790_1_VITIS_LOOP_1792_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1790_1_VITIS_LOOP_1792_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_mu_p_Pipeline_VITIS_LOOP_726_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_726_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_726_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_mu_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.466 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_Block_split17102_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.467 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_unsigned_char_Pipeline_VITIS_LOOP_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_292_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_292_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.467 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_squeeze_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'challenge_Pipeline_VITIS_LOOP_1126_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1126_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1126_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'challenge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 3.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 3.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_5_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 3.472 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_32_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_33_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_34_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_35_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_36_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.477 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.477 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_37_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.477 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.477 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_38_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.478 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.478 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_39_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1600_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_1600_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_5_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triple_int_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'duplicate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'duplicate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triple_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_int_Pipeline_VITIS_LOOP_1855_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1855_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1855_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_int_Pipeline_VITIS_LOOP_1862_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1862_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1862_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.481 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.481 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_1_Pipeline_VITIS_LOOP_1875_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1875_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_1875_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.481 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.481 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_6_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_8_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.483 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_9_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.483 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.483 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_10_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.484 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.484 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_11_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.485 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.485 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_12_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.485 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_13_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_14_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.487 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.487 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_15_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.487 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.488 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_6_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.488 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.488 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reducef_1_Pipeline_VITIS_LOOP_1937_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1937_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_1937_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.489 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reducef_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.489 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_Pipeline_VITIS_LOOP_1919_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1919_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1919_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.489 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.489 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce32_1_Pipeline_VITIS_LOOP_1948_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1954) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1948_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_1948_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.490 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.490 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_int_2_Pipeline_VITIS_LOOP_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_292_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_292_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.490 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.490 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chknorm_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_621_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_617_1_VITIS_LOOP_621_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_617_1_VITIS_LOOP_621_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.491 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chknorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.491 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_int_1_Pipeline_VITIS_LOOP_1855_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1855_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1855_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.491 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_int_1_Pipeline_VITIS_LOOP_1862_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1862_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1862_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.492 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.492 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_2_Pipeline_VITIS_LOOP_1875_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1875_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_1875_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.492 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.492 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_7_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.493 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.493 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_16_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.493 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.494 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_17_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.494 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.494 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_18_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.495 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.495 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_19_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.496 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.496 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_20_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.496 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.497 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_21_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.497 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.498 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_22_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.498 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.498 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_23_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.499 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.499 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_7_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.499 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.499 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reducef_2_Pipeline_VITIS_LOOP_1937_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1937_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_1937_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.500 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reducef_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.500 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sub_Pipeline_VITIS_LOOP_1928_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1928_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1928_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.500 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.500 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce32_2_Pipeline_VITIS_LOOP_1948_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1954) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1948_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_1948_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.501 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.501 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_int_3_Pipeline_VITIS_LOOP_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_292_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_292_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.501 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_int_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.501 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chknorm_1_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_621_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_617_1_VITIS_LOOP_621_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_617_1_VITIS_LOOP_621_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chknorm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_int_2_Pipeline_VITIS_LOOP_1855_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1855_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1855_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_int_2_Pipeline_VITIS_LOOP_1862_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1862_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1862_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.503 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.503 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_3_Pipeline_VITIS_LOOP_1875_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1875_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_1875_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.503 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.503 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_8_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.503 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.503 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_24_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.503 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.505 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_25_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.505 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_26_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_27_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.507 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.507 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.507 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.507 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_28_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.507 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_29_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_30_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.509 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.509 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_31_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_8_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reducef_3_Pipeline_VITIS_LOOP_1937_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1937_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_1937_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reducef_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce32_3_Pipeline_VITIS_LOOP_1948_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1954) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1948_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_1948_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce32_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_int_4_Pipeline_VITIS_LOOP_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_292_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_292_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.512 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_int_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.512 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chknorm_2_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_621_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_617_1_VITIS_LOOP_621_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_617_1_VITIS_LOOP_621_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.512 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chknorm_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.512 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_1_Pipeline_VITIS_LOOP_1919_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1919_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1919_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_hint_Pipeline_VITIS_LOOP_2006_1_VITIS_LOOP_2008_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2006_1_VITIS_LOOP_2008_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_2006_1_VITIS_LOOP_2008_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_hint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_sig_Pipeline_VITIS_LOOP_2134_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2134_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_2134_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_sig_Pipeline_VITIS_LOOP_2175_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2175_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 7, loop 'VITIS_LOOP_2175_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_sig_Pipeline_VITIS_LOOP_2207_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2207_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_2207_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_sig_Pipeline_VITIS_LOOP_2222_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2222_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_2222_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_sig' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_discard_Pipeline_VITIS_LOOP_2262_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2262_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_2262_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.517 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_discard_Pipeline_VITIS_LOOP_2269_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2269_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_2269_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.517 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_discard_Pipeline_VITIS_LOOP_2279_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2279_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_2279_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_discard' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.71309ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'dataflow' consists of the following:	'call' operation ('call_ret2') to 'dataflow_Block_.split1741_proc' [1257]  (2.36 ns)
	'call' operation ('_ln1662', /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp:1662) to 'split<int>.1' [1266]  (2.36 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO times_assign_2_cast_loc_c424_channel (from dataflow_Block_split1721_proc_U0 to make_buf_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO times_assign_2_cast12_loc_c432_channel (from dataflow_Block_split1721_proc_U0 to zunpack_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO times_assign_2_loc_c443_channel (from dataflow_Block_split1721_proc_U0 to repeatc_unsigned_char_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO times_assign_2_loc_c455_channel (from dataflow_Block_split1721_proc_U0 to unpack_sk_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO times_assign_loc_channel (from dataflow_Block_split1729_proc_U0 to shake4_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO add_ln1662_loc_c396_channel (from dataflow_Block_split1729_proc_U0 to duplicate_int_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO add_ln1662_loc_c398_channel (from dataflow_Block_split1729_proc_U0 to split_int_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln1662_1_loc_c400_channel (from dataflow_Block_split1729_proc_U0 to split_int_5_U0) to 41 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO times_assign_cast_loc_c415_channel (from dataflow_Block_split1729_proc_U0 to ntt_layer_24_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO times_assign_cast_loc_c423_channel (from dataflow_Block_split1729_proc_U0 to ntt_layer_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO sub_ln1662_loc_c343_channel (from dataflow_Block_split1741_proc_U0 to reduce32_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO sub_ln1662_loc_c345_channel (from dataflow_Block_split1741_proc_U0 to split_int_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO sub_ln1662_loc_c347_channel (from dataflow_Block_split1741_proc_U0 to split_int_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO times_assign_1_cast_loc_c370_channel (from dataflow_Block_split1741_proc_U0 to invntt_layer_int_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO times_assign_1_cast_loc_c378_channel (from dataflow_Block_split1741_proc_U0 to ntt_layer_16_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO times_assign_1_cast_loc_c386_channel (from dataflow_Block_split1741_proc_U0 to ntt_layer_8_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO times_assign_1_loc_c387_channel (from dataflow_Block_split1741_proc_U0 to montgomery_add_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO sub_ln2515_loc_channel (from dataflow_Block_split1779_proc_U0 to montgomery_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO sub_ln2534_loc_channel (from dataflow_Block_split17102_proc_U0 to duplicate_unsigned_char_U0) to 39 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.78 seconds; current allocated memory: 3.525 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.53 seconds; current allocated memory: 3.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k_sign_Pipeline_VITIS_LOOP_2605_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2605_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_2605_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.44 seconds; current allocated memory: 3.528 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k_sign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.15 seconds. CPU system time: 0 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k_sign_Pipeline_VITIS_LOOP_2594_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'k_sign_Pipeline_VITIS_LOOP_2594_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.22 seconds; current allocated memory: 3.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_bool_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_bool_Pipeline_readmem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_bool_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_bool_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quadruple_bool_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'quadruple_bool_Pipeline_duplicate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.533 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quadruple_bool_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'quadruple_bool_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.534 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1/m_axi_gmemsk_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1/m_axi_gmemsk_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1/m_axi_gmemsk_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1/m_axi_gmemsk_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1/m_axi_gmemsk_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1/m_axi_gmemsk_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1/m_axi_gmemsk_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1/m_axi_gmemsk_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1/m_axi_gmemsk_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1/m_axi_gmemsk_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1/m_axi_gmemsk_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1/m_axi_gmemsk_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_270_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 3.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_special_unsigned_char_Pipeline_VITIS_LOOP_277_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_special_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_special_unsigned_char_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_Block_split1721_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_Block_split1721_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sk_Pipeline_VITIS_LOOP_425_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sk_Pipeline_VITIS_LOOP_425_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.545 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sk_Pipeline_VITIS_LOOP_429_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sk_Pipeline_VITIS_LOOP_429_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.545 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sk_Pipeline_VITIS_LOOP_433_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sk_Pipeline_VITIS_LOOP_433_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.546 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_402_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_402_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_402_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sk_Pipeline_VITIS_LOOP_367_1_VITIS_LOOP_402_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sk_Pipeline_VITIS_LOOP_439_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sk_Pipeline_VITIS_LOOP_439_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_270_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.553 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_277_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_special_unsigned_char_1_Pipeline_VITIS_LOOP_277_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_special_unsigned_char_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_special_unsigned_char_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_key_mu_Pipeline_VITIS_LOOP_708_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_key_mu_Pipeline_VITIS_LOOP_708_1' pipeline 'VITIS_LOOP_708_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_key_mu_Pipeline_VITIS_LOOP_708_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myxor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myxor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.561 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out_Pipeline_VITIS_LOOP_776_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'squeeze_out_Pipeline_VITIS_LOOP_776_1' pipeline 'VITIS_LOOP_776_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out_Pipeline_VITIS_LOOP_776_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 3.572 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_key_mu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_key_mu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_seed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_seed'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 3.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'absorb_rate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'absorb_rate' pipeline 'VITIS_LOOP_647_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_255_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'absorb_rate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_buf_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_buf_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_buf_squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'make_buf_squeeze_out' pipeline 'VITIS_LOOP_810_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_215_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_buf_squeeze_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_buf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rej_uniform_Pipeline_VITIS_LOOP_1187_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rej_uniform_Pipeline_VITIS_LOOP_1187_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rej_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rej_uniform'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeatkl_int_Pipeline_VITIS_LOOP_1769_1_VITIS_LOOP_1771_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeatkl_int_Pipeline_VITIS_LOOP_1769_1_VITIS_LOOP_1771_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeatkl_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeatkl_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_Block_split1729_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_Block_split1729_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.605 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_1_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_1_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_2_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_2_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_3_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_3_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_4_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_4_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.621 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_5_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_5_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_6_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_6_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_7_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_7_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.629 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeatl_int_Pipeline_VITIS_LOOP_1832_1_VITIS_LOOP_1834_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeatl_int_Pipeline_VITIS_LOOP_1832_1_VITIS_LOOP_1834_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeatl_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeatl_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_Block_split1741_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_Block_split1741_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_1_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_1_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_8_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_8_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_9_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_9_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_10_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_10_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_11_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_11_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_12_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_12_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_13_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_13_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_14_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_14_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_15_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_15_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_1_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_1_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeatk_int_Pipeline_VITIS_LOOP_1811_1_VITIS_LOOP_1813_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeatk_int_Pipeline_VITIS_LOOP_1811_1_VITIS_LOOP_1813_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeatk_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeatk_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_2_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_2_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_16_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_16_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_17_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_17_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_18_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_18_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.671 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_19_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_19_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_20_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_20_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_21_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_21_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_22_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_22_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_23_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_23_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.685 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_2_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_2_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeatk_int_1_Pipeline_VITIS_LOOP_1811_1_VITIS_LOOP_1813_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeatk_int_1_Pipeline_VITIS_LOOP_1811_1_VITIS_LOOP_1813_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeatk_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeatk_int_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_seed_gamma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_seed_gamma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.691 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'absorb_rate2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'absorb_rate2' pipeline 'VITIS_LOOP_656_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_94_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'absorb_rate2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out4_Pipeline_VITIS_LOOP_788_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'squeeze_out4_Pipeline_VITIS_LOOP_788_1' pipeline 'VITIS_LOOP_788_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2529_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out4_Pipeline_VITIS_LOOP_788_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.700 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zunpack_Pipeline_VITIS_LOOP_1423_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zunpack_Pipeline_VITIS_LOOP_1423_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zunpack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zunpack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_int_Pipeline_VITIS_LOOP_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_int_Pipeline_VITIS_LOOP_292_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_3_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_3_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_24_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_24_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_25_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_25_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_26_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_26_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_27_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_27_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_28_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_28_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_29_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_29_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_30_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_30_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_31_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_31_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_3_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_3_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeatl_int_1_Pipeline_VITIS_LOOP_1834_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeatl_int_1_Pipeline_VITIS_LOOP_1834_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeatl_int_1_Pipeline_VITIS_LOOP_1841_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeatl_int_1_Pipeline_VITIS_LOOP_1841_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeatl_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeatl_int_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_Block_split1779_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_Block_split1779_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgomery_Pipeline_VITIS_LOOP_1875_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgomery_Pipeline_VITIS_LOOP_1875_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgomery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgomery'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgomery_add_Pipeline_VITIS_LOOP_1885_1_VITIS_LOOP_1887_2_VITIS_LOOP_1888_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'montgomery_add_Pipeline_VITIS_LOOP_1885_1_VITIS_LOOP_1887_2_VITIS_LOOP_1888_3_tmp_RAM_AUTO_1R1W' to 'montgomery_add_Pipeline_VITIS_LOOP_1885_1_VITIS_LOOP_1887_2_VITIS_LOOP_1888_3bkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgomery_add_Pipeline_VITIS_LOOP_1885_1_VITIS_LOOP_1887_2_VITIS_LOOP_1888_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgomery_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgomery_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce32_Pipeline_VITIS_LOOP_1948_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce32_Pipeline_VITIS_LOOP_1948_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_4_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_4_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_1_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_1_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_2_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_2_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_3_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_3_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_4_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_4_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_5_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_5_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_6_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_6_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_7_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_7_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_4_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_4_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reducef_Pipeline_VITIS_LOOP_1937_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reducef_Pipeline_VITIS_LOOP_1937_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reducef' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reducef'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'caddq_Pipeline_VITIS_LOOP_1963_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'caddq_Pipeline_VITIS_LOOP_1963_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'caddq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'caddq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pdecompose_Pipeline_VITIS_LOOP_1992_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pdecompose_Pipeline_VITIS_LOOP_1992_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pdecompose' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pdecompose'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_int_1_Pipeline_VITIS_LOOP_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_int_1_Pipeline_VITIS_LOOP_292_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_int_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_Pipeline_VITIS_LOOP_2061_1_VITIS_LOOP_2081_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_Pipeline_VITIS_LOOP_2061_1_VITIS_LOOP_2081_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_special_unsigned_char_2_Pipeline_VITIS_LOOP_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_special_unsigned_char_2_Pipeline_VITIS_LOOP_270_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_special_unsigned_char_2_Pipeline_VITIS_LOOP_277_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_special_unsigned_char_2_Pipeline_VITIS_LOOP_277_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_special_unsigned_char_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_special_unsigned_char_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeatc_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeatc_unsigned_char_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_mu_p_Pipeline_VITIS_LOOP_726_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_mu_p_Pipeline_VITIS_LOOP_726_1' pipeline 'VITIS_LOOP_726_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_175_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_mu_p_Pipeline_VITIS_LOOP_726_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_mu_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_mu_p'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_Block_split17102_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_Block_split17102_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 3.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_unsigned_char_Pipeline_VITIS_LOOP_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_unsigned_char_Pipeline_VITIS_LOOP_292_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_unsigned_char_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_squeeze_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_175_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_squeeze_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'challenge_Pipeline_VITIS_LOOP_1126_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'challenge_Pipeline_VITIS_LOOP_1126_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'challenge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'challenge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_5_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_5_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.78 seconds; current allocated memory: 3.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_32_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_32_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_33_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_33_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_34_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_34_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_35_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_35_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_36_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_36_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_37_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_37_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_38_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_38_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_39_Pipeline_VITIS_LOOP_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_39_Pipeline_VITIS_LOOP_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_5_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_5_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triple_int_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'triple_int_Pipeline_duplicate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triple_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'triple_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_int_Pipeline_VITIS_LOOP_1855_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_int_Pipeline_VITIS_LOOP_1855_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_int_Pipeline_VITIS_LOOP_1862_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_int_Pipeline_VITIS_LOOP_1862_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgomery_1_Pipeline_VITIS_LOOP_1875_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgomery_1_Pipeline_VITIS_LOOP_1875_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgomery_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgomery_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_6_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_6_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_8_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_8_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_9_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_9_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_10_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_10_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_11_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_11_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_12_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_12_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_13_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_13_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.873 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_14_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_14_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_15_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_15_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_6_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_6_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reducef_1_Pipeline_VITIS_LOOP_1937_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reducef_1_Pipeline_VITIS_LOOP_1937_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.885 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reducef_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reducef_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.885 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_Pipeline_VITIS_LOOP_1919_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_Pipeline_VITIS_LOOP_1919_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.886 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce32_1_Pipeline_VITIS_LOOP_1948_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce32_1_Pipeline_VITIS_LOOP_1948_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.889 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_int_2_Pipeline_VITIS_LOOP_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_int_2_Pipeline_VITIS_LOOP_292_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_int_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chknorm_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_621_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'chknorm_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_621_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chknorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'chknorm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_int_1_Pipeline_VITIS_LOOP_1855_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_int_1_Pipeline_VITIS_LOOP_1855_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_int_1_Pipeline_VITIS_LOOP_1862_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_int_1_Pipeline_VITIS_LOOP_1862_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_int_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgomery_2_Pipeline_VITIS_LOOP_1875_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgomery_2_Pipeline_VITIS_LOOP_1875_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgomery_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgomery_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_7_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_7_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_16_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_16_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_17_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_17_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_18_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_18_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_19_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_19_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_20_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_20_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_21_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_21_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_22_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_22_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.921 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_23_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_23_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_7_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_7_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reducef_2_Pipeline_VITIS_LOOP_1937_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reducef_2_Pipeline_VITIS_LOOP_1937_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reducef_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reducef_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sub_Pipeline_VITIS_LOOP_1928_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sub_Pipeline_VITIS_LOOP_1928_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sub'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce32_2_Pipeline_VITIS_LOOP_1948_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce32_2_Pipeline_VITIS_LOOP_1948_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_int_3_Pipeline_VITIS_LOOP_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_int_3_Pipeline_VITIS_LOOP_292_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_int_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_int_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chknorm_1_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_621_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'chknorm_1_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_621_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chknorm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'chknorm_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_int_2_Pipeline_VITIS_LOOP_1855_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_int_2_Pipeline_VITIS_LOOP_1855_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_int_2_Pipeline_VITIS_LOOP_1862_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_int_2_Pipeline_VITIS_LOOP_1862_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_int_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgomery_3_Pipeline_VITIS_LOOP_1875_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgomery_3_Pipeline_VITIS_LOOP_1875_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgomery_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgomery_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_8_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_8_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_24_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_24_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_25_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_25_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_26_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_26_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_27_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_27_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_28_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_28_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_29_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_29_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_30_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_30_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_31_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_31_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.968 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.969 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_8_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_8_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.972 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reducef_3_Pipeline_VITIS_LOOP_1937_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reducef_3_Pipeline_VITIS_LOOP_1937_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.974 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reducef_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reducef_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce32_3_Pipeline_VITIS_LOOP_1948_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce32_3_Pipeline_VITIS_LOOP_1948_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce32_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce32_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_int_4_Pipeline_VITIS_LOOP_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_int_4_Pipeline_VITIS_LOOP_292_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_int_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_int_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chknorm_2_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_621_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'chknorm_2_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_621_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chknorm_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'chknorm_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_1_Pipeline_VITIS_LOOP_1919_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_1_Pipeline_VITIS_LOOP_1919_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_hint_Pipeline_VITIS_LOOP_2006_1_VITIS_LOOP_2008_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_hint_Pipeline_VITIS_LOOP_2006_1_VITIS_LOOP_2008_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_hint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_hint'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.986 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_sig_Pipeline_VITIS_LOOP_2134_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_sig_Pipeline_VITIS_LOOP_2134_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_sig_Pipeline_VITIS_LOOP_2175_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_sig_Pipeline_VITIS_LOOP_2175_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_sig_Pipeline_VITIS_LOOP_2207_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_sig_Pipeline_VITIS_LOOP_2207_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_sig_Pipeline_VITIS_LOOP_2222_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_sig_Pipeline_VITIS_LOOP_2222_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.990 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_sig' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_sig'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_discard_Pipeline_VITIS_LOOP_2262_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_discard_Pipeline_VITIS_LOOP_2262_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_discard_Pipeline_VITIS_LOOP_2269_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_discard_Pipeline_VITIS_LOOP_2269_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_discard_Pipeline_VITIS_LOOP_2279_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_discard_Pipeline_VITIS_LOOP_2279_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_discard' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_discard'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemret_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemret_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemret_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemret_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemret_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemret_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemret_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemret_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemret_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemret_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemret_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemret_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemret_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsig_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsig_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsig_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsig_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsig_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsig_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsig_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsig_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsig_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsig_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsig_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsig_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsig_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemmu2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow/m_axi_gmemsk_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.74 seconds. CPU system time: 0.14 seconds. Elapsed time: 5.36 seconds; current allocated memory: 4.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k_sign_Pipeline_VITIS_LOOP_2605_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k_sign_Pipeline_VITIS_LOOP_2605_3' pipeline 'VITIS_LOOP_2605_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'k_sign_Pipeline_VITIS_LOOP_2605_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.49 seconds; current allocated memory: 4.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k_sign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_sign/gmemret' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_sign/gmemsig' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_sign/gmemmu' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_sign/gmemmu2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_sign/gmemsk' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_sign/ret' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_sign/sig' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_sign/mu' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_sign/mu2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_sign/sk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_sign/nbatch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'k_sign' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'ret', 'sig', 'mu', 'mu2', 'sk', 'nbatch', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'k_sign'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 4.049 GB.
INFO: [RTMG 210-279] Implementing memory 'k_sign_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k_sign_make_seed_rho_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'k_sign_ntt_layer_Pipeline_VITIS_LOOP_1600_1_zetas65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k_sign_make_seed_gamma_seed_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k_sign_repeatl_int_1_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k_sign_montgomery_add_Pipeline_VITIS_LOOP_1885_1_VITIS_LOOP_1887_2_VITIS_LOOP_1888_3bkb_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k_sign_challenge_buf_i_i_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k_sign_challenge_c_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k_sign_repeat_int_s_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k_sign_repeat_int_1_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k_sign_repeat_int_2_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ret_c_U(k_sign_fifo_w64_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sig_c_U(k_sign_fifo_w64_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nonce_c_U(k_sign_fifo_w16_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c323_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_repr_U(k_sign_fifo_w1_d2000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_repr_0_U(k_sign_fifo_w1_d2000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_repr_1_U(k_sign_fifo_w1_d2000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_repr_2_U(k_sign_fifo_w1_d2000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_repr_3_U(k_sign_fifo_w1_d2000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_sk_U(k_sign_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_cast_loc_c424_channel_U(k_sign_fifo_w31_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_cast12_loc_c432_channel_U(k_sign_fifo_w25_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c441_channel_U(k_sign_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c443_channel_U(k_sign_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c449_channel_U(k_sign_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c451_channel_U(k_sign_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c455_channel_U(k_sign_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c447_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c448_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c450_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c453_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c454_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_rho_U(k_sign_fifo_w8_d36_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_key_U(k_sign_fifo_w8_d36_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_s1_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_s2_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_t0_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_mu_0_U(k_sign_fifo_w8_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c446_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_rhoprime_U(k_sign_fifo_w8_d68_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c452_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_seed_U(k_sign_fifo_w8_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_cast_loc_c_U(k_sign_fifo_w31_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_mat_buf_U(k_sign_fifo_w24_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_mat_U(k_sign_fifo_w32_d15360_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_signal_rej_U(k_sign_fifo_w32_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_mat_r_U(k_sign_fifo_w32_d15360_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_loc_channel_U(k_sign_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1662_loc_c396_channel_U(k_sign_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1662_loc_c398_channel_U(k_sign_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1662_1_loc_c400_channel_U(k_sign_fifo_w32_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c415_channel_U(k_sign_fifo_w25_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c423_channel_U(k_sign_fifo_w25_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_8_0_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_1_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1662_loc_c397_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_0_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_1_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c422_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_0_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_1_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c421_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_0_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_1_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c420_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_0_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_1_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c419_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_0_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_1_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c418_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_0_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_1_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c417_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_0_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_1_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c416_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_0_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_1_3_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_s1_t_U(k_sign_fifo_w32_d2560_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_s1_t_r_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c444_U(k_sign_fifo_w19_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1662_3_loc_channel_U(k_sign_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c343_channel_U(k_sign_fifo_w32_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c345_channel_U(k_sign_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c347_channel_U(k_sign_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c370_channel_U(k_sign_fifo_w25_d24_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c378_channel_U(k_sign_fifo_w25_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c386_channel_U(k_sign_fifo_w25_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_loc_c387_channel_U(k_sign_fifo_w32_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_8_0_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_1_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c346_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_0_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_1_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c385_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_0_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_1_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c384_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_0_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_1_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c383_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_0_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_1_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c382_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_0_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_1_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c381_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_0_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_1_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c380_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_0_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_1_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c379_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_0_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_1_2_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_s2_t_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_s2_t_r_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_0_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_1_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c344_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_0_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_1_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c377_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_0_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_1_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c376_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_0_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_1_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c375_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_0_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_1_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c374_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_0_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_1_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c373_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_0_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_1_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c372_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_0_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_1_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c371_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_0_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_1_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_t0_t_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_t0_t_r_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c445_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_seed_gamma_U(k_sign_fifo_w16_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_buf_gamma_U(k_sign_fifo_w32_d1536_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_cast12_loc_c431_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_y_U(k_sign_fifo_w32_d2560_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1662_loc_c395_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_z_U(k_sign_fifo_w32_d2560_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_y_1_U(k_sign_fifo_w32_d2560_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_0_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1662_loc_c394_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_0_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c414_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_0_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c413_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_0_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c412_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_0_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c411_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_0_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c410_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_0_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c409_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_0_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c408_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_0_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_1_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c407_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1662_loc_c393_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_z_t_U(k_sign_fifo_w32_d2560_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c442_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_z_rl_U(k_sign_fifo_w32_d2560_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln2515_loc_channel_U(k_sign_fifo_w32_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_m_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_loc_c_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c342_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_r_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_0_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_1_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c341_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_0_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_1_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c369_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_0_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_1_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c368_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_0_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_1_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c367_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_0_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_1_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c366_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_0_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_1_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c365_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_0_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_1_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c364_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_0_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_1_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c363_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_0_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_1_4_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c354_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c362_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c340_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_i_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c339_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_f_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c338_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_c_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c337_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_d_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w0_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c329_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c336_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_d_0_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_d_1_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_p_U(k_sign_fifo_w8_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_mu_1_U(k_sign_fifo_w8_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_mu_1_r_U(k_sign_fifo_w8_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c440_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_sig_U(k_sign_fifo_w8_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln2534_loc_channel_U(k_sign_fifo_w32_d39_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_sig_0_U(k_sign_fifo_w8_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_sig_1_U(k_sign_fifo_w8_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c435_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c437_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c439_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_signal_ch_U(k_sign_fifo_w32_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_cp_U(k_sign_fifo_w32_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_0_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_1_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1662_1_loc_c399_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_0_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_1_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_cast12_loc_c430_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_0_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_1_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_cast12_loc_c429_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_0_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_1_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_cast12_loc_c428_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_0_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_1_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_cast12_loc_c427_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_0_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_1_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_cast12_loc_c426_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_0_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_1_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_cast12_loc_c425_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_0_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_1_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_cast12_loc_c_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_0_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_1_5_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1662_1_loc_c_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_cp_t_U(k_sign_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_cp_t_0_U(k_sign_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_cp_t_1_U(k_sign_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_cp_t_2_U(k_sign_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c438_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_cp_t_0_r_U(k_sign_fifo_w32_d2560_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1662_loc_c392_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_z_m_U(k_sign_fifo_w32_d2560_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_0_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_1_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1662_loc_c391_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_0_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_1_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c406_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_0_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_1_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c405_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_0_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_1_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c404_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_0_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_1_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c403_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_0_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_1_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c402_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_0_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_1_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c401_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_0_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_1_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_cast_loc_c_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_0_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_1_6_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1662_loc_c390_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_z_i_U(k_sign_fifo_w32_d2560_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1662_loc_c389_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_z_f_U(k_sign_fifo_w32_d2560_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1662_loc_c388_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_z_a_U(k_sign_fifo_w32_d2560_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1662_loc_c_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_z_r_U(k_sign_fifo_w32_d2560_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_z_r_0_U(k_sign_fifo_w32_d2560_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_z_r_1_U(k_sign_fifo_w32_d2560_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_signal_z_U(k_sign_fifo_w32_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c436_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_cp_t_1_r_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c335_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_h_m_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_0_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_1_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c334_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_0_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_1_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c361_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_0_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_1_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c360_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_0_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_1_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c359_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_0_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_1_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c358_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_0_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_1_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c357_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_0_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_1_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c356_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_0_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_1_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c355_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_0_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_1_7_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c333_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_h_i_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c332_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_h_f_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c331_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w0_s_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c330_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w0_r_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w0_r_0_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w0_r_1_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_signal_w0_U(k_sign_fifo_w32_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c433_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c434_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_cp_t_2_r_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c328_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_h_m_2_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_0_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_1_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c327_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_0_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_1_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c353_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_0_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_1_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c352_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_0_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_1_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c351_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_0_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_1_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c350_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_0_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_1_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c349_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_0_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_1_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c348_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_0_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_1_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c_U(k_sign_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_0_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_1_8_U(k_sign_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c326_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_h_i_2_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c325_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_h_f_2_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1662_loc_c324_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_h_r_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_h_r_0_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_h_r_1_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_signal_h_U(k_sign_fifo_w32_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w0_a_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_2_loc_c_U(k_sign_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_h_h_U(k_sign_fifo_w32_d3072_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_signal_n_U(k_sign_fifo_w32_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_sig_p_U(k_sign_fifo_w8_d6618_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_make_seed_gamma_U0_U(k_sign_start_for_make_seed_gamma_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_discard_U0_U(k_sign_start_for_write_discard_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_quadruple_bool_U0_U(k_sign_start_for_quadruple_bool_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_make_seed_U0_U(k_sign_start_for_make_seed_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_repeatl_int_U0_U(k_sign_start_for_repeatl_int_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_repeatk_int_U0_U(k_sign_start_for_repeatk_int_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_repeatk_int_1_U0_U(k_sign_start_for_repeatk_int_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_shake_key_mu_U0_U(k_sign_start_for_shake_key_mu_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_repeatkl_int_U0_U(k_sign_start_for_repeatkl_int_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_rej_uniform_U0_U(k_sign_start_for_rej_uniform_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_int_U0_U(k_sign_start_for_merge_int_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_1_U0_U(k_sign_start_for_ntt_layer_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_2_U0_U(k_sign_start_for_ntt_layer_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_3_U0_U(k_sign_start_for_ntt_layer_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_4_U0_U(k_sign_start_for_ntt_layer_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_5_U0_U(k_sign_start_for_ntt_layer_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_6_U0_U(k_sign_start_for_ntt_layer_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_7_U0_U(k_sign_start_for_ntt_layer_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_montgomery_1_U0_U(k_sign_start_for_montgomery_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_int_1_U0_U(k_sign_start_for_merge_int_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_9_U0_U(k_sign_start_for_ntt_layer_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_10_U0_U(k_sign_start_for_ntt_layer_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_11_U0_U(k_sign_start_for_ntt_layer_11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_12_U0_U(k_sign_start_for_ntt_layer_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_13_U0_U(k_sign_start_for_ntt_layer_13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_14_U0_U(k_sign_start_for_ntt_layer_14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_15_U0_U(k_sign_start_for_ntt_layer_15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_montgomery_2_U0_U(k_sign_start_for_montgomery_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_int_2_U0_U(k_sign_start_for_merge_int_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_17_U0_U(k_sign_start_for_ntt_layer_17_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_18_U0_U(k_sign_start_for_ntt_layer_18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_19_U0_U(k_sign_start_for_ntt_layer_19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_20_U0_U(k_sign_start_for_ntt_layer_20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_21_U0_U(k_sign_start_for_ntt_layer_21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_22_U0_U(k_sign_start_for_ntt_layer_22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_23_U0_U(k_sign_start_for_ntt_layer_23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_montgomery_3_U0_U(k_sign_start_for_montgomery_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_repeatl_int_1_U0_U(k_sign_start_for_repeatl_int_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_32_U0_U(k_sign_start_for_ntt_layer_32_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_split_int_3_U0_U(k_sign_start_for_split_int_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_add_U0_U(k_sign_start_for_add_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_int_3_U0_U(k_sign_start_for_merge_int_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_25_U0_U(k_sign_start_for_ntt_layer_25_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_26_U0_U(k_sign_start_for_ntt_layer_26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_27_U0_U(k_sign_start_for_ntt_layer_27_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_28_U0_U(k_sign_start_for_ntt_layer_28_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_29_U0_U(k_sign_start_for_ntt_layer_29_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_30_U0_U(k_sign_start_for_ntt_layer_30_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_31_U0_U(k_sign_start_for_ntt_layer_31_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pack_U0_U(k_sign_start_for_pack_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_split_int_4_U0_U(k_sign_start_for_split_int_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_int_4_U0_U(k_sign_start_for_merge_int_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_1_U0_U(k_sign_start_for_invntt_layer_int_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_2_U0_U(k_sign_start_for_invntt_layer_int_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_3_U0_U(k_sign_start_for_invntt_layer_int_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_4_U0_U(k_sign_start_for_invntt_layer_int_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_5_U0_U(k_sign_start_for_invntt_layer_int_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_6_U0_U(k_sign_start_for_invntt_layer_int_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_7_U0_U(k_sign_start_for_invntt_layer_int_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reducef_U0_U(k_sign_start_for_reducef_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_caddq_U0_U(k_sign_start_for_caddq_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pdecompose_U0_U(k_sign_start_for_pdecompose_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_duplicate_int_1_U0_U(k_sign_start_for_duplicate_int_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_shake_mu_p_U0_U(k_sign_start_for_shake_mu_p_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_challenge_U0_U(k_sign_start_for_challenge_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pack_sig_U0_U(k_sign_start_for_pack_sig_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_repeat_int_U0_U(k_sign_start_for_repeat_int_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_repeat_int_1_U0_U(k_sign_start_for_repeat_int_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_repeat_int_2_U0_U(k_sign_start_for_repeat_int_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_int_5_U0_U(k_sign_start_for_merge_int_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_33_U0_U(k_sign_start_for_ntt_layer_33_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_34_U0_U(k_sign_start_for_ntt_layer_34_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_35_U0_U(k_sign_start_for_ntt_layer_35_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_36_U0_U(k_sign_start_for_ntt_layer_36_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_37_U0_U(k_sign_start_for_ntt_layer_37_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_38_U0_U(k_sign_start_for_ntt_layer_38_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_39_U0_U(k_sign_start_for_ntt_layer_39_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_triple_int_U0_U(k_sign_start_for_triple_int_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_chknorm_U0_U(k_sign_start_for_chknorm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_split_int_6_U0_U(k_sign_start_for_split_int_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_8_U0_U(k_sign_start_for_invntt_layer_int_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_int_6_U0_U(k_sign_start_for_merge_int_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_9_U0_U(k_sign_start_for_invntt_layer_int_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_10_U0_U(k_sign_start_for_invntt_layer_int_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_11_U0_U(k_sign_start_for_invntt_layer_int_11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_12_U0_U(k_sign_start_for_invntt_layer_int_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_13_U0_U(k_sign_start_for_invntt_layer_int_13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_14_U0_U(k_sign_start_for_invntt_layer_int_14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_15_U0_U(k_sign_start_for_invntt_layer_int_15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reducef_1_U0_U(k_sign_start_for_reducef_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reduce32_1_U0_U(k_sign_start_for_reduce32_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_duplicate_int_2_U0_U(k_sign_start_for_duplicate_int_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_chknorm_1_U0_U(k_sign_start_for_chknorm_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_split_int_7_U0_U(k_sign_start_for_split_int_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_16_U0_U(k_sign_start_for_invntt_layer_int_16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_int_7_U0_U(k_sign_start_for_merge_int_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_17_U0_U(k_sign_start_for_invntt_layer_int_17_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_18_U0_U(k_sign_start_for_invntt_layer_int_18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_19_U0_U(k_sign_start_for_invntt_layer_int_19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_20_U0_U(k_sign_start_for_invntt_layer_int_20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_21_U0_U(k_sign_start_for_invntt_layer_int_21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_22_U0_U(k_sign_start_for_invntt_layer_int_22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_23_U0_U(k_sign_start_for_invntt_layer_int_23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reducef_2_U0_U(k_sign_start_for_reducef_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sub_U0_U(k_sign_start_for_sub_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reduce32_2_U0_U(k_sign_start_for_reduce32_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_duplicate_int_3_U0_U(k_sign_start_for_duplicate_int_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_chknorm_2_U0_U(k_sign_start_for_chknorm_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_make_hint_U0_U(k_sign_start_for_make_hint_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_split_int_8_U0_U(k_sign_start_for_split_int_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_24_U0_U(k_sign_start_for_invntt_layer_int_24_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_int_8_U0_U(k_sign_start_for_merge_int_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_25_U0_U(k_sign_start_for_invntt_layer_int_25_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_26_U0_U(k_sign_start_for_invntt_layer_int_26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_27_U0_U(k_sign_start_for_invntt_layer_int_27_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_28_U0_U(k_sign_start_for_invntt_layer_int_28_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_29_U0_U(k_sign_start_for_invntt_layer_int_29_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_30_U0_U(k_sign_start_for_invntt_layer_int_30_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_31_U0_U(k_sign_start_for_invntt_layer_int_31_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reducef_3_U0_U(k_sign_start_for_reducef_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reduce32_3_U0_U(k_sign_start_for_reduce32_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_duplicate_int_4_U0_U(k_sign_start_for_duplicate_int_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_add_1_U0_U(k_sign_start_for_add_1_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'k_sign_repr_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 53.86 seconds. CPU system time: 1.95 seconds. Elapsed time: 86.39 seconds; current allocated memory: 4.059 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 27.15 seconds. CPU system time: 0.17 seconds. Elapsed time: 28.58 seconds; current allocated memory: 4.126 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for k_sign.
INFO: [VLOG 209-307] Generating Verilog RTL for k_sign.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 212.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 355.94 seconds. CPU system time: 9.81 seconds. Elapsed time: 481.75 seconds; current allocated memory: 3.016 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
ipx::update_checksums: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:10 . Memory (MB): peak = 2713.734 ; gain = 0.000 ; free physical = 77886 ; free virtual = 209854
Running package_xo -xo_path /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.3/.temps/k_sign.hw.3.step1/k_sign/k_sign/solution/impl/export.xo -kernel_name k_sign -kernel_xml /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.3/.temps/k_sign.hw.3.step1/k_sign/k_sign/solution/impl/ip/../kernel/kernel.xml -kernel_files /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xsrc/k_sign.cpp -ip_directory /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.3/.temps/k_sign.hw.3.step1/k_sign/k_sign/solution/impl/ip/ip_unzip_dir -design_xml /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.3/.temps/k_sign.hw.3.step1/k_sign/k_sign/solution/.autopilot/db/k_sign.design.xml -debug_directory /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.3/.temps/k_sign.hw.3.step1/k_sign/k_sign/solution/.debug -hls_directory /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.3/.temps/k_sign.hw.3.step1/k_sign/k_sign/solution/impl/ip/hls_files
package_xo: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2713.734 ; gain = 0.000 ; free physical = 74055 ; free virtual = 206086
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 14:07:24 2023...
INFO: [HLS 200-802] Generated output file k_sign/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 158.27 seconds. CPU system time: 23.59 seconds. Elapsed time: 221.44 seconds; current allocated memory: 29.387 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 516.1 seconds. Total CPU system time: 33.94 seconds. Total elapsed time: 706.52 seconds; peak allocated memory: 4.155 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Sep 15 14:07:30 2023...
