%s(): ImBalPhase=%d, ImBalGain=%d
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetTxModemSel: Wrong Rat(%d)
[HALTXF] SetTxModemSel: TX_MODEM_SEL(%d), TXF_MODEM_SEL(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] HALTXF_SetToneGen(TX%d): gen_mode(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetIQCompensation(TX%d): compensation(CI: %d, CQ: %d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetDCCompensation(TX%d): compensation(DI: %d, DQ: %d)
[HALTXC_SetTone] RFD_TXF_CLK_EN 0x%x, RFD_TXF_FEEDBACK_ANT_SEL 0x%x, RFD_TXF_FEEDBACK_DUMP 0x%x, RFD_TXF_FEEDBACK_CTRL 0x%x, RFD_TXF_FEEDBACK_DUMP_LEN 0x%x, RFD_TXF_FEEDBACK_TX_DELAY 0x%x, RFD_UL0_DMIXER_TONE 0x%x, RFD_UL0_DMIXER_FREQ_OFFSET 0x%x
[HALTXC_SetTone] RFD_UL0_DMIXER_TONE 0x%x, RFD_UL0_DMIXER_FREQ_OFFSET 0x%x, RFD_UL0_DMIXER_FREQ_OFFSET 0x%x
[HALTXC_SetTone] RFD_UL0_DMIXER_TONE 0x%x, RFD_UL0_DMIXER_FREQ_OFFSET 0x%x, RFD_UL0_DMIXER_FREQ_OFFSET 0x%x
[HALTXC_SetTone] UL0_3G_CORDIC_TONE 0x%x, UL0_3G_CORDIC_TONE_FREQ 0x%x, UL0_3G_CORDIC_TONE_DELTA_PHI 0x%x, UL0_3G_CORDIC_TONE 0x%x, RFD_TXF_FILTER_TEST_OUT 0x%x, UL_TXF_CLK_L2_SW_CTRL 0x%x, UL_TXF_CLK_SW_OV_EN 0x%x
[HALTXF_SetDAC] Txpath %d, RFD_UL0_DAC_CFG 0x%x, RFD_DAC0_CTL 0x%x, RFD_DAC0_CTR_CM 0x%x, RFD_DAC0_CTR_I 0x%x, RFD_DAC0_CTR_Q 0x%x, RFD_DAC0_DIGI_IN 0x%x
[HALTXF_SetDAC] RFD_UL0_TXF_CFG 0x%x, RFD_UL0_INTP_ON 0x%x, RFD_UL0_CFR_CLIPPING_LIMT 0x%x, RFD_UL0_CFR 0x%x, RFD_UL0_DPD_SEL 0x%x, RFD_UL0_DPD_AMAM_GAIN 0x%x, RFD_UL0_DMIXER_FREQ_OFFSET 0x%x
[HALTXF_SetDAC] RFD_UL0_DMIXER_PHASE_OFFSET 0x%x, RFD_UL0_PLL_PHASE_COMPEN 0x%x, RFD_UL0_DAC_CFG 0x%x, RFD_TXF_IN_SWAP 0x%x, RFD_TXF_OUT_SWAP 0x%x, RFD_TXF_DVALID_CLK0 0x%x, RFD_TXF_CLK_EN 0x%x
[HALTXF_SetDAC] Txpath %d, RFD_UL1_DAC_CFG 0x%x, RFD_DAC1_CTL 0x%x, RFD_DAC1_CTR_CM 0x%x, RFD_DAC1_CTR_I 0x%x, RFD_DAC1_CTR_Q 0x%x, RFD_DAC1_DIGI_IN 0x%x
[HALTXF_SetDAC] RFD_UL1_TXF_CFG 0x%x, RFD_UL1_INTP_ON 0x%x, RFD_UL1_CFR_CLIPPING_LIMT 0x%x, RFD_UL1_CFR 0x%x, RFD_UL1_DPD_SEL 0x%x, RFD_UL1_DPD_AMAM_GAIN 0x%x, RFD_UL1_DMIXER_FREQ_OFFSET 0x%x
[HALTXF_SetDAC] RFD_UL1_DMIXER_PHASE_OFFSET 0x%x, RFD_UL1_PLL_PHASE_COMPEN 0x%x, RFD_UL1_DAC_CFG 0x%x, RFD_TXF_IN_SWAP 0x%x, RFD_TXF_OUT_SWAP 0x%x, RFD_TXF_DVALID_CLK1 0x%x, RFD_TXF_CLK_EN 0x%x
[HALTXF_SetDAC] RFD_TXF_EN 0x%x RFD_UL0_TXF_CFG 0x%x, RFD_UL1_TXF_CFG 0x%x, ULx_VALID_CLK[0] 0x%x, ULx_VALID_CLK[1] 0x%x, UL_TXFILTER_MUX[0].ULx_FILT_OUT_SEL 0x%x
[MARCONI] Dump MSpeedy = 0x%03x , 0x%08x
[HALTX_pREG_TXFILTER] UL0_3G_FREQ_SFT_BYPASS 0x%x, ULx_VALID_CLK 0x%x, UL_TXFILTER_MUX[0].ULx_FILT_OUT_SEL 0x%x, UL0_3G_DGC_GAIN 0x%x, TXF_MODEM_SEL 0x%x, UL0_3G_DGC_BYPASS_EN 0x%x, UL0_3G_INTP_BYPASS 0x%x
[HALTX_pREG_TXFILTER] UL_TXF_CLK_L2_SW_CTRL 0x%x, UL_TXF_CLK_SW_OV_EN 0x%x
[HALTX_RFD] RFD_TXF_MPR_EN 0x%x, RFD_TXF_MPR_CFG 0x%x, RFD_TXF_MPR_DELAY_VAL 0x%x, RFD_TXF_DVALID_CLK0 0x%x, RFD_UL0_INTP_ON 0x%x, RFD_TXF_MPR_LEN 0x%x
[HALTX_URTG] RFD_HTX_EMUL 0x%x, RFD_HTX_DLY 0x%x, RFD_HFLT_DLY 0x%x, RFD_PHASE_ADJ_MON 0x%x, RFD_HTX_CH_INFO 0x%x, RFD_HTX_PRACH 0x%x, RFD_HTX_PRACH_PRE_EN 0x%x
[HALTX_URTG] RFD_HTX_PRACH_START 0x%x, RFD_HTX_AICH 0x%x, RFD_HTX_SYNC 0x%x, RFD_HTX_SYNC_MODE 0x%x, RFD_HTX_FILTER_DELAY 0x%x, RFD_HTX_URTG 0x%x
[HALTXF] %s: Wrong %s(%d)
[HALTXF] InitTxFilter: rRFD_TXF_CLK_EN(0x%X), RFD_TXF_MPR_EN(0x%X), RFD_TXF_MPR_LEN(0x%X), RFD_TXF_DVALID_CLK0(0x%X), RFD_HTX_URTG(0x%X)
[HALTXF] InitTxFilter: Wrong Rat(%d)
[HALTXF] InitTxFilter: rfic_version(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetMuxSub6: Wrong Rat(%d)
[HALTXF] SetMuxSub6: UL_TXFILTER_MUX[0].ULx_FILT_OUT_SEL(0x%X)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] ConfigTxFilter[START]: rat(%d), Tx(%d), enable(%d) dac_path(%d)
[HALTXF] SetDAC: Wrong Rat(%d)
[HALTXF] ConfigTxFilter[END]
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetTxClockGating: Wrong Rat(%d)
[HALTXF] SetTxClockGating: UL_TXF_CLK_REG_SLICE_OV_EN(0x%X)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetTxSharedmemSel: Wrong Rat(%d)
[HALTXF] SetTxSharedmemSel: TX_SHAREDMEM_SEL(%d), TX_MOD_SHAREDMEM_SEL(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetTxFilterEnable: RFD_TXF_EN(0x%X)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetRfdInterpolator: Wrong Rat(%d)
[HALTXF] SetRfdInterpolator: RFD_UL0_INTP_ON(0x%X),UL_TXFILTER_INTP[0].UL_INTPx_ON(0x%X)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] Set3G: Wrong Rat(%d)
[HALTXF] Set3G: UL0_3G_FREQ_SFT_BYPASS(0x%X), BFTD_CTRL(0x%X)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetRfdTxfCfg: Wrong Rat(%d)
[HALTXF] SetRfdTxfCfg: RFD_UL0_TXF_CFG(0x%X)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetOutSwap: Error! Worng value: dac_path(%d)
[HALTXF] SetMarSync: Wrong Rat(%d)
[HALTXF] SetOutSwap: RFD_TXF_OUT_SWAP(0x%X)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetRfdDacCfg: Wrong Rat(%d)
[HALTXF] SetRfdDacCfg: RFD_UL%d_DAC_CFG(0x%X)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetDAC: Dac(%d), RFD_DACx_CTL(0x%X), RFD_DACx_CTR_CM(0x%X), RFD_DACx_CTR_I(0x%X), RFD_DACx_CTR_Q(0x%X), RFD_DACx_DIGI_IN(0x%X)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF][DUMY] DisableDACRegs
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] HALTXF_ConfigCal(TX%d): freq(%d), level(%d)
[SADS] Skip HALTXF_SetDMixerFreq
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetTxDmixerFreq: tx(%d), mode(%d), freq(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] HALTXF_SetDigitGain: Wrong tx_path(%d)
[HALTXF] HALTXF_SetDigitGain(TX%d): idx(%d), gain(%d)
HALTXF_SetDacOnOffControl, selectedAS : %d rachState : %d
SetTxClkGating: Worng value: set_lv(%d)
CRC_BUF[%d] 0x%x
EDCH_BUF2[%d] 0x%x
EDCH_BUF2[%d] 0x%x
EDCH_BUF3[%d] 0x%x
EDCH_BUF3[%d] 0x%x
EDCH_BUF2[%d] 0x%x
EDCH_BUF2[%d] 0x%x
EDCH_BUF2[%d] 0x%x
EDCH_BUF3[%d] 0x%x
EDCH_BUF3[%d] 0x%x
EDCH_BUF3[%d] 0x%x
EDCH_BUF2[%d] 0x%x
EDCH_BUF2[%d] 0x%x
EDCH_BUF2[%d] 0x%x
EDCH_BUF2[%d] 0x%x
EDCH_BUF3[%d] 0x%x
EDCH_BUF3[%d] 0x%x
EDCH_BUF3[%d] 0x%x
EDCH_BUF3[%d] 0x%x
%s(): state=%d
COD_BUF dump %d: 0x%x 0x%x 0x%x 0x%x
DINT1_BUF dump %d: 0x%x
DCH0_BUF dump %d: 0x%x
DCH1_BUF dump %d: 0x%x
EDCH0_BUF dump %d: 0x%x
EDCH1_BUF dump %d: 0x%x
EDCH_BUF2 dump %d: 0x%x
EDCH_BUF3 dump %d: 0x%x
DCH1_BUF [%d] = 0x%x
CRC Buff:
[HALTX_URTG] ELA_TRIG_START_END.ELA_TRIG_START 0x%x
[HALTX_URTG] ELA_TRIG_START_END.ELA_TRIG_END 0x%x
TX PATH : %d
[HALTXF_PATH %d] RFD_DAC0_CTL( 0x%x) / RFD_DAC0_DIGI_IN ( 0x%x) / RFD_DAC0_CTR_I ( 0x%x) / RFD_DAC0_CTR_Q ( 0x%x) / RFD_DAC0_CTR_CM ( 0x%x)
[HALTXF_PATH %d] RFD_DAC1_CTL( 0x%x) / RFD_DAC1_DIGI_IN ( 0x%x) / RFD_DAC1_CTR_I ( 0x%x) / RFD_DAC1_CTR_Q ( 0x%x) / RFD_DAC1_CTR_CM ( 0x%x)
[RFD REG DUMP] WCDMA URTG HISpeedy: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
===============================================================================================================
[RFD REG DUMP] CDMA URTG HISpeedy: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
===============================================================================================================
[RFD REG DUMP] WCDMA TXF HISpeedy: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
===============================================================================================================
[RFD REG DUMP] WCDMA TXF HISpeedy: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
===============================================================================================================
[RFD REG DUMP] WCDMA TXF HISpeedy: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
===============================================================================================================
[RFD REG DUMP] WCDMA DAC HISpeedy: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
[TX] Tx: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
===============================================================================================================
[TX Filter] WCDMA Txfilter: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
[TX Filter] WCDMA Txfilter: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
[TX Filter] WCDMA Txfilter: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
[TX Filter] WCDMA Txfilter: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
[TX Filter] WCDMA Txfilter: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
===============================================================================================================
[TX] NR Tx: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
===============================================================================================================
[Tx] SYMBPROC: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
===============================================================================================================
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetMarSync: Wrong Rat(%d)
[HALTXF] SetMarSync: rat(%d)
HALTXF_SetLmacMon >> LMAC_SM_FORCE_INIT(0x%X), LMAC_SM_STOP_MON(0x%X)
HALTXF_PrnLmacMon >> LMAC_SM_STOP_IND(0x%X), LMAC_SM_STOP_MON(0x%X)
[HALTXF_SetDAC] Invalid ul_bw index for sub-6 (%d)
[HALTXF_SetDAC] DAC Setting for NR SUB6 tx_path(%d) nr_enable(%d) DacClkVal (%d) ul_bw(%d)
[HALTXF_SetDAC] Invalid ul_bw index for sub-6 (%d)
[HALTXF_SetDAC] DAC Setting for NR SUB6 tx_path(%d) nr_enable(%d) DacClkVal (%d) ul_bw(%d)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetDvalidAndValidClock: Wrong Rat(%d)
[HALTXF] CHx_STATUS[2].buf_rcnt %d, CHx_STATUS[2].unflw_state %d
Ch2_status_poll_cnt %d
[HALTXF] SetDvalidAndValidClock: tx_path(%d) RFD_TXF_DVALID_CLK0(0x%X), ULx_VALID_CLK(0x%X) MCW_CTRLS_UL_VALID_x(0x%x)
[HALTXF] %s: Wrong %s(%d)
[HALTXF] SetDvalidAndValidClock: Wrong Rat(%d)
[HALTXF] SetMcwCtrls: MCW_CTRLS_UL_VALID_x(0x%X), MCW_CTRLS_UL_FIFO_EN_x(0x%X)
[HALTXF][WARNING]NullFunc()!!
