{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 24 15:25:54 2021 " "Info: Processing started: Mon May 24 15:25:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "A\[1\] " "Info: Assuming node \"A\[1\]\" is an undefined clock" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "A\[0\] " "Info: Assuming node \"A\[0\]\" is an undefined clock" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux0 " "Info: Detected gated clock \"Mux0\" as buffer" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 16 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "A\[1\] register register Q Q 420.17 MHz Internal " "Info: Clock \"A\[1\]\" Internal fmax is restricted to 420.17 MHz between source register \"Q\" and destination register \"Q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q 1 REG LCFF_X30_Y35_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Q~0 2 COMB LCCOMB_X30_Y35_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 1; COMB Node = 'Q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Q Q~0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Q 3 REG LCFF_X30_Y35_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~0 Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Q Q~0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Q {} Q~0 {} Q {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A\[1\] destination 2.527 ns + Shortest register " "Info: + Shortest clock path from clock \"A\[1\]\" to destination register is 2.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns A\[1\] 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'A\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.150 ns) 1.766 ns Mux0 2 COMB LCCOMB_X30_Y35_N6 1 " "Info: 2: + IC(0.637 ns) + CELL(0.150 ns) = 1.766 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'Mux0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { A[1] Mux0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.537 ns) 2.527 ns Q 3 REG LCFF_X30_Y35_N5 2 " "Info: 3: + IC(0.224 ns) + CELL(0.537 ns) = 2.527 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { Mux0 Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 65.93 % ) " "Info: Total cell delay = 1.666 ns ( 65.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.861 ns ( 34.07 % ) " "Info: Total interconnect delay = 0.861 ns ( 34.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { A[1] Mux0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.527 ns" { A[1] {} A[1]~combout {} Mux0 {} Q {} } { 0.000ns 0.000ns 0.637ns 0.224ns } { 0.000ns 0.979ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A\[1\] source 2.527 ns - Longest register " "Info: - Longest clock path from clock \"A\[1\]\" to source register is 2.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns A\[1\] 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'A\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.150 ns) 1.766 ns Mux0 2 COMB LCCOMB_X30_Y35_N6 1 " "Info: 2: + IC(0.637 ns) + CELL(0.150 ns) = 1.766 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'Mux0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { A[1] Mux0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.537 ns) 2.527 ns Q 3 REG LCFF_X30_Y35_N5 2 " "Info: 3: + IC(0.224 ns) + CELL(0.537 ns) = 2.527 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { Mux0 Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 65.93 % ) " "Info: Total cell delay = 1.666 ns ( 65.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.861 ns ( 34.07 % ) " "Info: Total interconnect delay = 0.861 ns ( 34.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { A[1] Mux0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.527 ns" { A[1] {} A[1]~combout {} Mux0 {} Q {} } { 0.000ns 0.000ns 0.637ns 0.224ns } { 0.000ns 0.979ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { A[1] Mux0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.527 ns" { A[1] {} A[1]~combout {} Mux0 {} Q {} } { 0.000ns 0.000ns 0.637ns 0.224ns } { 0.000ns 0.979ns 0.150ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Q Q~0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Q {} Q~0 {} Q {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { A[1] Mux0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.527 ns" { A[1] {} A[1]~combout {} Mux0 {} Q {} } { 0.000ns 0.000ns 0.637ns 0.224ns } { 0.000ns 0.979ns 0.150ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Q {} } {  } {  } "" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "A\[0\] register register Q Q 420.17 MHz Internal " "Info: Clock \"A\[0\]\" Internal fmax is restricted to 420.17 MHz between source register \"Q\" and destination register \"Q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q 1 REG LCFF_X30_Y35_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Q~0 2 COMB LCCOMB_X30_Y35_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 1; COMB Node = 'Q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Q Q~0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Q 3 REG LCFF_X30_Y35_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~0 Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Q Q~0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Q {} Q~0 {} Q {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A\[0\] destination 2.758 ns + Shortest register " "Info: + Shortest clock path from clock \"A\[0\]\" to destination register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns A\[0\] 1 CLK PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; CLK Node = 'A\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.378 ns) 1.997 ns Mux0 2 COMB LCCOMB_X30_Y35_N6 1 " "Info: 2: + IC(0.640 ns) + CELL(0.378 ns) = 1.997 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'Mux0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { A[0] Mux0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.537 ns) 2.758 ns Q 3 REG LCFF_X30_Y35_N5 2 " "Info: 3: + IC(0.224 ns) + CELL(0.537 ns) = 2.758 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { Mux0 Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.894 ns ( 68.67 % ) " "Info: Total cell delay = 1.894 ns ( 68.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.864 ns ( 31.33 % ) " "Info: Total interconnect delay = 0.864 ns ( 31.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { A[0] Mux0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { A[0] {} A[0]~combout {} Mux0 {} Q {} } { 0.000ns 0.000ns 0.640ns 0.224ns } { 0.000ns 0.979ns 0.378ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A\[0\] source 2.758 ns - Longest register " "Info: - Longest clock path from clock \"A\[0\]\" to source register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns A\[0\] 1 CLK PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; CLK Node = 'A\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.378 ns) 1.997 ns Mux0 2 COMB LCCOMB_X30_Y35_N6 1 " "Info: 2: + IC(0.640 ns) + CELL(0.378 ns) = 1.997 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'Mux0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { A[0] Mux0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.537 ns) 2.758 ns Q 3 REG LCFF_X30_Y35_N5 2 " "Info: 3: + IC(0.224 ns) + CELL(0.537 ns) = 2.758 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { Mux0 Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.894 ns ( 68.67 % ) " "Info: Total cell delay = 1.894 ns ( 68.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.864 ns ( 31.33 % ) " "Info: Total interconnect delay = 0.864 ns ( 31.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { A[0] Mux0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { A[0] {} A[0]~combout {} Mux0 {} Q {} } { 0.000ns 0.000ns 0.640ns 0.224ns } { 0.000ns 0.979ns 0.378ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { A[0] Mux0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { A[0] {} A[0]~combout {} Mux0 {} Q {} } { 0.000ns 0.000ns 0.640ns 0.224ns } { 0.000ns 0.979ns 0.378ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Q Q~0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Q {} Q~0 {} Q {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { A[0] Mux0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { A[0] {} A[0]~combout {} Mux0 {} Q {} } { 0.000ns 0.000ns 0.640ns 0.224ns } { 0.000ns 0.979ns 0.378ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Q {} } {  } {  } "" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "A\[0\] S Q 7.095 ns register " "Info: tco from clock \"A\[0\]\" to destination pin \"S\" through register \"Q\" is 7.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A\[0\] source 2.758 ns + Longest register " "Info: + Longest clock path from clock \"A\[0\]\" to source register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns A\[0\] 1 CLK PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; CLK Node = 'A\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.378 ns) 1.997 ns Mux0 2 COMB LCCOMB_X30_Y35_N6 1 " "Info: 2: + IC(0.640 ns) + CELL(0.378 ns) = 1.997 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'Mux0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { A[0] Mux0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.537 ns) 2.758 ns Q 3 REG LCFF_X30_Y35_N5 2 " "Info: 3: + IC(0.224 ns) + CELL(0.537 ns) = 2.758 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { Mux0 Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.894 ns ( 68.67 % ) " "Info: Total cell delay = 1.894 ns ( 68.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.864 ns ( 31.33 % ) " "Info: Total interconnect delay = 0.864 ns ( 31.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { A[0] Mux0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { A[0] {} A[0]~combout {} Mux0 {} Q {} } { 0.000ns 0.000ns 0.640ns 0.224ns } { 0.000ns 0.979ns 0.378ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.087 ns + Longest register pin " "Info: + Longest register to pin delay is 4.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q 1 REG LCFF_X30_Y35_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.420 ns) 0.720 ns S~0 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(0.300 ns) + CELL(0.420 ns) = 0.720 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'S~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { Q S~0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(2.798 ns) 4.087 ns S 3 PIN PIN_C11 0 " "Info: 3: + IC(0.569 ns) + CELL(2.798 ns) = 4.087 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'S'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.367 ns" { S~0 S } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.218 ns ( 78.74 % ) " "Info: Total cell delay = 3.218 ns ( 78.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.869 ns ( 21.26 % ) " "Info: Total interconnect delay = 0.869 ns ( 21.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.087 ns" { Q S~0 S } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.087 ns" { Q {} S~0 {} S {} } { 0.000ns 0.300ns 0.569ns } { 0.000ns 0.420ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { A[0] Mux0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { A[0] {} A[0]~combout {} Mux0 {} Q {} } { 0.000ns 0.000ns 0.640ns 0.224ns } { 0.000ns 0.979ns 0.378ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.087 ns" { Q S~0 S } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.087 ns" { Q {} S~0 {} S {} } { 0.000ns 0.300ns 0.569ns } { 0.000ns 0.420ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] S 5.653 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"S\" is 5.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns A\[0\] 1 CLK PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; CLK Node = 'A\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.438 ns) 2.286 ns S~0 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(0.869 ns) + CELL(0.438 ns) = 2.286 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'S~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { A[0] S~0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(2.798 ns) 5.653 ns S 3 PIN PIN_C11 0 " "Info: 3: + IC(0.569 ns) + CELL(2.798 ns) = 5.653 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'S'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.367 ns" { S~0 S } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA01/CIRCUITO.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.215 ns ( 74.56 % ) " "Info: Total cell delay = 4.215 ns ( 74.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 25.44 % ) " "Info: Total interconnect delay = 1.438 ns ( 25.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.653 ns" { A[0] S~0 S } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.653 ns" { A[0] {} A[0]~combout {} S~0 {} S {} } { 0.000ns 0.000ns 0.869ns 0.569ns } { 0.000ns 0.979ns 0.438ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 24 15:25:55 2021 " "Info: Processing ended: Mon May 24 15:25:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
