// Seed: 3779440696
module module_0 (
    output wire id_0,
    input tri id_1,
    input wor id_2,
    output uwire id_3,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input supply0 id_9
);
  assign id_3 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    input tri1 id_2,
    output wor id_3,
    output wor id_4,
    output supply1 id_5,
    input tri0 id_6,
    output wor id_7,
    output uwire id_8,
    output supply1 id_9,
    input wor id_10,
    output tri id_11,
    input tri0 id_12,
    input uwire id_13,
    output wor id_14,
    input uwire id_15,
    input wire id_16,
    input tri id_17,
    input tri id_18
);
  assign id_9 = id_17 == id_2;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_5,
      id_17,
      id_6,
      id_17,
      id_10,
      id_2,
      id_2
  );
  assign modCall_1.id_7 = 0;
endmodule
