# DAY-1: Study and review various components of RISC-V based picoSoC
1. IC design component terminology
2. Introduction to RISC-V
3. RIC-V based SoC reference design
4. Introduction to open source EDA tools

Lab Activities on Day-1:
D1SK4-MCQ5 
![](1.PNG)
D1SK4 - MCQ6
![](5.PNG)
D1SK4 - MCQ7
![](8.PNG)
![](9.PNG)
![](10.PNG)
D1SK4 - MCQ8
![](12.PNG)
![](13.PNG)
![](14.PNG)
![](15.PNG)


# DAY-2: Chip planning strategies and introduction to foundry library cells
1.Chip floor planning consideration
2. Library Binding and placement
3. Cell design and characterization flow
4. General timing characterization parameters

Lab Activities on Day-2:
D2SK4 - MCQ5
![](day-2/1.PNG)
![](day-2/2.PNG)
![](day-2/3.PNG)
![](day-2/4.PNG)
![](day-2/5.PNG)
![](day-2/6.PNG)
![](day-2/7.PNG)
![](day-2/8.PNG)

# Day-3: Design and characterize one library cell using Magic Layout tool and ngspice
1. Labs for CMOS Inverter NGSPICE simulation
2. Euler's Path and Stick diagram for layout
3. Magic and post layout simulation
4. Inception of layout- CMOS fabrication model

Lab Activities on Day-3:

D3SK1 - MCQ5-7  
![](day-3/1.PNG)
D3SK1 - MCQ8-9
![](day-3/3.PNG)
![](day-3/4.PNG)
![](day-3/5.PNG)

D3SK1 - MCQ10
![](day-3/6.PNG)
![](day-3/8.PNG)
![](day-3/9.PNG)
![](day-3/10.PNG)
 
D3SK1 - MCQ11
![](day-3/11.PNG)
![](day-3/12.PNG)
![](day-3/13.PNG)
![](day-3/14.PNG)
![](day-3/15.PNG)

D3SK2 - MCQ1-3
![](day-3/16.PNG)
![](day-3/17.PNG)
![](day-3/18.PNG)
![](day-3/19.PNG)

D3SK3 - MCQ3-4
![](day-3/20.PNG)
![](day-3/22.PNG)

D3SK3 - MCQ5
![](day-3/23.PNG)
![](day-3/24.PNG)
![](day-3/27.PNG)
![](day-3/28.PNG)


# Day-4 Pre-layout timing analysis and importance of good clock tree
1. Timing modelling using Delay table
2. Timing analysis using ideal clock
3. Clock tree synthesis and signal Integrity
4. Timing analysis with real clocks

Lab Activities on Day-4:

D4SK1 - MCQ6
![](day-4/1.PNG)







