{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661428655831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661428655832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 25 08:57:35 2022 " "Processing started: Thu Aug 25 08:57:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661428655832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661428655832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VerilogWarmup -c VerilogWarmup " "Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogWarmup -c VerilogWarmup" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661428655832 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1661428656860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogwarmup.v 2 2 " "Found 2 design units, including 2 entities, in source file verilogwarmup.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661428656911 ""} { "Info" "ISGN_ENTITY_NAME" "2 VerilogWarmup " "Found entity 2: VerilogWarmup" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661428656911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661428656911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "truthtable.v 1 1 " "Found 1 design units, including 1 entities, in source file truthtable.v" { { "Info" "ISGN_ENTITY_NAME" "1 command_truth_table " "Found entity 1: command_truth_table" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661428656914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661428656914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commandissuer.v 1 1 " "Found 1 design units, including 1 entities, in source file commandissuer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_command_issuer " "Found entity 1: mem_command_issuer" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661428656916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661428656916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s VerilogWarmup.v(80) " "Verilog HDL Implicit Net warning at VerilogWarmup.v(80): created implicit net for \"s\"" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661428656916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x VerilogWarmup.v(81) " "Verilog HDL Implicit Net warning at VerilogWarmup.v(81): created implicit net for \"x\"" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661428656916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y VerilogWarmup.v(82) " "Verilog HDL Implicit Net warning at VerilogWarmup.v(82): created implicit net for \"y\"" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661428656916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m VerilogWarmup.v(84) " "Verilog HDL Implicit Net warning at VerilogWarmup.v(84): created implicit net for \"m\"" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661428656916 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ba_in TruthTable.v(95) " "Verilog HDL error at TruthTable.v(95): object \"ba_in\" is not declared" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 95 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1661428656917 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ba TruthTable.v(105) " "Verilog HDL Procedural Assignment error at TruthTable.v(105): object \"ba\" on left-hand side of assignment must have a variable data type" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 105 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1661428656917 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ba_in TruthTable.v(105) " "Verilog HDL error at TruthTable.v(105): object \"ba_in\" is not declared" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 105 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1661428656917 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ba TruthTable.v(115) " "Verilog HDL Procedural Assignment error at TruthTable.v(115): object \"ba\" on left-hand side of assignment must have a variable data type" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 115 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1661428656917 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ba_in TruthTable.v(115) " "Verilog HDL error at TruthTable.v(115): object \"ba_in\" is not declared" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 115 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1661428656917 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ba TruthTable.v(125) " "Verilog HDL Procedural Assignment error at TruthTable.v(125): object \"ba\" on left-hand side of assignment must have a variable data type" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 125 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1661428656917 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ba_in TruthTable.v(125) " "Verilog HDL error at TruthTable.v(125): object \"ba_in\" is not declared" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 125 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1661428656917 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ba TruthTable.v(135) " "Verilog HDL Procedural Assignment error at TruthTable.v(135): object \"ba\" on left-hand side of assignment must have a variable data type" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 135 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1661428656917 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ba_in TruthTable.v(135) " "Verilog HDL error at TruthTable.v(135): object \"ba_in\" is not declared" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 135 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1661428656917 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ba TruthTable.v(145) " "Verilog HDL Procedural Assignment error at TruthTable.v(145): object \"ba\" on left-hand side of assignment must have a variable data type" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 145 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1661428656917 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ba_in TruthTable.v(145) " "Verilog HDL error at TruthTable.v(145): object \"ba_in\" is not declared" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 145 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1661428656917 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CMD_BST TruthTable.v(158) " "Verilog HDL error at TruthTable.v(158): object \"CMD_BST\" is not declared" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 158 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1661428656917 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CMD_BST TruthTable.v(188) " "Verilog HDL error at TruthTable.v(188): object \"CMD_BST\" is not declared" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 188 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1661428656917 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 13 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661428656992 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 25 08:57:36 2022 " "Processing ended: Thu Aug 25 08:57:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661428656992 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661428656992 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661428656992 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661428656992 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 15 s 5 s " "Quartus II Full Compilation was unsuccessful. 15 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661428657574 ""}
