Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 90c15a37356346fab2a6c808b3a209c1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_toplevel_behav xil_defaultlib.testbench_toplevel xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2065] size mismatch between entity and component port [/home/yangz0e/Desktop/top-k-streaming/top-k-streaming.srcs/sim_1/new/testbench_toplevel.vhd:70]
WARNING: [VRFC 10-2065] size mismatch between entity and component port [/home/yangz0e/Desktop/top-k-streaming/top-k-streaming.srcs/sim_1/new/testbench_toplevel.vhd:70]
WARNING: [VRFC 10-3091] actual bit length 513 differs from formal bit length 512 for port 'tx_data_TDATA' [/home/yangz0e/Desktop/top-k-streaming/top-k-streaming.srcs/sources_1/new/tcp_top_loopback.v:231]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
