// PLL initialization script for RH850/F1L

//A MOSCC  L 0x04   // MainOSC gain (20 MHz < MainOSC frequency <= 24 MHz)
//A MOSCC  L 0x05   // MainOSC gain (16 MHz < MainOSC frequency <= 20 MHz)
A MOSCC  L 0x06   // MainOSC gain (8 MHz < MainOSC frequency <= 16 MHz)
//A MOSCC  L 0x07   // MainOSC gain (MainOSC frequency = 8 MHz)
A MOSCST L 0xFFFF // MainOSC stabilization time (max)
A PROTCMD0 L 0xA5 // MainOSC trigger enable (protected write)
A MOSCE L 0x01
A MOSCE L 0xFFFFFFFE
A MOSCE L 0x01
C MOSCS L 0x04 0x04 10  // Wait for stable MainOSC

// Prepare PLL                                                               
//A PLLC L 0x0227     // 8 MHz MainOSC -> 80 MHz PLL
A PLLC L 0x0A27     // 16 MHz MainOSC -> 80 MHz PLL
//A PLLC L 0x0A1F     // 20 MHz MainOSC -> 80 MHz PLL
//A PLLC L 0x1227     // 24 MHz MainOSC -> 80 MHz PLL
A PROTCMD1 L 0xA5   // Enable PLL (protected write)
A PLLE L 0x01
A PLLE L 0xFFFFFFFE
A PLLE L 0x01
C PLLS L 0x07 0x07 10 // Wait for stable PLL

// CPU Clock divider = 1                                                     
A PROTCMD1 L 0xA5
A CKSC_CPUCLKD_CTL L 0x01
A CKSC_CPUCLKD_CTL L 0xFFFFFFFE
A CKSC_CPUCLKD_CTL L 0x01
C CKSC_CPUCLKD_ACT L 0x01 0x01 10
  
// PLL -> CPU Clock                                                         
A PROTCMD1 L 0xA5
A CKSC_CPUCLKS_CTL L 0x03
A CKSC_CPUCLKS_CTL L 0xFFFFFFFC
A CKSC_CPUCLKS_CTL L 0x03
C CKSC_CPUCLKS_ACT L 0x03 0x03 10