0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/240163/Documents/digital-electronics-1/digital-electronics-1/labs/05-ffs/counter/counter.sim/sim_1/synth/timing/xsim/tb_cnt_up_down_time_synth.v,1678962160,verilog,,,,cnt_up_down;glbl,,,,,,,,
C:/Users/240163/Documents/digital-electronics-1/digital-electronics-1/labs/05-ffs/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd,1678961719,vhdl,,,,tb_cnt_up_down,,,,,,,,
