FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GTRIG\I";
2"UN$1$ASYNCDELAYS$I3$DDGT";
3"DATA\I";
4"CLK\I";
5"LE_DGT\I";
6"DGT_TTL\I";
7"DGT_P\I";
8"DGT_N\I";
9"TTL_LOCKOUT*\I";
10"VTT\G";
11"SELECT_LO_SRC\I";
12"LOCKOUT*\I";
13"LOCKOUT\I";
14"MTCD_LO*\I";
%"SELECT_LO_SRC"
"1","(1100,1950)","0","tubii_lib","I2";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"TTL_LOCKOUT* \B"9;
"MTCD_LO* \B"14;
"SEL"11;
"DDGT* \B"2;
"LO"13;
"LO* \B"12;
%"ASYNCDELAYS"
"1","(-1850,2075)","0","tubii_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DGT_N \B"8;
"DGT_P"7;
"DGT_TTL"6;
"LE_DGT"
VHDL_MODE"IN"5;
"CLK"
VHDL_MODE"IN"4;
"DELAY_VAL"
VHDL_MODE"IN"3;
"DDGT* \B"2;
"GTRIG"1;
%"RSMD0805"
"1","(-325,2300)","1","resistors","I8";
;
VALUE"50"
$LOCATION"R27"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
POSTOL"5%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL"1%"
CDS_LOCATION"R27"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"10;
"B<0>"
$PN"2"7;
%"RSMD0805"
"1","(-500,2300)","1","resistors","I9";
;
VALUE"50"
$LOCATION"R26"
TOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
POSTOL"5%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R26"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"10;
"B<0>"
$PN"2"8;
END.
