/*
 * Copyright © 2014-2015 Broadcom
 * Copyright (C) 2014 Rob Clark <robclark@freedesktop.org>
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 */

#include "util/blob.h"
#include "util/log.h"
#include "util/u_debug.h"
#include "util/disk_cache.h"
#include "util/u_memory.h"
#include "util/perf/cpu_trace.h"
#include "util/ralloc.h"
#include "pipe/p_screen.h"

#include "compiler/nir/nir.h"
#include "compiler/nir/nir_control_flow.h"
#include "compiler/nir/nir_builder.h"
#include "compiler/nir/nir_serialize.h"
#include "compiler/shader_enums.h"

#include "tgsi_to_nir.h"
#include "tgsi/tgsi_parse.h"
#include "tgsi/tgsi_dump.h"
#include "tgsi/tgsi_info.h"
#include "tgsi/tgsi_scan.h"
#include "tgsi/tgsi_from_mesa.h"

#define TTN_MAX_SWITCH_NESTING 16

#define SWIZ(X, Y, Z, W) (unsigned[4]){      \
      TGSI_SWIZZLE_##X,                      \
      TGSI_SWIZZLE_##Y,                      \
      TGSI_SWIZZLE_##Z,                      \
      TGSI_SWIZZLE_##W,                      \
   }

struct ttn_reg_info {
   /** nir register handle containing this TGSI index. */
   nir_def *reg;
   nir_variable *var;
   /** Offset (in vec4s) from the start of var for this TGSI index. */
   int offset;
};

struct ttn_switch_info {
   nir_variable *value;
   nir_variable *active;
   nir_variable *matched;
   bool case_open;
};

struct ttn_compile {
   union tgsi_full_token *token;
   nir_builder build;
   struct tgsi_shader_info *scan;

   struct ttn_reg_info *output_regs;
   struct ttn_reg_info *temp_regs;
   nir_def **imm_defs;
   bool direct_outputs[PIPE_MAX_SHADER_OUTPUTS];

   unsigned num_samp_types;
   nir_alu_type *samp_types;

   nir_def **addr_regs;
   unsigned num_addr_regs;

   nir_variable **inputs;
   nir_variable **outputs;
   nir_variable *samplers[PIPE_MAX_SAMPLERS];
   nir_variable *images[PIPE_MAX_SHADER_IMAGES];
   nir_variable *ssbo[PIPE_MAX_SHADER_BUFFERS];
   uint32_t ubo_sizes[PIPE_MAX_CONSTANT_BUFFERS];

   unsigned num_samplers;
   unsigned num_images;
   unsigned num_msaa_images;

   nir_variable *input_var_face;
   nir_variable *input_var_position;
   nir_variable *input_var_point;
   nir_variable *clipdist;
   nir_variable *culldist;
   struct ttn_switch_info switch_stack[TTN_MAX_SWITCH_NESTING];
   unsigned switch_depth;

   /* How many TGSI_FILE_IMMEDIATE vec4s have been parsed so far. */
   unsigned next_imm;

   bool cap_face_is_sysval;
   bool cap_position_is_sysval;
   bool cap_point_is_sysval;
   bool cap_samplers_as_deref;
   bool cap_integers;
   bool cap_tg4_component_in_swizzle;
};

#define ttn_swizzle(b, src, x, y, z, w) \
   nir_swizzle(b, src, SWIZ(x, y, z, w), 4)
#define ttn_channel(b, src, swiz) \
   nir_channel(b, src, TGSI_SWIZZLE_##swiz)

static gl_varying_slot
tgsi_varying_semantic_to_slot(unsigned semantic, unsigned index)
{
   switch (semantic) {
   case TGSI_SEMANTIC_POSITION:
      return VARYING_SLOT_POS;
   case TGSI_SEMANTIC_COLOR:
      if (index == 0)
         return VARYING_SLOT_COL0;
      else
         return VARYING_SLOT_COL1;
   case TGSI_SEMANTIC_BCOLOR:
      if (index == 0)
         return VARYING_SLOT_BFC0;
      else
         return VARYING_SLOT_BFC1;
   case TGSI_SEMANTIC_FOG:
      return VARYING_SLOT_FOGC;
   case TGSI_SEMANTIC_PSIZE:
      return VARYING_SLOT_PSIZ;
   case TGSI_SEMANTIC_GENERIC:
      assert(index < 32);
      return VARYING_SLOT_VAR0 + index;
   case TGSI_SEMANTIC_FACE:
      return VARYING_SLOT_FACE;
   case TGSI_SEMANTIC_EDGEFLAG:
      return VARYING_SLOT_EDGE;
   case TGSI_SEMANTIC_PRIMID:
      return VARYING_SLOT_PRIMITIVE_ID;
   case TGSI_SEMANTIC_CLIPDIST:
      if (index == 0)
         return VARYING_SLOT_CLIP_DIST0;
      else
         return VARYING_SLOT_CLIP_DIST1;
   case TGSI_SEMANTIC_CLIPVERTEX:
      return VARYING_SLOT_CLIP_VERTEX;
   case TGSI_SEMANTIC_TEXCOORD:
      assert(index < 8);
      return VARYING_SLOT_TEX0 + index;
   case TGSI_SEMANTIC_PCOORD:
      return VARYING_SLOT_PNTC;
   case TGSI_SEMANTIC_VIEWPORT_INDEX:
      return VARYING_SLOT_VIEWPORT;
   case TGSI_SEMANTIC_LAYER:
      return VARYING_SLOT_LAYER;
   case TGSI_SEMANTIC_TESSINNER:
      return VARYING_SLOT_TESS_LEVEL_INNER;
   case TGSI_SEMANTIC_TESSOUTER:
      return VARYING_SLOT_TESS_LEVEL_OUTER;
   case TGSI_SEMANTIC_PATCH:
      assert(index < 32);
      return VARYING_SLOT_PATCH0 + index;
   default:
      mesa_loge("Bad TGSI semantic: %d/%d", semantic, index);
      abort();
   }
}

static enum gl_frag_depth_layout
ttn_get_depth_layout(unsigned tgsi_fs_depth_layout)
{
   switch (tgsi_fs_depth_layout) {
   case TGSI_FS_DEPTH_LAYOUT_NONE:
      return FRAG_DEPTH_LAYOUT_NONE;
   case TGSI_FS_DEPTH_LAYOUT_ANY:
      return FRAG_DEPTH_LAYOUT_ANY;
   case TGSI_FS_DEPTH_LAYOUT_GREATER:
      return FRAG_DEPTH_LAYOUT_GREATER;
   case TGSI_FS_DEPTH_LAYOUT_LESS:
      return FRAG_DEPTH_LAYOUT_LESS;
   case TGSI_FS_DEPTH_LAYOUT_UNCHANGED:
      return FRAG_DEPTH_LAYOUT_UNCHANGED;
   default:
      UNREACHABLE("bad TGSI FS depth layout");
   }
}

static nir_variable *
ttn_ensure_culldist_output(struct ttn_compile *c)
{
   nir_shader *nir = c->build.shader;
   const struct glsl_type *type;

   if (!nir->info.cull_distance_array_size)
      return NULL;

   if (c->culldist)
      return c->culldist;

   type = glsl_array_type(glsl_float_type(),
                          nir->info.cull_distance_array_size,
                          sizeof(float));
   if (nir->info.stage == MESA_SHADER_TESS_CTRL) {
      assert(nir->info.tess.tcs_vertices_out);
      type = glsl_array_type(type, nir->info.tess.tcs_vertices_out, 0);
   }

   c->culldist =
      nir_variable_create(nir, nir_var_shader_out, type, "gl_CullDistance");
   c->culldist->data.location = VARYING_SLOT_CULL_DIST0;
   c->culldist->data.index = 0;
   c->culldist->data.interpolation = INTERP_MODE_NONE;
   nir->info.outputs_written |= VARYING_BIT_CULL_DIST0;
   if (nir->info.cull_distance_array_size > 4)
      nir->info.outputs_written |= VARYING_BIT_CULL_DIST1;

   return c->culldist;
}

static enum glsl_interp_mode
ttn_translate_interp_mode(unsigned tgsi_interp)
{
   switch (tgsi_interp) {
   case TGSI_INTERPOLATE_CONSTANT:
      return INTERP_MODE_FLAT;
   case TGSI_INTERPOLATE_LINEAR:
      return INTERP_MODE_NOPERSPECTIVE;
   case TGSI_INTERPOLATE_PERSPECTIVE:
      return INTERP_MODE_SMOOTH;
   case TGSI_INTERPOLATE_COLOR:
      return INTERP_MODE_NONE;
   default:
      UNREACHABLE("bad TGSI interpolation mode");
   }
}

static void
ttn_emit_declaration(struct ttn_compile *c)
{
   nir_builder *b = &c->build;
   struct tgsi_full_declaration *decl = &c->token->FullDeclaration;
   unsigned array_size = decl->Range.Last - decl->Range.First + 1;
   unsigned file = decl->Declaration.File;
   unsigned i;

   if (file == TGSI_FILE_TEMPORARY) {
      if (decl->Declaration.Array) {
         /* for arrays, we create variables instead of registers: */
         nir_variable *var =
            nir_variable_create(b->shader, nir_var_shader_temp,
                                glsl_array_type(glsl_vec4_type(), array_size, 0),
                                ralloc_asprintf(b->shader, "arr_%d",
                                                decl->Array.ArrayID));

         for (i = 0; i < array_size; i++) {
            /* point all the matching slots to the same var,
             * with appropriate offset set, mostly just so
             * we know what to do when tgsi does a non-indirect
             * access
             */
            c->temp_regs[decl->Range.First + i].reg = NULL;
            c->temp_regs[decl->Range.First + i].var = var;
            c->temp_regs[decl->Range.First + i].offset = i;
         }
      } else {
         for (i = 0; i < array_size; i++) {
            nir_def *reg = nir_decl_reg(b, 4, 32, 0);
            c->temp_regs[decl->Range.First + i].reg = reg;
            c->temp_regs[decl->Range.First + i].var = NULL;
            c->temp_regs[decl->Range.First + i].offset = 0;
         }
      }
   } else if (file == TGSI_FILE_ADDRESS) {
      for (i = decl->Range.First; i <= decl->Range.Last; i++) {
         assert(i < c->num_addr_regs);
         if (!c->addr_regs[i])
            c->addr_regs[i] = nir_decl_reg(b, 4, 32, 0);
      }
   } else if (file == TGSI_FILE_SYSTEM_VALUE) {
      /* Nothing to record for system values. */
   } else if (file == TGSI_FILE_BUFFER) {
      /* Nothing to record for buffers. */
   } else if (file == TGSI_FILE_IMAGE) {
      /* Nothing to record for images. */
   } else if (file == TGSI_FILE_MEMORY) {
      /* Nothing to record for shared memory. */
   } else if (file == TGSI_FILE_SAMPLER) {
      /* Nothing to record for samplers. */
   } else if (file == TGSI_FILE_SAMPLER_VIEW) {
      struct tgsi_declaration_sampler_view *sview = &decl->SamplerView;
      nir_alu_type type;

      assert((sview->ReturnTypeX == sview->ReturnTypeY) &&
             (sview->ReturnTypeX == sview->ReturnTypeZ) &&
             (sview->ReturnTypeX == sview->ReturnTypeW));

      switch (sview->ReturnTypeX) {
      case TGSI_RETURN_TYPE_SINT:
         type = nir_type_int32;
         break;
      case TGSI_RETURN_TYPE_UINT:
         type = nir_type_uint32;
         break;
      case TGSI_RETURN_TYPE_FLOAT:
      default:
         type = nir_type_float32;
         break;
      }

      for (i = 0; i < array_size; i++) {
         c->samp_types[decl->Range.First + i] = type;
      }
   } else {
      bool is_array = (array_size > 1);

      assert(file == TGSI_FILE_INPUT ||
             file == TGSI_FILE_OUTPUT ||
             file == TGSI_FILE_CONSTANT);

      /* nothing to do for UBOs: */
      if ((file == TGSI_FILE_CONSTANT) && decl->Declaration.Dimension &&
          decl->Dim.Index2D != 0) {
         b->shader->info.num_ubos =
            MAX2(b->shader->info.num_ubos, decl->Dim.Index2D);
         c->ubo_sizes[decl->Dim.Index2D] =
            MAX2(c->ubo_sizes[decl->Dim.Index2D], decl->Range.Last * 16);
         return;
      }

      if ((file == TGSI_FILE_INPUT) || (file == TGSI_FILE_OUTPUT)) {
         is_array = (is_array && decl->Declaration.Array &&
                     (decl->Array.ArrayID != 0));
      }

      for (i = 0; i < array_size; i++) {
         unsigned idx = decl->Range.First + i;
         nir_variable *var = nir_variable_create_zeroed(b->shader);

         var->data.driver_location = idx;

         var->type = glsl_vec4_type();
         if (is_array)
            var->type = glsl_array_type(var->type, array_size, 0);

         switch (file) {
         case TGSI_FILE_INPUT:
            {
            int semantic_name = decl->Semantic.Name;
            bool patch_input = semantic_name == TGSI_SEMANTIC_TESSINNER ||
                               semantic_name == TGSI_SEMANTIC_TESSOUTER ||
                               semantic_name == TGSI_SEMANTIC_PATCH;

            var->data.read_only = true;
            var->data.mode = nir_var_shader_in;
            var->data.patch = patch_input;
            var->data.compact = semantic_name == TGSI_SEMANTIC_TESSINNER ||
                                semantic_name == TGSI_SEMANTIC_TESSOUTER;
            nir_variable_set_namef(b->shader, var, "in_%d", idx);

            if (c->scan->processor == MESA_SHADER_FRAGMENT) {
               if (decl->Semantic.Name == TGSI_SEMANTIC_FACE) {
                  var->type = glsl_bool_type();
                  if (c->cap_face_is_sysval) {
                     var->data.mode = nir_var_system_value;
                     var->data.location = SYSTEM_VALUE_FRONT_FACE;
                  } else {
                     var->data.location = VARYING_SLOT_FACE;
                  }
                  c->input_var_face = var;
               } else if (decl->Semantic.Name == TGSI_SEMANTIC_POSITION) {
                  if (c->cap_position_is_sysval) {
                     var->data.mode = nir_var_system_value;
                     var->data.location = SYSTEM_VALUE_FRAG_COORD;
                  } else {
                     var->data.location = VARYING_SLOT_POS;
                  }
                  c->input_var_position = var;
               } else if (decl->Semantic.Name == TGSI_SEMANTIC_PCOORD) {
                  if (c->cap_point_is_sysval) {
                     var->data.mode = nir_var_system_value;
                     var->data.location = SYSTEM_VALUE_POINT_COORD;
                  } else {
                     var->data.location = VARYING_SLOT_PNTC;
                  }
                  c->input_var_point = var;
               } else {
                  var->data.location =
                     tgsi_varying_semantic_to_slot(decl->Semantic.Name,
                                                   decl->Semantic.Index);
               }
            } else if (c->scan->processor == MESA_SHADER_GEOMETRY ||
                       c->scan->processor == MESA_SHADER_TESS_CTRL ||
                       c->scan->processor == MESA_SHADER_TESS_EVAL) {
               var->data.location =
                  tgsi_varying_semantic_to_slot(decl->Semantic.Name,
                                                decl->Semantic.Index);
               if (c->scan->processor == MESA_SHADER_GEOMETRY)
                  var->type =
                     glsl_array_type(var->type,
                                     b->shader->info.gs.vertices_in, 0);
               else if (var->data.location ==
                        VARYING_SLOT_TESS_LEVEL_OUTER)
                  var->type =
                     glsl_array_type(glsl_float_type(), 4, 0);
               else if (var->data.location ==
                        VARYING_SLOT_TESS_LEVEL_INNER)
                  var->type =
                     glsl_array_type(glsl_float_type(), 2, 0);
            } else {
               assert(!decl->Declaration.Semantic);
               var->data.location = VERT_ATTRIB_GENERIC0 + idx;
            }

            if (b->shader->options->compact_arrays &&
                var->data.location == VARYING_SLOT_CLIP_DIST0) {
               const unsigned clip_size =
                  b->shader->info.clip_distance_array_size;
               const unsigned cull_size =
                  b->shader->info.cull_distance_array_size;
               const bool cull_only =
                  !clip_size && cull_size;
               unsigned distance_size =
                  clip_size ? clip_size : cull_size;

               /*
                * These shader-info sizes describe outputs for non-fragment
                * stages.  A TCS can consume clip distance without re-emitting
                * it, so recover that input-only width from its declaration.
                */
               if (!distance_size &&
                   (c->scan->processor == MESA_SHADER_TESS_CTRL ||
                    c->scan->processor == MESA_SHADER_TESS_EVAL))
                  distance_size =
                     util_last_bit(decl->Declaration.UsageMask);

               if (distance_size) {
                  const struct glsl_type *distance_type =
                     glsl_array_type(glsl_float_type(),
                                     distance_size,
                                     sizeof(float));
                  const bool arrayed_input =
                     !patch_input &&
                     (c->scan->processor == MESA_SHADER_GEOMETRY ||
                      c->scan->processor == MESA_SHADER_TESS_CTRL ||
                      c->scan->processor == MESA_SHADER_TESS_EVAL);

                  if (arrayed_input) {
                     assert(glsl_type_is_array(var->type));
                     var->type =
                        glsl_array_type(distance_type,
                                        glsl_get_length(var->type), 0);
                  } else {
                     var->type = distance_type;
                  }
                  if (cull_only)
                     var->data.location = VARYING_SLOT_CULL_DIST0;
               }
            }
            var->data.index = 0;
            var->data.interpolation =
               ttn_translate_interp_mode(decl->Interp.Interpolate);

            c->inputs[idx] = var;

            if (patch_input &&
                var->data.location >= VARYING_SLOT_PATCH0) {
               b->shader->info.patch_inputs_read |=
                  BITFIELD_BIT(var->data.location - VARYING_SLOT_PATCH0);
            } else if (c->scan->processor == MESA_SHADER_GEOMETRY ||
                       c->scan->processor == MESA_SHADER_TESS_CTRL ||
                       c->scan->processor == MESA_SHADER_TESS_EVAL) {
               b->shader->info.inputs_read |= 1ull << var->data.location;
            } else {
               for (int i = 0; i < array_size; i++)
                  b->shader->info.inputs_read |= 1ull << (var->data.location + i);
            }

            break;
            }
         case TGSI_FILE_OUTPUT: {
            int semantic_name = decl->Semantic.Name;
            int semantic_index = decl->Semantic.Index;
            bool patch_output = semantic_name == TGSI_SEMANTIC_TESSINNER ||
                                semantic_name == TGSI_SEMANTIC_TESSOUTER ||
                                semantic_name == TGSI_SEMANTIC_PATCH;
            bool tcs_per_vertex_output =
               c->scan->processor == MESA_SHADER_TESS_CTRL && !patch_output;
            /* Since we can't load from outputs in the IR, we make temporaries
             * for the outputs and emit stores to the real outputs at the end of
             * the shader.
             */
            nir_def *reg = nir_decl_reg(
               b, 4, 32, is_array && !tcs_per_vertex_output ? array_size : 0);

            var->data.mode = nir_var_shader_out;
            nir_variable_set_namef(b->shader, var, "out_%d", idx);
            var->data.index = 0;
            var->data.interpolation =
               ttn_translate_interp_mode(decl->Interp.Interpolate);
            var->data.patch = patch_output;
            var->data.compact = semantic_name == TGSI_SEMANTIC_TESSINNER ||
                                semantic_name == TGSI_SEMANTIC_TESSOUTER;

            if (c->scan->processor == MESA_SHADER_FRAGMENT) {
               switch (semantic_name) {
               case TGSI_SEMANTIC_COLOR: {
                  /* TODO tgsi loses some information, so we cannot
                   * actually differentiate here between DSB and MRT
                   * at this point.  But so far no drivers using tgsi-
                   * to-nir support dual source blend:
                   */
                  bool dual_src_blend = false;
                  if (dual_src_blend && (semantic_index == 1)) {
                     var->data.location = FRAG_RESULT_DATA0;
                     var->data.index = 1;
                  } else {
                     if (c->scan->properties[TGSI_PROPERTY_FS_COLOR0_WRITES_ALL_CBUFS])
                        var->data.location = FRAG_RESULT_COLOR;
                     else
                        var->data.location = FRAG_RESULT_DATA0 + semantic_index;
                  }
                  break;
               }
               case TGSI_SEMANTIC_POSITION:
                  var->data.location = FRAG_RESULT_DEPTH;
                  var->type = glsl_float_type();
                  break;
               case TGSI_SEMANTIC_STENCIL:
                  var->data.location = FRAG_RESULT_STENCIL;
                  var->type = glsl_int_type();
                  break;
               case TGSI_SEMANTIC_SAMPLEMASK:
                  var->data.location = FRAG_RESULT_SAMPLE_MASK;
                  var->type = glsl_int_type();
                  break;

               default:
                  mesa_loge("Bad TGSI semantic: %d/%d",
                            decl->Semantic.Name, decl->Semantic.Index);
                  abort();
               }
            } else {
               var->data.location =
                  tgsi_varying_semantic_to_slot(semantic_name, semantic_index);
               if (var->data.location == VARYING_SLOT_FOGC ||
                   var->data.location == VARYING_SLOT_PSIZ) {
                  var->type = glsl_float_type();
               } else if (var->data.location == VARYING_SLOT_LAYER) {
                  var->type = glsl_int_type();
               } else if (var->data.location == VARYING_SLOT_TESS_LEVEL_OUTER) {
                  var->type = glsl_array_type(glsl_float_type(), 4, 0);
               } else if (var->data.location == VARYING_SLOT_TESS_LEVEL_INNER) {
                  var->type = glsl_array_type(glsl_float_type(), 2, 0);
               } else if (b->shader->options->compact_arrays &&
                          var->data.location == VARYING_SLOT_CLIP_DIST0) {
                  unsigned clip_size =
                     b->shader->info.clip_distance_array_size;
                  unsigned cull_size =
                     b->shader->info.cull_distance_array_size;
                  if (clip_size || cull_size) {
                     const bool cull_only = !clip_size;
                     const struct glsl_type *distance_type =
                        glsl_array_type(glsl_float_type(),
                                        cull_only ? cull_size : clip_size,
                                        sizeof(float));
                     if (tcs_per_vertex_output) {
                        assert(b->shader->info.tess.tcs_vertices_out);
                        var->type =
                           glsl_array_type(
                              distance_type,
                              b->shader->info.tess.tcs_vertices_out, 0);
                     } else {
                        var->type = distance_type;
                     }
                     if (cull_only) {
                        var->data.location = VARYING_SLOT_CULL_DIST0;
                        c->culldist = var;
                     } else {
                        c->clipdist = var;
                     }
                  }
                  if (clip_size && cull_size)
                     ttn_ensure_culldist_output(c);
               } else if (tcs_per_vertex_output) {
                  assert(b->shader->info.tess.tcs_vertices_out);
                  var->type =
                     glsl_array_type(var->type,
                                     b->shader->info.tess.tcs_vertices_out, 0);
               }
            }

            if (is_array) {
               unsigned j;
               for (j = 0; j < array_size; j++) {
                  c->output_regs[idx + j].offset = i + j;
                  c->output_regs[idx + j].reg = reg;
               }
            } else {
               c->output_regs[idx].offset = i;
               c->output_regs[idx].reg = reg;
            }

            c->outputs[idx] = var;

            if (b->shader->options->compact_arrays &&
                (var->data.location == VARYING_SLOT_CLIP_DIST1 ||
                 (var->data.location == VARYING_SLOT_CLIP_DIST0 &&
                  !b->shader->info.clip_distance_array_size &&
                  b->shader->info.cull_distance_array_size))) {
               /* ignore this entirely */
               continue;
            }

            if (patch_output &&
                var->data.location >= VARYING_SLOT_PATCH0) {
               b->shader->info.patch_outputs_written |=
                  BITFIELD_BIT(var->data.location - VARYING_SLOT_PATCH0);
            } else {
               for (int i = 0; i < array_size; i++)
                  b->shader->info.outputs_written |=
                     1ull << (var->data.location + i);
            }
         }
            break;
         case TGSI_FILE_CONSTANT:
            var->data.mode = nir_var_uniform;
            nir_variable_set_namef(b->shader, var, "uniform_%d", idx);
            var->data.location = idx;
            break;
         default:
            UNREACHABLE("bad declaration file");
            return;
         }

         nir_shader_add_variable(b->shader, var);

         if (is_array)
            break;
      }

   }
}

static void
ttn_emit_immediate(struct ttn_compile *c)
{
   nir_builder *b = &c->build;
   struct tgsi_full_immediate *tgsi_imm = &c->token->FullImmediate;
   nir_load_const_instr *load_const;
   int i;

   load_const = nir_load_const_instr_create(b->shader, 4, 32);
   c->imm_defs[c->next_imm] = &load_const->def;
   c->next_imm++;

   for (i = 0; i < load_const->def.num_components; i++)
      load_const->value[i].u32 = tgsi_imm->u[i].Uint;

   nir_builder_instr_insert(b, &load_const->instr);
}

static nir_def *
ttn_src_for_indirect(struct ttn_compile *c, struct tgsi_ind_register *indirect);

/* generate either a constant or indirect deref chain for accessing an
 * array variable.
 */
static nir_deref_instr *
ttn_array_deref(struct ttn_compile *c, nir_variable *var, unsigned offset,
                struct tgsi_ind_register *indirect)
{
   nir_deref_instr *deref = nir_build_deref_var(&c->build, var);
   nir_def *index = nir_imm_int(&c->build, offset);
   if (indirect)
      index = nir_iadd(&c->build, index, ttn_src_for_indirect(c, indirect));
   return nir_build_deref_array(&c->build, deref, index);
}

/* Special case: Turn the frontface varying into a load of the
 * frontface variable, and create the vector as required by TGSI.
 */
static nir_def *
ttn_emulate_tgsi_front_face(struct ttn_compile *c)
{
   nir_def *tgsi_frontface[4];

   if (c->cap_face_is_sysval) {
      /* When it's a system value, it should be an integer vector: (F, 0, 0, 1)
       * F is 0xffffffff if front-facing, 0 if not.
       */

      nir_def *frontface = nir_load_front_face(&c->build, 1);

      tgsi_frontface[0] = nir_bcsel(&c->build,
                             frontface,
                             nir_imm_int(&c->build, 0xffffffff),
                             nir_imm_int(&c->build, 0));
      tgsi_frontface[1] = nir_imm_int(&c->build, 0);
      tgsi_frontface[2] = nir_imm_int(&c->build, 0);
      tgsi_frontface[3] = nir_imm_int(&c->build, 1);
   } else {
      /* When it's an input, it should be a float vector: (F, 0.0, 0.0, 1.0)
       * F is positive if front-facing, negative if not.
       */

      assert(c->input_var_face);
      nir_def *frontface = nir_load_var(&c->build, c->input_var_face);

      tgsi_frontface[0] = nir_bcsel(&c->build,
                             frontface,
                             nir_imm_float(&c->build, 1.0),
                             nir_imm_float(&c->build, -1.0));
      tgsi_frontface[1] = nir_imm_float(&c->build, 0.0);
      tgsi_frontface[2] = nir_imm_float(&c->build, 0.0);
      tgsi_frontface[3] = nir_imm_float(&c->build, 1.0);
   }

   return nir_vec(&c->build, tgsi_frontface, 4);
}

static nir_src
ttn_src_for_file_and_index(struct ttn_compile *c, unsigned file, unsigned index,
                           struct tgsi_ind_register *indirect,
                           struct tgsi_dimension *dim,
                           struct tgsi_ind_register *dimind,
                           bool src_is_float)
{
   nir_builder *b = &c->build;
   nir_src src;

   memset(&src, 0, sizeof(src));

   switch (file) {
   case TGSI_FILE_TEMPORARY:
      if (c->temp_regs[index].var) {
         unsigned offset = c->temp_regs[index].offset;
         nir_variable *var = c->temp_regs[index].var;
         nir_def *load = nir_load_deref(&c->build,
               ttn_array_deref(c, var, offset, indirect));

         src = nir_src_for_ssa(load);
      } else {
         assert(!indirect);
         src = nir_src_for_ssa(nir_load_reg(b, c->temp_regs[index].reg));
      }
      assert(!dim);
      break;

   case TGSI_FILE_ADDRESS:
      assert(index < c->num_addr_regs);
      assert(c->addr_regs[index]);
      src = nir_src_for_ssa(nir_load_reg(b, c->addr_regs[index]));
      assert(!dim);
      break;

   case TGSI_FILE_IMMEDIATE:
      src = nir_src_for_ssa(c->imm_defs[index]);
      assert(!indirect);
      assert(!dim);
      break;

   case TGSI_FILE_SYSTEM_VALUE: {
      nir_def *load;

      assert(!indirect);
      assert(!dim);

      switch (c->scan->system_value_semantic_name[index]) {
      case TGSI_SEMANTIC_VERTEXID_NOBASE:
         load = nir_load_vertex_id_zero_base(b);
         break;
      case TGSI_SEMANTIC_VERTEXID:
         load = nir_load_vertex_id(b);
         break;
      case TGSI_SEMANTIC_BASEVERTEX:
         load = nir_load_base_vertex(b);
         break;
      case TGSI_SEMANTIC_INSTANCEID:
         load = nir_load_instance_id(b);
         break;
      case TGSI_SEMANTIC_INVOCATIONID:
         load = nir_load_invocation_id(b);
         break;
      case TGSI_SEMANTIC_TESSCOORD:
         load = nir_load_tess_coord(b);
         break;
      case TGSI_SEMANTIC_PRIMID:
         load = nir_load_primitive_id(b);
         break;
      case TGSI_SEMANTIC_FACE:
         assert(c->cap_face_is_sysval);
         load = ttn_emulate_tgsi_front_face(c);
         break;
      case TGSI_SEMANTIC_POSITION:
         assert(c->cap_position_is_sysval);
         load = nir_load_frag_coord(b);
         break;
      case TGSI_SEMANTIC_PCOORD:
         assert(c->cap_point_is_sysval);
         load = nir_load_point_coord(b);
         break;
      case TGSI_SEMANTIC_THREAD_ID:
         load = nir_load_local_invocation_id(b);
         break;
      case TGSI_SEMANTIC_BLOCK_ID:
         load = nir_load_workgroup_id(b);
         break;
      case TGSI_SEMANTIC_BLOCK_SIZE:
         load = nir_load_workgroup_size(b);
         break;
      case TGSI_SEMANTIC_CS_USER_DATA_AMD:
         load = nir_load_user_data_amd(b);
         break;
      case TGSI_SEMANTIC_SAMPLEID:
         load = nir_load_sample_id(b);
         b->shader->info.fs.uses_sample_shading = true;
         break;
      case TGSI_SEMANTIC_SAMPLEMASK:
         load = nir_load_sample_mask_in(b);
         break;
      default:
         UNREACHABLE("bad system value");
      }

      if (load->num_components == 2)
         load = nir_swizzle(b, load, SWIZ(X, Y, Y, Y), 4);
      else if (load->num_components == 3)
         load = nir_swizzle(b, load, SWIZ(X, Y, Z, Z), 4);

      src = nir_src_for_ssa(load);
      break;
   }

   case TGSI_FILE_INPUT:
      if (c->scan->processor == MESA_SHADER_FRAGMENT &&
          c->scan->input_semantic_name[index] == TGSI_SEMANTIC_FACE) {
         assert(!c->cap_face_is_sysval && c->input_var_face);
         return nir_src_for_ssa(ttn_emulate_tgsi_front_face(c));
      } else if (c->scan->processor == MESA_SHADER_FRAGMENT &&
          c->scan->input_semantic_name[index] == TGSI_SEMANTIC_POSITION) {
         assert(!c->cap_position_is_sysval && c->input_var_position);
         return nir_src_for_ssa(nir_load_var(&c->build, c->input_var_position));
      } else if (c->scan->processor == MESA_SHADER_FRAGMENT &&
          c->scan->input_semantic_name[index] == TGSI_SEMANTIC_PCOORD) {
         assert(!c->cap_point_is_sysval && c->input_var_point);
         return nir_src_for_ssa(nir_load_var(&c->build, c->input_var_point));
      } else {
         nir_deref_instr *deref = nir_build_deref_var(&c->build,
                                                      c->inputs[index]);
         bool patch_input = c->inputs[index]->data.patch;
         if ((c->scan->processor == MESA_SHADER_GEOMETRY ||
              c->scan->processor == MESA_SHADER_TESS_CTRL ||
              c->scan->processor == MESA_SHADER_TESS_EVAL) &&
             !patch_input) {
            assert(dim);
            nir_def *vertex_index = nir_imm_int(b, dim->Index);
            if (dimind) {
               vertex_index = nir_iadd(b, vertex_index,
                                       ttn_src_for_indirect(c, dimind));
            } else {
               assert(!dim->Indirect);
            }
            deref = nir_build_deref_array(&c->build, deref, vertex_index);
         } else {
            /* Indirection on input arrays isn't supported by TTN. */
            assert(!dim);
         }

         if (b->shader->options->compact_arrays &&
             (c->inputs[index]->data.location == VARYING_SLOT_CLIP_DIST0 ||
              c->inputs[index]->data.location == VARYING_SLOT_CULL_DIST0) &&
             glsl_type_is_array(deref->type)) {
            nir_def *components[4];
            const unsigned component_count =
               MIN2(glsl_get_length(deref->type), ARRAY_SIZE(components));

            for (unsigned i = 0; i < ARRAY_SIZE(components); i++)
               components[i] = nir_imm_float(b, 0.0f);
            for (unsigned i = 0; i < component_count; i++) {
               nir_deref_instr *component =
                  nir_build_deref_array_imm(b, deref, i);
               components[i] = nir_load_deref(b, component);
            }
            return nir_src_for_ssa(nir_vec(b, components,
                                           ARRAY_SIZE(components)));
         }
         return nir_src_for_ssa(nir_load_deref(&c->build, deref));
      }
      break;

   case TGSI_FILE_OUTPUT:
      if (c->scan->processor == MESA_SHADER_FRAGMENT) {
         c->outputs[index]->data.fb_fetch_output = 1;
         nir_deref_instr *deref = nir_build_deref_var(&c->build,
                                                      c->outputs[index]);
         return nir_src_for_ssa(nir_load_deref(&c->build, deref));
      } else if (c->scan->processor == MESA_SHADER_TESS_CTRL &&
                 c->outputs[index] && c->outputs[index]->data.patch) {
         nir_variable *var = c->outputs[index];
         nir_deref_instr *deref;

         if (glsl_type_is_array(var->type)) {
            deref = ttn_array_deref(c, var, c->output_regs[index].offset,
                                    indirect);
         } else {
            assert(!indirect);
            deref = nir_build_deref_var(&c->build, var);
         }
         return nir_src_for_ssa(nir_load_deref(&c->build, deref));
      }
      UNREACHABLE("unsupported output read");
      break;

   case TGSI_FILE_CONSTANT: {
      nir_intrinsic_instr *load;
      nir_intrinsic_op op;
      unsigned srcn = 0;

      if (dim && (dim->Index > 0 || dim->Indirect)) {
         op = nir_intrinsic_load_ubo;
      } else {
         op = nir_intrinsic_load_uniform;
      }

      load = nir_intrinsic_instr_create(b->shader, op);
      if (op == nir_intrinsic_load_uniform) {
         nir_intrinsic_set_dest_type(load, src_is_float ? nir_type_float :
                                                          nir_type_int);
      }

      load->num_components = 4;
      if (dim && (dim->Index > 0 || dim->Indirect)) {
         if (dimind) {
            load->src[srcn] =
               ttn_src_for_file_and_index(c, dimind->File, dimind->Index,
                                          NULL, NULL, NULL, false);
         } else {
            /* UBOs start at index 1 in TGSI: */
            load->src[srcn] =
               nir_src_for_ssa(nir_imm_int(b, dim->Index - 1));
         }
         srcn++;
      }

      nir_def *offset;
      if (op == nir_intrinsic_load_ubo) {
         /* UBO loads don't have a base offset. */
         offset = nir_imm_int(b, index);
         if (indirect) {
            offset = nir_iadd(b, offset, ttn_src_for_indirect(c, indirect));
         }
         /* UBO offsets are in bytes, but TGSI gives them to us in vec4's */
         offset = nir_ishl_imm(b, offset, 4);
         nir_intrinsic_set_align(load, 16, 0);

         /* Set a very conservative base/range of the access: 16 bytes if not
          * indirect at all, offset to the end of the UBO if the offset is
          * indirect, and totally unknown if the block number is indirect.
          */
         uint32_t base = index * 16;
         nir_intrinsic_set_range_base(load, base);
         if (dimind)
            nir_intrinsic_set_range(load, ~0);
         else if (indirect)
            nir_intrinsic_set_range(load, c->ubo_sizes[dim->Index] - base);
         else
            nir_intrinsic_set_range(load, base + 16);
      } else {
         nir_intrinsic_set_base(load, index);
         if (indirect) {
            offset = ttn_src_for_indirect(c, indirect);
            nir_intrinsic_set_range(load, c->build.shader->num_uniforms * 16 - index);
         } else {
            offset = nir_imm_int(b, 0);
            nir_intrinsic_set_range(load, 1);
         }
      }
      load->src[srcn++] = nir_src_for_ssa(offset);

      nir_def_init(&load->instr, &load->def, 4, 32);
      nir_builder_instr_insert(b, &load->instr);

      src = nir_src_for_ssa(&load->def);
      break;
   }

   default:
      UNREACHABLE("bad src file");
   }


   return src;
}

static nir_def *
ttn_src_for_indirect(struct ttn_compile *c, struct tgsi_ind_register *indirect)
{
   nir_builder *b = &c->build;
   nir_alu_src src;
   memset(&src, 0, sizeof(src));
   for (int i = 0; i < 4; i++)
      src.swizzle[i] = indirect->Swizzle;
   src.src = ttn_src_for_file_and_index(c,
                                        indirect->File,
                                        indirect->Index,
                                        NULL, NULL, NULL,
                                        false);
   return nir_mov_alu(b, src, 1);
}

static nir_variable *
ttn_get_var(struct ttn_compile *c, struct tgsi_full_dst_register *tgsi_fdst)
{
   struct tgsi_dst_register *tgsi_dst = &tgsi_fdst->Register;
   unsigned index = tgsi_dst->Index;

   if (tgsi_dst->File == TGSI_FILE_TEMPORARY) {
      /* we should not have an indirect when there is no var! */
      if (!c->temp_regs[index].var)
         assert(!tgsi_dst->Indirect);
      return c->temp_regs[index].var;
   }

   return NULL;
}

static nir_def *
ttn_get_src(struct ttn_compile *c, struct tgsi_full_src_register *tgsi_fsrc,
            int src_idx)
{
   nir_builder *b = &c->build;
   struct tgsi_src_register *tgsi_src = &tgsi_fsrc->Register;
   enum tgsi_opcode opcode = c->token->FullInstruction.Instruction.Opcode;
   unsigned tgsi_src_type = tgsi_opcode_infer_src_type(opcode, src_idx);
   bool src_is_float = (tgsi_src_type == TGSI_TYPE_FLOAT ||
                        tgsi_src_type == TGSI_TYPE_DOUBLE ||
                        tgsi_src_type == TGSI_TYPE_UNTYPED);
   nir_alu_src src;

   memset(&src, 0, sizeof(src));

   if (tgsi_src->File == TGSI_FILE_NULL) {
      return nir_imm_float(b, 0.0);
   } else if (tgsi_src->File == TGSI_FILE_SAMPLER ||
              tgsi_src->File == TGSI_FILE_SAMPLER_VIEW ||
              tgsi_src->File == TGSI_FILE_IMAGE ||
              tgsi_src->File == TGSI_FILE_BUFFER ||
              tgsi_src->File == TGSI_FILE_MEMORY) {
      /* Only the index of the resource gets used in texturing, and it will
       * handle looking that up on its own instead of using the nir_alu_src.
       */
      assert(!tgsi_src->Indirect);
      return NULL;
   } else {
      struct tgsi_ind_register *ind = NULL;
      struct tgsi_dimension *dim = NULL;
      struct tgsi_ind_register *dimind = NULL;
      if (tgsi_src->Indirect)
         ind = &tgsi_fsrc->Indirect;
      if (tgsi_src->Dimension) {
         dim = &tgsi_fsrc->Dimension;
         if (dim->Indirect)
            dimind = &tgsi_fsrc->DimIndirect;
      }
      src.src = ttn_src_for_file_and_index(c,
                                           tgsi_src->File,
                                           tgsi_src->Index,
                                           ind, dim, dimind,
                                           src_is_float);
   }

   src.swizzle[0] = tgsi_src->SwizzleX;
   src.swizzle[1] = tgsi_src->SwizzleY;
   src.swizzle[2] = tgsi_src->SwizzleZ;
   src.swizzle[3] = tgsi_src->SwizzleW;

   nir_def *def = nir_mov_alu(b, src, 4);

   if (tgsi_type_is_64bit(tgsi_src_type))
      def = nir_bitcast_vector(b, def, 64);

   if (tgsi_src->Absolute) {
      assert(src_is_float);
      def = nir_fabs(b, def);
   }

   if (tgsi_src->Negate) {
      if (src_is_float)
         def = nir_fneg(b, def);
      else
         def = nir_ineg(b, def);
   }

   return def;
}

static nir_def *
ttn_alu(nir_builder *b, nir_op op, unsigned dest_bitsize, nir_def **src)
{
   nir_def *def = nir_build_alu_src_arr(b, op, src);
   if (def->bit_size == 1)
      def = nir_ineg(b, nir_b2iN(b, def, dest_bitsize));
   assert(def->bit_size == dest_bitsize);
   if (dest_bitsize == 64) {
      /* Replicate before bitcasting, so we end up with 4x32 at the end */
      if (def->num_components == 1)
         def = nir_replicate(b, def, 2);

      if (def->num_components > 2) {
         /* 32 -> 64 bit conversion ops are supposed to only convert the first
          * two components, and we need to truncate here to avoid creating a
          * vec8 after bitcasting the destination.
          */
         def = nir_trim_vector(b, def, 2);
      }
      def = nir_bitcast_vector(b, def, 32);
   }
   return def;
}

/* EXP - Approximate Exponential Base 2
 *  dst.x = 2^{\lfloor src.x\rfloor}
 *  dst.y = src.x - \lfloor src.x\rfloor
 *  dst.z = 2^{src.x}
 *  dst.w = 1.0
 */
static nir_def *
ttn_exp(nir_builder *b, nir_def **src)
{
   nir_def *srcx = ttn_channel(b, src[0], X);

   return nir_vec4(b, nir_fexp2(b, nir_ffloor(b, srcx)),
                      nir_fsub(b, srcx, nir_ffloor(b, srcx)),
                      nir_fexp2(b, srcx),
                      nir_imm_float(b, 1.0));
}

/* LOG - Approximate Logarithm Base 2
 *  dst.x = \lfloor\log_2{|src.x|}\rfloor
 *  dst.y = \frac{|src.x|}{2^{\lfloor\log_2{|src.x|}\rfloor}}
 *  dst.z = \log_2{|src.x|}
 *  dst.w = 1.0
 */
static nir_def *
ttn_log(nir_builder *b, nir_def **src)
{
   nir_def *abs_srcx = nir_fabs(b, ttn_channel(b, src[0], X));
   nir_def *log2 = nir_flog2(b, abs_srcx);

   return nir_vec4(b, nir_ffloor(b, log2),
                      nir_fdiv(b, abs_srcx, nir_fexp2(b, nir_ffloor(b, log2))),
                      nir_flog2(b, abs_srcx),
                      nir_imm_float(b, 1.0));
}

/* DST - Distance Vector
 *   dst.x = 1.0
 *   dst.y = src0.y \times src1.y
 *   dst.z = src0.z
 *   dst.w = src1.w
 */
static nir_def *
ttn_dst(nir_builder *b, nir_def **src)
{
   return nir_vec4(b, nir_imm_float(b, 1.0),
                      nir_fmul(b, ttn_channel(b, src[0], Y),
                                  ttn_channel(b, src[1], Y)),
                      ttn_channel(b, src[0], Z),
                      ttn_channel(b, src[1], W));
}

/* LIT - Light Coefficients
 *  dst.x = 1.0
 *  dst.y = max(src.x, 0.0)
 *  dst.z = (src.x > 0.0) ? max(src.y, 0.0)^{clamp(src.w, -128.0, 128.0))} : 0
 *  dst.w = 1.0
 */
static nir_def *
ttn_lit(nir_builder *b, nir_def **src)
{
   nir_def *src0_y = ttn_channel(b, src[0], Y);
   nir_def *wclamp = nir_fmax(b, nir_fmin(b, ttn_channel(b, src[0], W),
                                              nir_imm_float(b, 128.0)),
                                  nir_imm_float(b, -128.0));
   nir_def *pow = nir_fpow(b, nir_fmax(b, src0_y, nir_imm_float(b, 0.0)),
                               wclamp);
   nir_def *z = nir_bcsel(b, nir_flt_imm(b, ttn_channel(b, src[0], X), 0.0),
                                 nir_imm_float(b, 0.0), pow);

   return nir_vec4(b, nir_imm_float(b, 1.0),
                      nir_fmax(b, ttn_channel(b, src[0], X),
                                  nir_imm_float(b, 0.0)),
                      z, nir_imm_float(b, 1.0));
}

static void
ttn_barrier(nir_builder *b)
{
   nir_variable_mode memory_modes = nir_var_mem_shared;

   if (b->shader->info.stage == MESA_SHADER_TESS_CTRL)
      memory_modes |= nir_var_shader_out;

   nir_barrier(b,
               .execution_scope = SCOPE_WORKGROUP,
               .memory_scope = SCOPE_WORKGROUP,
               .memory_semantics = NIR_MEMORY_ACQ_REL,
               .memory_modes = memory_modes);
}

static void
ttn_kill(nir_builder *b)
{
   nir_discard(b);
   b->shader->info.fs.uses_discard = true;
}

static void
ttn_kill_if(nir_builder *b, nir_def **src)
{
   /* Apps rely on NaN not discarding. */
   b->fp_math_ctrl = nir_fp_preserve_nan | nir_fp_preserve_inf;
   nir_def *cmp = nir_bany(b, nir_flt_imm(b, src[0], 0.0));
   b->fp_math_ctrl = nir_fp_fast_math;

   nir_discard_if(b, cmp);
   b->shader->info.fs.uses_discard = true;
}

static void
ttn_close_switch_case(struct ttn_compile *c)
{
   assert(c->switch_depth);

   struct ttn_switch_info *sw = &c->switch_stack[c->switch_depth - 1];
   if (!sw->case_open)
      return;

   nir_pop_if(&c->build, NULL);
   sw->case_open = false;
}

static void
ttn_switch(struct ttn_compile *c, nir_def **src)
{
   assert(c->switch_depth < TTN_MAX_SWITCH_NESTING);

   nir_builder *b = &c->build;
   struct ttn_switch_info *sw = &c->switch_stack[c->switch_depth++];

   sw->value = nir_local_variable_create(b->impl, glsl_uint_type(),
                                         "ttn_switch_value");
   sw->active = nir_local_variable_create(b->impl, glsl_bool_type(),
                                          "ttn_switch_active");
   sw->matched = nir_local_variable_create(b->impl, glsl_bool_type(),
                                           "ttn_switch_matched");
   sw->case_open = false;

   nir_store_var(b, sw->value, ttn_channel(b, src[0], X), 1);
   nir_store_var(b, sw->active, nir_imm_false(b), 1);
   nir_store_var(b, sw->matched, nir_imm_false(b), 1);

   nir_loop_add_continue_construct(nir_push_loop(b));
}

static void
ttn_case(struct ttn_compile *c, nir_def **src)
{
   assert(c->switch_depth);

   nir_builder *b = &c->build;
   struct ttn_switch_info *sw = &c->switch_stack[c->switch_depth - 1];

   if (sw->case_open)
      ttn_close_switch_case(c);

   nir_def *match = nir_ieq(b, nir_load_var(b, sw->value),
                            ttn_channel(b, src[0], X));
   nir_store_var(b, sw->matched,
                 nir_ior(b, nir_load_var(b, sw->matched), match), 1);
   nir_store_var(b, sw->active,
                 nir_ior(b, nir_load_var(b, sw->active), match), 1);

   nir_push_if(b, nir_load_var(b, sw->active));
   sw->case_open = true;
}

static void
ttn_default(struct ttn_compile *c)
{
   assert(c->switch_depth);

   nir_builder *b = &c->build;
   struct ttn_switch_info *sw = &c->switch_stack[c->switch_depth - 1];

   if (sw->case_open)
      ttn_close_switch_case(c);

   nir_store_var(b, sw->active,
                 nir_ior(b, nir_load_var(b, sw->active),
                         nir_inot(b, nir_load_var(b, sw->matched))), 1);

   nir_push_if(b, nir_load_var(b, sw->active));
   sw->case_open = true;
}

static void
ttn_endswitch(struct ttn_compile *c)
{
   assert(c->switch_depth);

   if (c->switch_stack[c->switch_depth - 1].case_open)
      ttn_close_switch_case(c);

   nir_push_if(&c->build, nir_imm_true(&c->build));
   nir_jump(&c->build, nir_jump_break);
   nir_pop_if(&c->build, NULL);
   nir_pop_loop(&c->build, NULL);
   c->switch_depth--;
}

static void
ttn_break(nir_builder *b)
{
   nir_push_if(b, nir_imm_true(b));
   nir_jump(b, nir_jump_break);
   nir_pop_if(b, NULL);
}

static void
get_texture_info(unsigned texture,
                 enum glsl_sampler_dim *dim,
                 bool *is_shadow,
                 bool *is_array)
{
   assert(is_array);
   *is_array = false;

   if (is_shadow)
      *is_shadow = false;

   switch (texture) {
   case TGSI_TEXTURE_BUFFER:
      *dim = GLSL_SAMPLER_DIM_BUF;
      break;
   case TGSI_TEXTURE_1D:
      *dim = GLSL_SAMPLER_DIM_1D;
      break;
   case TGSI_TEXTURE_1D_ARRAY:
      *dim = GLSL_SAMPLER_DIM_1D;
      *is_array = true;
      break;
   case TGSI_TEXTURE_SHADOW1D:
      *dim = GLSL_SAMPLER_DIM_1D;
      *is_shadow = true;
      break;
   case TGSI_TEXTURE_SHADOW1D_ARRAY:
      *dim = GLSL_SAMPLER_DIM_1D;
      *is_shadow = true;
      *is_array = true;
      break;
   case TGSI_TEXTURE_2D:
      *dim = GLSL_SAMPLER_DIM_2D;
      break;
   case TGSI_TEXTURE_2D_ARRAY:
      *dim = GLSL_SAMPLER_DIM_2D;
      *is_array = true;
      break;
   case TGSI_TEXTURE_2D_MSAA:
      *dim = GLSL_SAMPLER_DIM_MS;
      break;
   case TGSI_TEXTURE_2D_ARRAY_MSAA:
      *dim = GLSL_SAMPLER_DIM_MS;
      *is_array = true;
      break;
   case TGSI_TEXTURE_SHADOW2D:
      *dim = GLSL_SAMPLER_DIM_2D;
      *is_shadow = true;
      break;
   case TGSI_TEXTURE_SHADOW2D_ARRAY:
      *dim = GLSL_SAMPLER_DIM_2D;
      *is_shadow = true;
      *is_array = true;
      break;
   case TGSI_TEXTURE_3D:
      *dim = GLSL_SAMPLER_DIM_3D;
      break;
   case TGSI_TEXTURE_CUBE:
      *dim = GLSL_SAMPLER_DIM_CUBE;
      break;
   case TGSI_TEXTURE_CUBE_ARRAY:
      *dim = GLSL_SAMPLER_DIM_CUBE;
      *is_array = true;
      break;
   case TGSI_TEXTURE_SHADOWCUBE:
      *dim = GLSL_SAMPLER_DIM_CUBE;
      *is_shadow = true;
      break;
   case TGSI_TEXTURE_SHADOWCUBE_ARRAY:
      *dim = GLSL_SAMPLER_DIM_CUBE;
      *is_shadow = true;
      *is_array = true;
      break;
   case TGSI_TEXTURE_RECT:
      *dim = GLSL_SAMPLER_DIM_RECT;
      break;
   case TGSI_TEXTURE_SHADOWRECT:
      *dim = GLSL_SAMPLER_DIM_RECT;
      *is_shadow = true;
      break;
   default:
      mesa_loge("Unknown TGSI texture target %d", texture);
      abort();
   }
}

static enum glsl_base_type
base_type_for_alu_type(nir_alu_type type)
{
   type = nir_alu_type_get_base_type(type);

   switch (type) {
   case nir_type_float:
      return GLSL_TYPE_FLOAT;
   case nir_type_int:
      return GLSL_TYPE_INT;
   case nir_type_uint:
      return GLSL_TYPE_UINT;
   default:
      UNREACHABLE("invalid type");
   }
}

static nir_variable *
get_sampler_var(struct ttn_compile *c, int binding,
                enum glsl_sampler_dim dim,
                bool is_shadow,
                bool is_array,
                enum glsl_base_type base_type,
                nir_texop op)
{
   nir_variable *var = c->samplers[binding];
   if (!var) {
      const struct glsl_type *type =
         glsl_sampler_type(dim, is_shadow, is_array, base_type);
      var = nir_variable_create(c->build.shader, nir_var_uniform, type,
                                "sampler");
      var->data.binding = binding;
      var->data.explicit_binding = true;

      c->samplers[binding] = var;
      c->num_samplers = MAX2(c->num_samplers, binding + 1);

      /* Record textures used */
      BITSET_SET(c->build.shader->info.textures_used, binding);
      if (op == nir_texop_txf || op == nir_texop_txf_ms)
         BITSET_SET(c->build.shader->info.textures_used_by_txf, binding);
      BITSET_SET(c->build.shader->info.samplers_used, binding);
   }

   return var;
}

static nir_variable *
get_image_var(struct ttn_compile *c, int binding,
              enum glsl_sampler_dim dim,
              bool is_array,
              enum glsl_base_type base_type,
              enum gl_access_qualifier access,
              enum pipe_format format)
{
   nir_variable *var = c->images[binding];

   if (!var) {
      const struct glsl_type *type = glsl_image_type(dim, is_array, base_type);

      var = nir_variable_create(c->build.shader, nir_var_image, type, "image");
      var->data.binding = binding;
      var->data.explicit_binding = true;
      var->data.access = access;
      var->data.image.format = format;

      c->images[binding] = var;
      c->num_images = MAX2(c->num_images, binding + 1);
      if (dim == GLSL_SAMPLER_DIM_MS)
         c->num_msaa_images = c->num_images;
   }

   return var;
}

static void
add_ssbo_var(struct ttn_compile *c, int binding)
{
   nir_variable *var = c->ssbo[binding];

   if (!var) {
      /* A length of 0 is used to denote unsized arrays */
      const struct glsl_type *type = glsl_array_type(glsl_uint_type(), 0, 0);

      struct glsl_struct_field field = {
            .type = type,
            .name = "data",
            .location = -1,
      };

      var = nir_variable_create(c->build.shader, nir_var_mem_ssbo, type, "ssbo");
      var->data.binding = binding;
      var->interface_type =
         glsl_interface_type(&field, 1, GLSL_INTERFACE_PACKING_STD430,
                             false, "data");
      c->ssbo[binding] = var;
   }
}

static nir_def *
ttn_tex(struct ttn_compile *c, nir_def **src)
{
   nir_builder *b = &c->build;
   struct tgsi_full_instruction *tgsi_inst = &c->token->FullInstruction;
   nir_tex_instr *instr;
   nir_texop op;
   unsigned num_srcs, samp = 1, sview, i;

   switch (tgsi_inst->Instruction.Opcode) {
   case TGSI_OPCODE_TEX:
      op = nir_texop_tex;
      num_srcs = 1;
      break;
   case TGSI_OPCODE_TEX2:
      op = nir_texop_tex;
      num_srcs = 1;
      samp = 2;
      break;
   case TGSI_OPCODE_TXP:
      op = nir_texop_tex;
      num_srcs = 2;
      break;
   case TGSI_OPCODE_TXB:
      op = nir_texop_txb;
      num_srcs = 2;
      break;
   case TGSI_OPCODE_TXB2:
      op = nir_texop_txb;
      num_srcs = 2;
      samp = 2;
      break;
   case TGSI_OPCODE_TXL:
   case TGSI_OPCODE_TEX_LZ:
      op = nir_texop_txl;
      num_srcs = 2;
      break;
   case TGSI_OPCODE_TXL2:
      op = nir_texop_txl;
      num_srcs = 2;
      samp = 2;
      break;
   case TGSI_OPCODE_TXF:
   case TGSI_OPCODE_TXF_LZ:
      if (tgsi_inst->Texture.Texture == TGSI_TEXTURE_2D_MSAA ||
          tgsi_inst->Texture.Texture == TGSI_TEXTURE_2D_ARRAY_MSAA) {
         op = nir_texop_txf_ms;
      } else {
         op = nir_texop_txf;
      }
      num_srcs = 2;
      break;
   case TGSI_OPCODE_SAMPLE_I:
      op = nir_texop_txf;
      num_srcs = 1;
      break;
   /* The SAMPLE family carries the resource in Src[1] and the sampler in
    * Src[2], so `samp` stays 1 and any extra operand starts at Src[3].  This is
    * what a D3D10-style front end emits for every texture fetch, and without
    * these four cases such a shader reached the default arm and aborted the
    * process. */
   case TGSI_OPCODE_SAMPLE:
      op = nir_texop_tex;
      num_srcs = 1;
      break;
   case TGSI_OPCODE_SAMPLE_B:
      op = nir_texop_txb;
      num_srcs = 2;
      break;
   case TGSI_OPCODE_SAMPLE_L:
      op = nir_texop_txl;
      num_srcs = 2;
      break;
   case TGSI_OPCODE_SAMPLE_D:
      op = nir_texop_txd;
      num_srcs = 3;
      break;
   case TGSI_OPCODE_TXD:
      op = nir_texop_txd;
      num_srcs = 3;
      samp = 3;
      break;
   case TGSI_OPCODE_SAMPLE_C:
      op = nir_texop_tex;
      num_srcs = 1;
      samp = 1;
      break;
   case TGSI_OPCODE_SAMPLE_C_LZ:
      op = nir_texop_txl;
      num_srcs = 2;
      samp = 1;
      break;
   case TGSI_OPCODE_LODQ:
      op = nir_texop_lod;
      num_srcs = 1;
      break;
   case TGSI_OPCODE_TG4:
      /* TODO: Shadow cube samplers unsupported. */
      assert(tgsi_inst->Texture.Texture != TGSI_TEXTURE_SHADOWCUBE_ARRAY);
      op = nir_texop_tg4;
      num_srcs = 1;
      samp = 2;
      break;
   case TGSI_OPCODE_SAMPLE_INFO:
      op = nir_texop_texture_samples;
      num_srcs = 0;
      break;

   default:
      mesa_loge("unknown TGSI tex op %d", tgsi_inst->Instruction.Opcode);
      abort();
   }

   if (tgsi_inst->Texture.Texture == TGSI_TEXTURE_SHADOW1D ||
       tgsi_inst->Texture.Texture == TGSI_TEXTURE_SHADOW1D_ARRAY ||
       tgsi_inst->Texture.Texture == TGSI_TEXTURE_SHADOW2D ||
       tgsi_inst->Texture.Texture == TGSI_TEXTURE_SHADOW2D_ARRAY ||
       tgsi_inst->Texture.Texture == TGSI_TEXTURE_SHADOWRECT ||
       tgsi_inst->Texture.Texture == TGSI_TEXTURE_SHADOWCUBE ||
       tgsi_inst->Texture.Texture == TGSI_TEXTURE_SHADOWCUBE_ARRAY) {
      num_srcs++;
   }

   /* Deref sources */
   num_srcs += 2;

   num_srcs += tgsi_inst->Texture.NumOffsets;

   instr = nir_tex_instr_create(b->shader, num_srcs);
   instr->op = op;
   instr->can_speculate = true; /* No shaders come from SPIR-V or GLSL. */

   get_texture_info(tgsi_inst->Texture.Texture,
                    &instr->sampler_dim, &instr->is_shadow, &instr->is_array);

   instr->coord_components =
      glsl_get_sampler_dim_coordinate_components(instr->sampler_dim);

   if (instr->is_array)
      instr->coord_components++;

   if (op == nir_texop_texture_samples) {
      assert(tgsi_inst->Src[samp].Register.File == TGSI_FILE_SAMPLER_VIEW);
      sview = tgsi_inst->Src[samp].Register.Index;
   } else if (tgsi_inst->Src[samp].Register.File == TGSI_FILE_SAMPLER_VIEW) {
      assert(tgsi_inst->Instruction.Opcode == TGSI_OPCODE_LODQ ||
             tgsi_inst->Instruction.Opcode == TGSI_OPCODE_SAMPLE_I ||
             tgsi_inst->Instruction.Opcode == TGSI_OPCODE_TG4 ||
             tgsi_inst->Instruction.Opcode == TGSI_OPCODE_SAMPLE ||
             tgsi_inst->Instruction.Opcode == TGSI_OPCODE_SAMPLE_B ||
             tgsi_inst->Instruction.Opcode == TGSI_OPCODE_SAMPLE_L ||
             tgsi_inst->Instruction.Opcode == TGSI_OPCODE_SAMPLE_D ||
             tgsi_inst->Instruction.Opcode == TGSI_OPCODE_SAMPLE_C ||
             tgsi_inst->Instruction.Opcode == TGSI_OPCODE_SAMPLE_C_LZ);
      sview = tgsi_inst->Src[samp].Register.Index;
   } else {
      assert(tgsi_inst->Src[samp].Register.File == TGSI_FILE_SAMPLER);

      /* TODO if we supported any opc's which take an explicit SVIEW
       * src, we would use that here instead.  But for the "legacy"
       * texture opc's the SVIEW index is same as SAMP index:
       */
      sview = tgsi_inst->Src[samp].Register.Index;
   }

   nir_alu_type sampler_type =
      sview < c->num_samp_types ? c->samp_types[sview] : nir_type_float32;

   if (op == nir_texop_lod) {
      instr->dest_type = nir_type_float32;
   } else if (op == nir_texop_texture_samples) {
      instr->dest_type = nir_type_uint32;
   } else {
      instr->dest_type = sampler_type;
   }

   nir_variable *var =
      get_sampler_var(c, sview, instr->sampler_dim,
                      instr->is_shadow,
                      instr->is_array,
                      base_type_for_alu_type(sampler_type),
                      op);

   nir_deref_instr *deref = nir_build_deref_var(b, var);

   unsigned src_number = 0;

   instr->src[src_number] = nir_tex_src_for_ssa(nir_tex_src_texture_deref,
                                                &deref->def);
   src_number++;
   instr->src[src_number] = nir_tex_src_for_ssa(nir_tex_src_sampler_deref,
                                                &deref->def);
   src_number++;

   if (op != nir_texop_texture_samples) {
      instr->src[src_number] =
         nir_tex_src_for_ssa(nir_tex_src_coord,
                             nir_trim_vector(b, src[0], instr->coord_components));
      src_number++;
   }

   if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_TXP) {
      instr->src[src_number] = nir_tex_src_for_ssa(nir_tex_src_projector,
                                                   ttn_channel(b, src[0], W));
      src_number++;
   }

   if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_TXB) {
      instr->src[src_number] = nir_tex_src_for_ssa(nir_tex_src_bias,
                                                   ttn_channel(b, src[0], W));
      src_number++;
   }

   if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_TXB2) {
      instr->src[src_number] = nir_tex_src_for_ssa(nir_tex_src_bias,
                                                   ttn_channel(b, src[1], X));
      src_number++;
   }

   if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_TXL ||
       tgsi_inst->Instruction.Opcode == TGSI_OPCODE_TEX_LZ) {
      if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_TEX_LZ)
         instr->src[src_number].src = nir_src_for_ssa(nir_imm_int(b, 0));
      else
         instr->src[src_number].src = nir_src_for_ssa(ttn_channel(b, src[0], W));
      instr->src[src_number].src_type = nir_tex_src_lod;
      src_number++;
   }

   if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_TXL2) {
      instr->src[src_number] = nir_tex_src_for_ssa(nir_tex_src_lod,
                                                   ttn_channel(b, src[1], X));
      src_number++;
   }

   if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_SAMPLE_C_LZ) {
      instr->src[src_number].src = nir_src_for_ssa(nir_imm_int(b, 0));
      instr->src[src_number].src_type = nir_tex_src_lod;
      src_number++;
   }

   if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_SAMPLE_B) {
      instr->src[src_number] = nir_tex_src_for_ssa(nir_tex_src_bias,
                                                   ttn_channel(b, src[3], X));
      src_number++;
   }

   if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_SAMPLE_L) {
      instr->src[src_number] = nir_tex_src_for_ssa(nir_tex_src_lod,
                                                   ttn_channel(b, src[3], X));
      src_number++;
   }

   if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_SAMPLE_D) {
      instr->src[src_number] =
         nir_tex_src_for_ssa(nir_tex_src_ddx,
               nir_trim_vector(b, src[3], instr->coord_components));
      src_number++;
      instr->src[src_number] =
         nir_tex_src_for_ssa(nir_tex_src_ddy,
               nir_trim_vector(b, src[4], instr->coord_components));
      src_number++;
   }

   if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_TXF ||
       tgsi_inst->Instruction.Opcode == TGSI_OPCODE_TXF_LZ) {
      if (op == nir_texop_txf_ms) {
         instr->src[src_number] = nir_tex_src_for_ssa(nir_tex_src_ms_index,
                                                      ttn_channel(b, src[0], W));
      } else {
         if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_TXF_LZ)
            instr->src[src_number].src = nir_src_for_ssa(nir_imm_int(b, 0));
         else
            instr->src[src_number].src = nir_src_for_ssa(ttn_channel(b, src[0], W));
         instr->src[src_number].src_type = nir_tex_src_lod;
      }
      src_number++;
   }

   if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_TXD) {
      instr->src[src_number] =
         nir_tex_src_for_ssa(nir_tex_src_ddx,
               nir_trim_vector(b, src[1], instr->coord_components));
      src_number++;
      instr->src[src_number] =
         nir_tex_src_for_ssa(nir_tex_src_ddy,
               nir_trim_vector(b, src[2], instr->coord_components));
      src_number++;
   }

   if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_TG4) {
      if (c->cap_tg4_component_in_swizzle)
         instr->component = tgsi_inst->Src[samp].Register.SwizzleX;
      else
         instr->component = nir_scalar_as_uint(nir_scalar_resolved(src[1], 0));
   }

   if (instr->is_shadow) {
      if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_SAMPLE_C ||
          tgsi_inst->Instruction.Opcode == TGSI_OPCODE_SAMPLE_C_LZ)
         instr->src[src_number].src = nir_src_for_ssa(ttn_channel(b, src[3], X));
      else if (instr->coord_components == 4)
         instr->src[src_number].src = nir_src_for_ssa(ttn_channel(b, src[1], X));
      else if (instr->coord_components == 3)
         instr->src[src_number].src = nir_src_for_ssa(ttn_channel(b, src[0], W));
      else
         instr->src[src_number].src = nir_src_for_ssa(ttn_channel(b, src[0], Z));

      instr->src[src_number].src_type = nir_tex_src_comparator;
      src_number++;
   }

   for (i = 0; i < tgsi_inst->Texture.NumOffsets; i++) {
      struct tgsi_texture_offset *tex_offset = &tgsi_inst->TexOffsets[i];
      unsigned offset_components =
         instr->is_array ? instr->coord_components - 1 : instr->coord_components;
      /* since TexOffset ins't using tgsi_full_src_register we get to
       * do some extra gymnastics:
       */
      nir_alu_src src;

      memset(&src, 0, sizeof(src));

      src.src = ttn_src_for_file_and_index(c,
                                           tex_offset->File,
                                           tex_offset->Index,
                                           NULL, NULL, NULL,
                                           true);

      src.swizzle[0] = tex_offset->SwizzleX;
      src.swizzle[1] = tex_offset->SwizzleY;
      src.swizzle[2] = tex_offset->SwizzleZ;
      src.swizzle[3] = TGSI_SWIZZLE_W;

      instr->src[src_number] = nir_tex_src_for_ssa(nir_tex_src_offset,
                                                   nir_mov_alu(b, src, offset_components));
      src_number++;
   }

   assert(src_number == num_srcs);
   assert(src_number == instr->num_srcs);

   nir_def_init(&instr->instr, &instr->def,
                nir_tex_instr_dest_size(instr), 32);
   nir_builder_instr_insert(b, &instr->instr);
   return nir_pad_vector_imm_int(b, &instr->def, 0, 4);
}

/* TGSI_OPCODE_TXQ is actually two distinct operations:
 *
 *     dst.x = texture\_width(unit, lod)
 *     dst.y = texture\_height(unit, lod)
 *     dst.z = texture\_depth(unit, lod)
 *     dst.w = texture\_levels(unit)
 *
 * dst.xyz map to NIR txs opcode, and dst.w maps to query_levels
 */
static nir_def *
ttn_txq(struct ttn_compile *c, nir_def **src)
{
   nir_builder *b = &c->build;
   struct tgsi_full_instruction *tgsi_inst = &c->token->FullInstruction;
   nir_tex_instr *txs, *qlv;

   txs = nir_tex_instr_create(b->shader, 2);
   txs->op = nir_texop_txs;
   txs->dest_type = nir_type_uint32;
   txs->can_speculate = true;
   get_texture_info(tgsi_inst->Texture.Texture,
                    &txs->sampler_dim, &txs->is_shadow, &txs->is_array);

   qlv = nir_tex_instr_create(b->shader, 1);
   qlv->op = nir_texop_query_levels;
   qlv->dest_type = nir_type_uint32;
   qlv->can_speculate = true;
   get_texture_info(tgsi_inst->Texture.Texture,
                    &qlv->sampler_dim, &qlv->is_shadow, &qlv->is_array);

   assert(tgsi_inst->Src[1].Register.File == TGSI_FILE_SAMPLER);
   int sview = tgsi_inst->Src[1].Register.Index;

   nir_alu_type sampler_type =
      sview < c->num_samp_types ? c->samp_types[sview] : nir_type_float32;

   nir_variable *var =
      get_sampler_var(c, sview, txs->sampler_dim,
                      txs->is_shadow,
                      txs->is_array,
                      base_type_for_alu_type(sampler_type),
                      nir_texop_txs);

   nir_deref_instr *deref = nir_build_deref_var(b, var);

   txs->src[0] = nir_tex_src_for_ssa(nir_tex_src_texture_deref,
                                     &deref->def);

   qlv->src[0] = nir_tex_src_for_ssa(nir_tex_src_texture_deref,
                                     &deref->def);

   /* lod: */
   txs->src[1] = nir_tex_src_for_ssa(nir_tex_src_lod,
                                     ttn_channel(b, src[0], X));

   nir_def_init(&txs->instr, &txs->def, nir_tex_instr_dest_size(txs), 32);
   nir_builder_instr_insert(b, &txs->instr);

   nir_def_init(&qlv->instr, &qlv->def, 1, 32);
   nir_builder_instr_insert(b, &qlv->instr);

   return nir_vector_insert_imm(b,
                                nir_pad_vector_imm_int(b, &txs->def, 0, 4),
                                &qlv->def, 3);
}

static enum glsl_base_type
get_image_base_type(struct tgsi_full_instruction *tgsi_inst)
{
   const struct util_format_description *desc =
      util_format_description(tgsi_inst->Memory.Format);

   if (desc->channel[0].pure_integer) {
      if (desc->channel[0].type == UTIL_FORMAT_TYPE_SIGNED)
         return GLSL_TYPE_INT;
      else
         return GLSL_TYPE_UINT;
   }
   return GLSL_TYPE_FLOAT;
}

static enum gl_access_qualifier
get_mem_qualifier(struct tgsi_full_instruction *tgsi_inst)
{
   enum gl_access_qualifier access = 0;

   if (tgsi_inst->Memory.Qualifier & TGSI_MEMORY_COHERENT)
      access |= ACCESS_COHERENT;
   if (tgsi_inst->Memory.Qualifier & TGSI_MEMORY_RESTRICT)
      access |= ACCESS_RESTRICT;
   if (tgsi_inst->Memory.Qualifier & TGSI_MEMORY_VOLATILE)
      access |= ACCESS_VOLATILE;
   if (tgsi_inst->Memory.Qualifier & TGSI_MEMORY_STREAM_CACHE_POLICY)
      access |= ACCESS_NON_TEMPORAL;

   return access;
}

static nir_atomic_op
ttn_atomic_op(unsigned tgsi_op)
{
   switch (tgsi_op) {
   case TGSI_OPCODE_ATOMUADD:
      return nir_atomic_op_iadd;
   case TGSI_OPCODE_ATOMXCHG:
      return nir_atomic_op_xchg;
   case TGSI_OPCODE_ATOMAND:
      return nir_atomic_op_iand;
   case TGSI_OPCODE_ATOMOR:
      return nir_atomic_op_ior;
   case TGSI_OPCODE_ATOMXOR:
      return nir_atomic_op_ixor;
   case TGSI_OPCODE_ATOMUMIN:
      return nir_atomic_op_umin;
   case TGSI_OPCODE_ATOMUMAX:
      return nir_atomic_op_umax;
   case TGSI_OPCODE_ATOMIMIN:
      return nir_atomic_op_imin;
   case TGSI_OPCODE_ATOMIMAX:
      return nir_atomic_op_imax;
   case TGSI_OPCODE_ATOMCAS:
      return nir_atomic_op_cmpxchg;
   default:
      UNREACHABLE("unexpected atomic opcode");
   }
}

static nir_def *
ttn_mem(struct ttn_compile *c, nir_def **src)
{
   nir_builder *b = &c->build;
   struct tgsi_full_instruction *tgsi_inst = &c->token->FullInstruction;
   nir_intrinsic_instr *instr = NULL;
   unsigned resource_index, addr_src_index, file;
   bool is_atomic = false;

   switch (tgsi_inst->Instruction.Opcode) {
   case TGSI_OPCODE_LOAD:
      assert(!tgsi_inst->Src[0].Register.Indirect);
      resource_index = tgsi_inst->Src[0].Register.Index;
      file = tgsi_inst->Src[0].Register.File;
      addr_src_index = 1;
      break;
   case TGSI_OPCODE_RESQ:
      assert(!tgsi_inst->Src[0].Register.Indirect);
      resource_index = tgsi_inst->Src[0].Register.Index;
      file = tgsi_inst->Src[0].Register.File;
      addr_src_index = 0;
      break;
   case TGSI_OPCODE_STORE:
      assert(!tgsi_inst->Dst[0].Register.Indirect);
      resource_index = tgsi_inst->Dst[0].Register.Index;
      file = tgsi_inst->Dst[0].Register.File;
      addr_src_index = 0;
      break;
   case TGSI_OPCODE_ATOMUADD:
   case TGSI_OPCODE_ATOMXCHG:
   case TGSI_OPCODE_ATOMCAS:
   case TGSI_OPCODE_ATOMAND:
   case TGSI_OPCODE_ATOMOR:
   case TGSI_OPCODE_ATOMXOR:
   case TGSI_OPCODE_ATOMUMIN:
   case TGSI_OPCODE_ATOMUMAX:
   case TGSI_OPCODE_ATOMIMIN:
   case TGSI_OPCODE_ATOMIMAX:
      assert(!tgsi_inst->Src[0].Register.Indirect);
      resource_index = tgsi_inst->Src[0].Register.Index;
      file = tgsi_inst->Src[0].Register.File;
      addr_src_index = 1;
      is_atomic = true;
      break;
   default:
      UNREACHABLE("unexpected memory opcode");
   }

   if (file == TGSI_FILE_BUFFER) {
      nir_intrinsic_op op;

      switch (tgsi_inst->Instruction.Opcode) {
      case TGSI_OPCODE_LOAD:
         op = nir_intrinsic_load_ssbo;
         break;
      case TGSI_OPCODE_STORE:
         op = nir_intrinsic_store_ssbo;
         break;
      case TGSI_OPCODE_ATOMCAS:
         op = nir_intrinsic_ssbo_atomic_swap;
         break;
      case TGSI_OPCODE_ATOMUADD:
      case TGSI_OPCODE_ATOMXCHG:
      case TGSI_OPCODE_ATOMAND:
      case TGSI_OPCODE_ATOMOR:
      case TGSI_OPCODE_ATOMXOR:
      case TGSI_OPCODE_ATOMUMIN:
      case TGSI_OPCODE_ATOMUMAX:
      case TGSI_OPCODE_ATOMIMIN:
      case TGSI_OPCODE_ATOMIMAX:
         op = nir_intrinsic_ssbo_atomic;
         break;
      default:
         UNREACHABLE("unexpected buffer opcode");
      }

      add_ssbo_var(c, resource_index);

      instr = nir_intrinsic_instr_create(b->shader, op);
      unsigned i = 0;
      if (is_atomic) {
         instr->src[i++] = nir_src_for_ssa(nir_imm_int(b, resource_index));
         instr->src[i++] =
            nir_src_for_ssa(ttn_channel(b, src[addr_src_index], X));
         instr->src[i++] = nir_src_for_ssa(ttn_channel(b, src[2], X));
         if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_ATOMCAS)
            instr->src[i++] = nir_src_for_ssa(ttn_channel(b, src[3], X));
         nir_intrinsic_set_access(instr, get_mem_qualifier(tgsi_inst));
         nir_intrinsic_set_atomic_op(instr,
                                     ttn_atomic_op(tgsi_inst->Instruction.Opcode));
      } else {
         instr->num_components =
            util_last_bit(tgsi_inst->Dst[0].Register.WriteMask);
         nir_intrinsic_set_access(instr, get_mem_qualifier(tgsi_inst));
         nir_intrinsic_set_align(instr, 4, 0);
      }

      if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_STORE) {
         instr->src[i++] = nir_src_for_ssa(nir_swizzle(b, src[1], SWIZ(X, Y, Z, W),
                                                       instr->num_components));
         instr->src[i++] = nir_src_for_ssa(nir_imm_int(b, resource_index));
         instr->src[i++] =
            nir_src_for_ssa(ttn_channel(b, src[addr_src_index], X));
         nir_intrinsic_set_write_mask(instr, tgsi_inst->Dst[0].Register.WriteMask);
      } else if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_LOAD) {
         instr->src[i++] = nir_src_for_ssa(nir_imm_int(b, resource_index));
         instr->src[i++] =
            nir_src_for_ssa(ttn_channel(b, src[addr_src_index], X));
      }

   } else if (file == TGSI_FILE_MEMORY) {
      nir_intrinsic_op op;

      switch (tgsi_inst->Instruction.Opcode) {
      case TGSI_OPCODE_LOAD:
         op = nir_intrinsic_load_shared;
         break;
      case TGSI_OPCODE_STORE:
         op = nir_intrinsic_store_shared;
         break;
      case TGSI_OPCODE_ATOMCAS:
         op = nir_intrinsic_shared_atomic_swap;
         break;
      case TGSI_OPCODE_ATOMUADD:
      case TGSI_OPCODE_ATOMXCHG:
      case TGSI_OPCODE_ATOMAND:
      case TGSI_OPCODE_ATOMOR:
      case TGSI_OPCODE_ATOMXOR:
      case TGSI_OPCODE_ATOMUMIN:
      case TGSI_OPCODE_ATOMUMAX:
      case TGSI_OPCODE_ATOMIMIN:
      case TGSI_OPCODE_ATOMIMAX:
         op = nir_intrinsic_shared_atomic;
         break;
      default:
         UNREACHABLE("unexpected shared memory opcode");
      }

      instr = nir_intrinsic_instr_create(b->shader, op);
      nir_intrinsic_set_base(instr, 0);

      switch (tgsi_inst->Instruction.Opcode) {
      case TGSI_OPCODE_LOAD:
         instr->num_components =
            util_last_bit(tgsi_inst->Dst[0].Register.WriteMask);
         instr->src[0] =
            nir_src_for_ssa(ttn_channel(b, src[addr_src_index], X));
         nir_intrinsic_set_access(instr, get_mem_qualifier(tgsi_inst));
         nir_intrinsic_set_align(instr, 4, 0);
         break;
      case TGSI_OPCODE_STORE:
         instr->num_components =
            util_last_bit(tgsi_inst->Dst[0].Register.WriteMask);
         instr->src[0] =
            nir_src_for_ssa(nir_swizzle(b, src[1], SWIZ(X, Y, Z, W),
                                        instr->num_components));
         instr->src[1] =
            nir_src_for_ssa(ttn_channel(b, src[addr_src_index], X));
         nir_intrinsic_set_access(instr, get_mem_qualifier(tgsi_inst));
         nir_intrinsic_set_write_mask(instr,
                                      tgsi_inst->Dst[0].Register.WriteMask);
         nir_intrinsic_set_align(instr, 4, 0);
         break;
      case TGSI_OPCODE_ATOMCAS:
         instr->src[0] =
            nir_src_for_ssa(ttn_channel(b, src[addr_src_index], X));
         instr->src[1] = nir_src_for_ssa(ttn_channel(b, src[2], X));
         instr->src[2] = nir_src_for_ssa(ttn_channel(b, src[3], X));
         nir_intrinsic_set_atomic_op(instr,
                                     ttn_atomic_op(tgsi_inst->Instruction.Opcode));
         break;
      default:
         instr->src[0] =
            nir_src_for_ssa(ttn_channel(b, src[addr_src_index], X));
         instr->src[1] = nir_src_for_ssa(ttn_channel(b, src[2], X));
         nir_intrinsic_set_atomic_op(instr,
                                     ttn_atomic_op(tgsi_inst->Instruction.Opcode));
         break;
      }

   } else if (file == TGSI_FILE_IMAGE) {
      nir_intrinsic_op op;

      switch (tgsi_inst->Instruction.Opcode) {
      case TGSI_OPCODE_LOAD:
         op = nir_intrinsic_image_deref_load;
         break;
      case TGSI_OPCODE_RESQ:
         op = nir_intrinsic_image_deref_size;
         break;
      case TGSI_OPCODE_STORE:
         op = nir_intrinsic_image_deref_store;
         break;
      case TGSI_OPCODE_ATOMCAS:
         op = nir_intrinsic_image_deref_atomic_swap;
         break;
      case TGSI_OPCODE_ATOMUADD:
      case TGSI_OPCODE_ATOMXCHG:
      case TGSI_OPCODE_ATOMAND:
      case TGSI_OPCODE_ATOMOR:
      case TGSI_OPCODE_ATOMXOR:
      case TGSI_OPCODE_ATOMUMIN:
      case TGSI_OPCODE_ATOMUMAX:
      case TGSI_OPCODE_ATOMIMIN:
      case TGSI_OPCODE_ATOMIMAX:
         op = nir_intrinsic_image_deref_atomic;
         break;
      default:
         UNREACHABLE("unexpected file opcode");
      }

      instr = nir_intrinsic_instr_create(b->shader, op);

      /* Set the image variable dereference. */
      enum glsl_sampler_dim dim;
      bool is_array;
      get_texture_info(tgsi_inst->Memory.Texture, &dim, NULL, &is_array);

      enum glsl_base_type base_type = get_image_base_type(tgsi_inst);
      enum gl_access_qualifier access = get_mem_qualifier(tgsi_inst);

      nir_variable *image =
         get_image_var(c, resource_index,
                       dim, is_array, base_type, access,
                       tgsi_inst->Memory.Format);
      nir_deref_instr *image_deref = nir_build_deref_var(b, image);
      const struct glsl_type *type = image_deref->type;

      nir_intrinsic_set_image_dim(instr, dim);
      nir_intrinsic_set_image_array(instr, is_array);
      nir_intrinsic_set_format(instr, tgsi_inst->Memory.Format);
      nir_intrinsic_set_access(instr, image_deref->var->data.access);

      if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_RESQ) {
         unsigned size_components = glsl_get_sampler_dim(type) == GLSL_SAMPLER_DIM_1D ? 1 :
                                    glsl_get_sampler_dim(type) == GLSL_SAMPLER_DIM_2D ? 2 :
                                    glsl_get_sampler_dim(type) == GLSL_SAMPLER_DIM_3D ? 3 : 4;
         if (glsl_sampler_type_is_array(type) && size_components < 4)
            size_components++;

         instr->src[0] = nir_src_for_ssa(&image_deref->def);
         instr->src[1] = nir_src_for_ssa(nir_imm_int(b, 0)); /* LOD */
         instr->num_components = size_components;
         nir_def_init(&instr->instr, &instr->def, size_components, 32);
         nir_builder_instr_insert(b, &instr->instr);
         return nir_pad_vector_imm_int(b, &instr->def, 0, 4);
      }

      instr->src[0] = nir_src_for_ssa(&image_deref->def);
      instr->src[1] = nir_src_for_ssa(src[addr_src_index]);

      /* Set the sample argument, which is undefined for single-sample images. */
      if (glsl_get_sampler_dim(type) == GLSL_SAMPLER_DIM_MS) {
         instr->src[2] = nir_src_for_ssa(ttn_channel(b, src[addr_src_index], W));
      } else {
         instr->src[2] = nir_src_for_ssa(nir_undef(b, 1, 32));
      }

      if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_LOAD) {
         instr->src[3] = nir_src_for_ssa(nir_imm_int(b, 0)); /* LOD */
      }

      unsigned num_components = is_atomic ?
         1 : util_last_bit(tgsi_inst->Dst[0].Register.WriteMask);

      if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_STORE) {
         instr->src[3] = nir_src_for_ssa(nir_swizzle(b, src[1], SWIZ(X, Y, Z, W),
                                                     num_components));
         instr->src[4] = nir_src_for_ssa(nir_imm_int(b, 0)); /* LOD */
      } else if (is_atomic) {
         instr->src[3] = nir_src_for_ssa(ttn_channel(b, src[2], X));
         if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_ATOMCAS)
            instr->src[4] = nir_src_for_ssa(ttn_channel(b, src[3], X));
         nir_intrinsic_set_atomic_op(instr,
                                     ttn_atomic_op(tgsi_inst->Instruction.Opcode));
      }

      if (!is_atomic)
         instr->num_components = num_components;
   } else {
      UNREACHABLE("unexpected file");
   }


   if (tgsi_inst->Instruction.Opcode == TGSI_OPCODE_LOAD || is_atomic) {
      unsigned def_components = is_atomic ? 1 : instr->num_components;
      nir_def_init(&instr->instr, &instr->def, def_components, 32);
      nir_builder_instr_insert(b, &instr->instr);
      return is_atomic ? &instr->def :
                         nir_pad_vector_imm_int(b, &instr->def, 0, 4);
   } else {
      nir_builder_instr_insert(b, &instr->instr);
      return NULL;
   }
}

static const nir_op op_trans[TGSI_OPCODE_LAST] = {
   [TGSI_OPCODE_ARL] = 0,
   [TGSI_OPCODE_MOV] = nir_op_mov,
   [TGSI_OPCODE_FBFETCH] = nir_op_mov,
   [TGSI_OPCODE_LIT] = 0,
   [TGSI_OPCODE_RCP] = nir_op_frcp,
   [TGSI_OPCODE_RSQ] = nir_op_frsq,
   [TGSI_OPCODE_EXP] = 0,
   [TGSI_OPCODE_LOG] = 0,
   [TGSI_OPCODE_MUL] = nir_op_fmul,
   [TGSI_OPCODE_ADD] = nir_op_fadd,
   [TGSI_OPCODE_DP3] = 0,
   [TGSI_OPCODE_DP4] = 0,
   [TGSI_OPCODE_DST] = 0,
   [TGSI_OPCODE_MIN] = nir_op_fmin,
   [TGSI_OPCODE_MAX] = nir_op_fmax,
   [TGSI_OPCODE_SLT] = nir_op_slt,
   [TGSI_OPCODE_SGE] = nir_op_sge,
   [TGSI_OPCODE_MAD] = nir_op_ffma,
   [TGSI_OPCODE_TEX_LZ] = 0,
   [TGSI_OPCODE_LRP] = 0,
   [TGSI_OPCODE_SQRT] = nir_op_fsqrt,
   [TGSI_OPCODE_FRC] = nir_op_ffract,
   [TGSI_OPCODE_TXF_LZ] = 0,
   [TGSI_OPCODE_FLR] = nir_op_ffloor,
   [TGSI_OPCODE_ROUND] = nir_op_fround_even,
   [TGSI_OPCODE_EX2] = nir_op_fexp2,
   [TGSI_OPCODE_LG2] = nir_op_flog2,
   [TGSI_OPCODE_POW] = nir_op_fpow,
   [TGSI_OPCODE_COS] = nir_op_fcos,
   [TGSI_OPCODE_KILL] = 0,
   [TGSI_OPCODE_PK2H] = 0, /* XXX */
   [TGSI_OPCODE_PK2US] = 0, /* XXX */
   [TGSI_OPCODE_PK4B] = 0, /* XXX */
   [TGSI_OPCODE_PK4UB] = 0, /* XXX */
   [TGSI_OPCODE_SEQ] = nir_op_seq,
   [TGSI_OPCODE_SGT] = 0,
   [TGSI_OPCODE_SIN] = nir_op_fsin,
   [TGSI_OPCODE_SNE] = nir_op_sne,
   [TGSI_OPCODE_SLE] = 0,
   [TGSI_OPCODE_TEX] = 0,
   [TGSI_OPCODE_TXD] = 0,
   [TGSI_OPCODE_TXP] = 0,
   [TGSI_OPCODE_UP2H] = 0, /* XXX */
   [TGSI_OPCODE_UP2US] = 0, /* XXX */
   [TGSI_OPCODE_UP4B] = 0, /* XXX */
   [TGSI_OPCODE_UP4UB] = 0, /* XXX */
   [TGSI_OPCODE_ARR] = 0,

   /* No function calls, yet. */
   [TGSI_OPCODE_CAL] = 0, /* XXX */
   [TGSI_OPCODE_RET] = 0, /* Handled with nir_lower_returns */

   [TGSI_OPCODE_SSG] = nir_op_fsign,
   [TGSI_OPCODE_CMP] = 0,
   [TGSI_OPCODE_TXB] = 0,
   [TGSI_OPCODE_DIV] = nir_op_fdiv,
   [TGSI_OPCODE_DP2] = 0,
   [TGSI_OPCODE_TXL] = 0,

   [TGSI_OPCODE_BRK] = 0,
   [TGSI_OPCODE_IF] = 0,
   [TGSI_OPCODE_UIF] = 0,
   [TGSI_OPCODE_ELSE] = 0,
   [TGSI_OPCODE_ENDIF] = 0,

   [TGSI_OPCODE_CEIL] = nir_op_fceil,
   [TGSI_OPCODE_I2F] = nir_op_i2f32,
   [TGSI_OPCODE_NOT] = nir_op_inot,
   [TGSI_OPCODE_TRUNC] = nir_op_ftrunc,
   [TGSI_OPCODE_SHL] = nir_op_ishl,
   [TGSI_OPCODE_AND] = nir_op_iand,
   [TGSI_OPCODE_OR] = nir_op_ior,
   [TGSI_OPCODE_MOD] = nir_op_umod,
   [TGSI_OPCODE_XOR] = nir_op_ixor,
   [TGSI_OPCODE_TXF] = 0,
   [TGSI_OPCODE_TXQ] = 0,

   [TGSI_OPCODE_CONT] = 0,

   [TGSI_OPCODE_EMIT] = 0, /* XXX */
   [TGSI_OPCODE_ENDPRIM] = 0, /* XXX */

   [TGSI_OPCODE_BGNLOOP] = 0,
   [TGSI_OPCODE_BGNSUB] = 0, /* XXX: no function calls */
   [TGSI_OPCODE_ENDLOOP] = 0,
   [TGSI_OPCODE_ENDSUB] = 0, /* XXX: no function calls */

   [TGSI_OPCODE_NOP] = 0,
   [TGSI_OPCODE_FSEQ] = nir_op_feq,
   [TGSI_OPCODE_FSGE] = nir_op_fge,
   [TGSI_OPCODE_FSLT] = nir_op_flt,
   [TGSI_OPCODE_FSNE] = nir_op_fneu,

   [TGSI_OPCODE_KILL_IF] = 0,

   [TGSI_OPCODE_END] = 0,

   [TGSI_OPCODE_F2I] = nir_op_f2i32,
   [TGSI_OPCODE_IDIV] = nir_op_idiv,
   [TGSI_OPCODE_IMAX] = nir_op_imax,
   [TGSI_OPCODE_IMIN] = nir_op_imin,
   [TGSI_OPCODE_INEG] = nir_op_ineg,
   [TGSI_OPCODE_ISGE] = nir_op_ige,
   [TGSI_OPCODE_ISHR] = nir_op_ishr,
   [TGSI_OPCODE_ISLT] = nir_op_ilt,
   [TGSI_OPCODE_F2U] = nir_op_f2u32,
   [TGSI_OPCODE_U2F] = nir_op_u2f32,
   [TGSI_OPCODE_UADD] = nir_op_iadd,
   [TGSI_OPCODE_UDIV] = nir_op_udiv,
   [TGSI_OPCODE_UMAD] = 0,
   [TGSI_OPCODE_UMAX] = nir_op_umax,
   [TGSI_OPCODE_UMIN] = nir_op_umin,
   [TGSI_OPCODE_UMOD] = nir_op_umod,
   [TGSI_OPCODE_UMUL] = nir_op_imul,
   [TGSI_OPCODE_USEQ] = nir_op_ieq,
   [TGSI_OPCODE_USGE] = nir_op_uge,
   [TGSI_OPCODE_USHR] = nir_op_ushr,
   [TGSI_OPCODE_USLT] = nir_op_ult,
   [TGSI_OPCODE_USNE] = nir_op_ine,

   /* XXX: SAMPLE opcodes */

   [TGSI_OPCODE_UARL] = nir_op_mov,
   [TGSI_OPCODE_UCMP] = 0,
   [TGSI_OPCODE_IABS] = nir_op_iabs,
   [TGSI_OPCODE_ISSG] = nir_op_isign,

   [TGSI_OPCODE_LOAD] = 0,
   [TGSI_OPCODE_STORE] = 0,

   /* XXX: atomics */

   [TGSI_OPCODE_TEX2] = 0,
   [TGSI_OPCODE_TXB2] = 0,
   [TGSI_OPCODE_TXL2] = 0,

   [TGSI_OPCODE_IMUL_HI] = nir_op_imul_high,
   [TGSI_OPCODE_UMUL_HI] = nir_op_umul_high,

   [TGSI_OPCODE_TG4] = 0,
   [TGSI_OPCODE_LODQ] = 0,

   [TGSI_OPCODE_IBFE] = nir_op_ibitfield_extract,
   [TGSI_OPCODE_UBFE] = nir_op_ubitfield_extract,
   [TGSI_OPCODE_BFI] = nir_op_bitfield_insert,
   [TGSI_OPCODE_BREV] = nir_op_bitfield_reverse,
   [TGSI_OPCODE_POPC] = nir_op_bit_count,
   [TGSI_OPCODE_LSB] = nir_op_find_lsb,
   [TGSI_OPCODE_IMSB] = nir_op_ifind_msb,
   [TGSI_OPCODE_UMSB] = nir_op_ufind_msb,

   [TGSI_OPCODE_INTERP_CENTROID] = 0, /* XXX */
   [TGSI_OPCODE_INTERP_SAMPLE] = 0, /* XXX */
   [TGSI_OPCODE_INTERP_OFFSET] = 0, /* XXX */

   [TGSI_OPCODE_F2D] = nir_op_f2f64,
   [TGSI_OPCODE_D2F] = nir_op_f2f32,
   [TGSI_OPCODE_DMUL] = nir_op_fmul,
   [TGSI_OPCODE_D2U] = nir_op_f2u32,
   [TGSI_OPCODE_U2D] = nir_op_u2f64,

   [TGSI_OPCODE_U64ADD] = nir_op_iadd,
   [TGSI_OPCODE_U64MUL] = nir_op_imul,
   [TGSI_OPCODE_U64DIV] = nir_op_udiv,
   [TGSI_OPCODE_U64SNE] = nir_op_ine,
   [TGSI_OPCODE_I64NEG] = nir_op_ineg,
   [TGSI_OPCODE_I64ABS] = nir_op_iabs,
};

static void ttn_add_output_stores(struct ttn_compile *c);

static void
ttn_emit_instruction(struct ttn_compile *c)
{
   nir_builder *b = &c->build;
   struct tgsi_full_instruction *tgsi_inst = &c->token->FullInstruction;
   unsigned i;
   unsigned tgsi_op = tgsi_inst->Instruction.Opcode;
   struct tgsi_full_dst_register *tgsi_dst = &tgsi_inst->Dst[0];

   if (tgsi_op == TGSI_OPCODE_END)
      return;

   if ((tgsi_op == TGSI_OPCODE_CASE ||
        tgsi_op == TGSI_OPCODE_DEFAULT ||
        tgsi_op == TGSI_OPCODE_ENDSWITCH) &&
       c->switch_depth &&
       c->switch_stack[c->switch_depth - 1].case_open)
      ttn_close_switch_case(c);

   nir_def *src[TGSI_FULL_MAX_SRC_REGISTERS];
   for (i = 0; i < tgsi_inst->Instruction.NumSrcRegs; i++) {
      src[i] = ttn_get_src(c, &tgsi_inst->Src[i], i);
   }

   unsigned tgsi_dst_type = tgsi_opcode_infer_dst_type(tgsi_op, 0);

   /* The destination bitsize of the NIR opcode (not TGSI, where it's always
    * 32 bits). This needs to be passed into ttn_alu() because it can't be
    * inferred for comparison opcodes.
    */
   unsigned dst_bitsize = tgsi_type_is_64bit(tgsi_dst_type) ? 64 : 32;

   /* If this is non-NULL after the switch, it will be written to the
    * corresponding register/variable/etc after.
    */
   nir_def *dst = NULL;

   switch (tgsi_op) {
   case TGSI_OPCODE_EMIT:
      ttn_add_output_stores(c);
      nir_emit_vertex(b, 0);
      break;

   case TGSI_OPCODE_ENDPRIM:
      nir_end_primitive(b, 0);
      break;

   case TGSI_OPCODE_RSQ:
      dst = nir_frsq(b, ttn_channel(b, src[0], X));
      break;

   case TGSI_OPCODE_SQRT:
      dst = nir_fsqrt(b, ttn_channel(b, src[0], X));
      break;

   case TGSI_OPCODE_RCP:
      dst = nir_frcp(b, ttn_channel(b, src[0], X));
      break;

   case TGSI_OPCODE_EX2:
      dst = nir_fexp2(b, ttn_channel(b, src[0], X));
      break;

   case TGSI_OPCODE_LG2:
      dst = nir_flog2(b, ttn_channel(b, src[0], X));
      break;

   case TGSI_OPCODE_POW:
      dst = nir_fpow(b, ttn_channel(b, src[0], X), ttn_channel(b, src[1], X));
      break;

   case TGSI_OPCODE_COS:
      dst = nir_fcos(b, ttn_channel(b, src[0], X));
      break;

   case TGSI_OPCODE_SIN:
      dst = nir_fsin(b, ttn_channel(b, src[0], X));
      break;

   case TGSI_OPCODE_ARL:
      dst = nir_f2i32(b, nir_ffloor(b, src[0]));
      break;

   case TGSI_OPCODE_EXP:
      dst = ttn_exp(b, src);
      break;

   case TGSI_OPCODE_LOG:
      dst = ttn_log(b, src);
      break;

   case TGSI_OPCODE_DST:
      dst = ttn_dst(b, src);
      break;

   case TGSI_OPCODE_LIT:
      dst = ttn_lit(b, src);
      break;

   case TGSI_OPCODE_DP2:
      dst = nir_fdot2(b, src[0], src[1]);
      break;

   case TGSI_OPCODE_DP3:
      dst = nir_fdot3(b, src[0], src[1]);
      break;

   case TGSI_OPCODE_DP4:
      dst = nir_fdot4(b, src[0], src[1]);
      break;

   case TGSI_OPCODE_UMAD:
      dst = nir_iadd(b, nir_imul(b, src[0], src[1]), src[2]);
      break;

   case TGSI_OPCODE_LRP:
      dst = nir_flrp(b, src[2], src[1], src[0]);
      break;

   case TGSI_OPCODE_KILL:
      ttn_kill(b);
      break;

   case TGSI_OPCODE_ARR:
      dst = nir_f2i32(b, nir_fround_even(b, src[0]));
      break;

   case TGSI_OPCODE_CMP:
      dst = nir_bcsel(b, nir_flt(b, src[0], nir_imm_float(b, 0.0)),
                      src[1], src[2]);
      break;

   case TGSI_OPCODE_UCMP:
      dst = nir_bcsel(b, nir_ine(b, src[0], nir_imm_int(b, 0)),
                      src[1], src[2]);
      break;

   case TGSI_OPCODE_SGT:
      dst = nir_slt(b, src[1], src[0]);
      break;

   case TGSI_OPCODE_SLE:
      dst = nir_sge(b, src[1], src[0]);
      break;

   case TGSI_OPCODE_KILL_IF:
      ttn_kill_if(b, src);
      break;

   case TGSI_OPCODE_SWITCH:
      ttn_switch(c, src);
      break;

   case TGSI_OPCODE_CASE:
      ttn_case(c, src);
      break;

   case TGSI_OPCODE_DEFAULT:
      ttn_default(c);
      break;

   case TGSI_OPCODE_ENDSWITCH:
      ttn_endswitch(c);
      break;

   case TGSI_OPCODE_TEX:
   case TGSI_OPCODE_TEX_LZ:
   case TGSI_OPCODE_TXP:
   case TGSI_OPCODE_TXL:
   case TGSI_OPCODE_TXB:
   case TGSI_OPCODE_TXD:
   case TGSI_OPCODE_TEX2:
   case TGSI_OPCODE_TXL2:
   case TGSI_OPCODE_TXB2:
   case TGSI_OPCODE_TXF:
   case TGSI_OPCODE_TXF_LZ:
   case TGSI_OPCODE_TG4:
   case TGSI_OPCODE_LODQ:
   case TGSI_OPCODE_SAMPLE:
   case TGSI_OPCODE_SAMPLE_B:
   case TGSI_OPCODE_SAMPLE_L:
   case TGSI_OPCODE_SAMPLE_D:
   case TGSI_OPCODE_SAMPLE_I:
   case TGSI_OPCODE_SAMPLE_INFO:
   case TGSI_OPCODE_SAMPLE_C:
   case TGSI_OPCODE_SAMPLE_C_LZ:
      dst = ttn_tex(c, src);
      break;

   case TGSI_OPCODE_TXQ:
      dst = ttn_txq(c, src);
      break;

   case TGSI_OPCODE_LOAD:
   case TGSI_OPCODE_RESQ:
   case TGSI_OPCODE_STORE:
   case TGSI_OPCODE_ATOMUADD:
   case TGSI_OPCODE_ATOMXCHG:
   case TGSI_OPCODE_ATOMCAS:
   case TGSI_OPCODE_ATOMAND:
   case TGSI_OPCODE_ATOMOR:
   case TGSI_OPCODE_ATOMXOR:
   case TGSI_OPCODE_ATOMUMIN:
   case TGSI_OPCODE_ATOMUMAX:
   case TGSI_OPCODE_ATOMIMIN:
   case TGSI_OPCODE_ATOMIMAX:
      dst = ttn_mem(c, src);
      break;

   case TGSI_OPCODE_NOP:
      break;

   case TGSI_OPCODE_IF:
      nir_push_if(b, nir_fneu_imm(b, nir_channel(b, src[0], 0), 0.0));
      break;

   case TGSI_OPCODE_UIF:
      nir_push_if(b, nir_ine_imm(b, nir_channel(b, src[0], 0), 0));
      break;

   case TGSI_OPCODE_ELSE:
      nir_push_else(&c->build, NULL);
      break;

   case TGSI_OPCODE_ENDIF:
      nir_pop_if(&c->build, NULL);
      break;

   case TGSI_OPCODE_BGNLOOP:
      nir_loop_add_continue_construct(nir_push_loop(&c->build));
      break;

   case TGSI_OPCODE_BRK:
      ttn_break(b);
      break;

   case TGSI_OPCODE_CONT:
      nir_jump(b, nir_jump_continue);
      break;

   case TGSI_OPCODE_ENDLOOP:
      nir_pop_loop(&c->build, NULL);
      break;

   case TGSI_OPCODE_BARRIER:
      ttn_barrier(b);
      break;

   case TGSI_OPCODE_DDX:
      dst = nir_ddx(b, src[0]);
      break;

   case TGSI_OPCODE_DDX_FINE:
      dst = nir_ddx_fine(b, src[0]);
      break;

   case TGSI_OPCODE_DDY:
      dst = nir_ddy(b, src[0]);
      break;

   case TGSI_OPCODE_DDY_FINE:
      dst = nir_ddy_fine(b, src[0]);
      break;

   case TGSI_OPCODE_RET:
      /* NIR returns must be at the end of the block, while TGSI returns may not
       * be. Guarantee that by putting it inside a trivial if, which will be
       * cleaned up by nir_opt_dead_cf.
       */
      nir_push_if(b, nir_imm_true(b));
      nir_jump(b, nir_jump_return);
      nir_pop_if(b, NULL);
      break;

   default:
      if (op_trans[tgsi_op] != 0 || tgsi_op == TGSI_OPCODE_MOV) {
         dst = ttn_alu(b, op_trans[tgsi_op], dst_bitsize, src);
      } else {
         mesa_loge("unknown TGSI opcode: %s",
                   tgsi_get_opcode_name(tgsi_op));
         abort();
      }
      break;
   }

   if (dst == NULL)
      return;

   if (tgsi_inst->Instruction.Saturate)
      dst = nir_fsat(b, dst);

   if (dst->num_components == 1)
      dst = nir_replicate(b, dst, 4);
   else if (dst->num_components == 2)
      dst = nir_pad_vector_imm_int(b, dst, 0, 4); /* for 64->32 conversions */

   assert(dst->num_components == 4);

   /*
    * D3D hull-shader fork phases address tessellation factors as an output
    * array indexed by the fork instance.  TGSI represents that as an
    * indirect output register, but the corresponding NIR interface is a
    * packed patch-output array.  Staging the write in a function register
    * would make each TCS invocation update private storage, so the invocation
    * that emits the patch output could not see factors written by the other
    * invocations.  Store factors directly to the patch output instead.
    */
   if (tgsi_dst->Register.File == TGSI_FILE_OUTPUT &&
       c->build.shader->info.stage == MESA_SHADER_TESS_CTRL) {
      unsigned index = tgsi_dst->Register.Index;
      nir_variable *var = c->outputs[index];
      bool tess_level =
         var && (var->data.location == VARYING_SLOT_TESS_LEVEL_OUTER ||
                 var->data.location == VARYING_SLOT_TESS_LEVEL_INNER);

      if (tess_level) {
         nir_deref_instr *deref = nir_build_deref_var(b, var);
         nir_def *factor_index = NULL;
         unsigned writemask = tgsi_dst->Register.WriteMask;
         float max_factor = 64.0f;
         unsigned max_factor_bits =
            c->scan->properties[TGSI_PROPERTY_TCS_TESS_FACTOR_MAX];

         if (max_factor_bits)
            memcpy(&max_factor, &max_factor_bits, sizeof(max_factor));
         if (!(max_factor >= 1.0f && max_factor <= 64.0f))
            max_factor = 64.0f;

         dst = nir_fmin(b, dst, nir_imm_float(b, max_factor));

         if (c->scan->properties[
                TGSI_PROPERTY_TCS_TESS_FACTOR_ROUND_TO_POW2]) {
            /*
             * D3D's pow2 partitioning rounds each positive tessellation
             * factor up to the next power of two.  Vulkan exposes only
             * equal, fractional-odd and fractional-even spacing, so perform
             * the missing normalization in the TCS and use equal spacing in
             * the TES.  Non-positive factors become zero and continue to
             * cull the patch.
            */
            nir_def *positive =
               nir_flt(b, nir_imm_float(b, 0.0f), dst);
            nir_def *clamped =
               nir_fmin(b, nir_fmax(b, dst, nir_imm_float(b, 1.0f)),
                        nir_imm_float(b, max_factor));
            nir_def *rounded =
               nir_fexp2(b, nir_fceil(b, nir_flog2(b, clamped)));
            rounded =
               nir_fmin(b, rounded, nir_imm_float(b, max_factor));
            dst = nir_bcsel(b, positive, rounded,
                            nir_imm_float(b, 0.0f));
         }

         if (tgsi_dst->Register.Indirect) {
            factor_index =
               ttn_src_for_indirect(c, &tgsi_dst->Indirect);
            int base = c->output_regs[index].offset;
            if (base)
               factor_index = nir_iadd_imm(b, factor_index, base);
         } else if (tgsi_dst->Register.Dimension) {
            struct tgsi_dimension *dim = &tgsi_dst->Dimension;
            if (dim->Indirect) {
               factor_index =
                  ttn_src_for_indirect(c, &tgsi_dst->DimIndirect);
               if (dim->Index)
                  factor_index =
                     nir_iadd_imm(b, factor_index, dim->Index);
            } else {
               factor_index = nir_imm_int(b, dim->Index);
            }
         }

         if (factor_index) {
            unsigned component = 0;
            while (component < 4 &&
                   !(writemask & BITFIELD_BIT(component)))
               ++component;

            if (component < 4 &&
                writemask == BITFIELD_BIT(component)) {
               deref = nir_build_deref_array(b, deref, factor_index);
               nir_store_deref(b, deref, nir_channel(b, dst, component),
                               0x1);
               c->direct_outputs[index] = true;
               return;
            }
         } else {
            for (unsigned component = 0; component < 4; ++component) {
               if (!(writemask & BITFIELD_BIT(component)))
                  continue;

               nir_deref_instr *component_deref =
                  nir_build_deref_array_imm(b, deref, component);
               nir_store_deref(b, component_deref,
                               nir_channel(b, dst, component), 0x1);
            }
            c->direct_outputs[index] = true;
            return;
         }
      }

      if (var && var->data.patch && !tess_level) {
         nir_deref_instr *deref;

         /*
          * Patch outputs are shared across TCS invocations and may be read by
          * a later join phase.  Store them directly in the shader-output
          * interface instead of staging them in invocation-private registers.
          */
         if (glsl_type_is_array(var->type)) {
            struct tgsi_ind_register *indirect =
               tgsi_dst->Register.Indirect ? &tgsi_dst->Indirect : NULL;
            deref = ttn_array_deref(c, var, c->output_regs[index].offset,
                                    indirect);
         } else {
            assert(!tgsi_dst->Register.Indirect);
            deref = nir_build_deref_var(b, var);
         }
         nir_store_deref(b, deref, dst, tgsi_dst->Register.WriteMask);
         c->direct_outputs[index] = true;
         return;
      }
   }

   /* Finally, copy the SSA def to the NIR variable/register */
   nir_variable *var = ttn_get_var(c, tgsi_dst);
   if (var) {
      unsigned index = tgsi_dst->Register.Index;
      unsigned offset = c->temp_regs[index].offset;
      struct tgsi_ind_register *indirect = tgsi_dst->Register.Indirect ?
                                           &tgsi_dst->Indirect : NULL;
      nir_store_deref(b, ttn_array_deref(c, var, offset, indirect), dst,
                      tgsi_dst->Register.WriteMask);
   } else {
      unsigned index = tgsi_dst->Register.Index;
      nir_def *reg = NULL;
      unsigned base_offset = 0;

      if (tgsi_dst->Register.File == TGSI_FILE_TEMPORARY) {
         assert(!c->temp_regs[index].var && "handled above");
         assert(!tgsi_dst->Register.Indirect);

         reg = c->temp_regs[index].reg;
         base_offset = c->temp_regs[index].offset;
      } else if (tgsi_dst->Register.File == TGSI_FILE_OUTPUT) {
         reg = c->output_regs[index].reg;
         base_offset = c->output_regs[index].offset;
         if (tgsi_dst->Register.Dimension) {
            struct tgsi_dimension *dim = &tgsi_dst->Dimension;

            base_offset += dim->Index;
            if (dim->Indirect) {
               assert(!tgsi_dst->Register.Indirect);
               nir_store_reg_indirect(
                  b, dst, reg, ttn_src_for_indirect(c, &tgsi_dst->DimIndirect),
                  .base = base_offset,
                  .write_mask = tgsi_dst->Register.WriteMask);
               return;
            }
         }
      } else if (tgsi_dst->Register.File == TGSI_FILE_ADDRESS) {
         assert(index < c->num_addr_regs);
         assert(c->addr_regs[index]);
         reg = c->addr_regs[index];
      }

      if (tgsi_dst->Register.Indirect) {
         nir_def *indirect = ttn_src_for_indirect(c, &tgsi_dst->Indirect);
         nir_store_reg_indirect(b, dst, reg, indirect, .base = base_offset,
                                .write_mask = tgsi_dst->Register.WriteMask);
      } else {
         nir_build_store_reg(b, dst, reg, .base = base_offset,
                             .write_mask = tgsi_dst->Register.WriteMask);
      }
   }
}

/**
 * Puts a NIR intrinsic to store of each TGSI_FILE_OUTPUT value to the output
 * variables at the end of the shader.
 *
 * We don't generate these incrementally as the TGSI_FILE_OUTPUT values are
 * written, because there's no output load intrinsic, which means we couldn't
 * handle writemasks.
 */
static void
ttn_add_output_stores(struct ttn_compile *c)
{
   nir_builder *b = &c->build;

   for (int i = 0; i < c->build.shader->num_outputs; i++) {
      nir_variable *var = c->outputs[i];
      if (!var || c->direct_outputs[i])
         continue;

      unsigned array_size =
         glsl_type_is_array(var->type) ? glsl_get_length(var->type) : 1;
      bool tcs_per_vertex_output =
         c->build.shader->info.stage == MESA_SHADER_TESS_CTRL &&
         !var->data.patch && glsl_type_is_array(var->type);
      bool compact_distance_output =
         b->shader->options->compact_arrays &&
         (var->data.location == VARYING_SLOT_CLIP_DIST0 ||
          var->data.location == VARYING_SLOT_CLIP_DIST1 ||
          var->data.location == VARYING_SLOT_CULL_DIST0);
      unsigned store_count =
         tcs_per_vertex_output || compact_distance_output ? 1 : array_size;

      for (unsigned array_index = 0; array_index < store_count; ++array_index) {
         bool tess_level =
            var->data.location == VARYING_SLOT_TESS_LEVEL_OUTER ||
            var->data.location == VARYING_SLOT_TESS_LEVEL_INNER;
         bool tcs_tess_level =
            tess_level &&
            c->build.shader->info.stage == MESA_SHADER_TESS_CTRL;

         if (tcs_tess_level)
            nir_push_if(b, nir_ieq_imm(b, nir_load_invocation_id(b), 0));

         nir_def *store_value =
            nir_build_load_reg(b, 4, 32, c->output_regs[i].reg,
                               .base = c->output_regs[i].offset +
                                       (tess_level ? 0 : array_index));
         uint32_t store_mask = BITFIELD_MASK(store_value->num_components);

         if (tess_level) {
            store_value = nir_channel(b, store_value, array_index);
            store_mask = 0x1;
         } else if (c->build.shader->info.stage == MESA_SHADER_FRAGMENT) {
            if (var->data.location == FRAG_RESULT_DEPTH)
               store_value = nir_channel(b, store_value, 2);
            else if (var->data.location == FRAG_RESULT_STENCIL)
               store_value = nir_channel(b, store_value, 1);
            else if (var->data.location == FRAG_RESULT_SAMPLE_MASK)
               store_value = nir_channel(b, store_value, 0);
         } else {
            if (var->data.location == VARYING_SLOT_FOGC ||
                var->data.location == VARYING_SLOT_LAYER ||
                var->data.location == VARYING_SLOT_PSIZ)
               store_value = nir_channel(b, store_value, 0);

            if (var->data.location == VARYING_SLOT_CLIP_DIST0) {
               unsigned distance_size =
                  c->build.shader->info.clip_distance_array_size +
                  c->build.shader->info.cull_distance_array_size;
               store_mask = BITFIELD_MASK(MIN2(distance_size, 4));
            } else if (var->data.location == VARYING_SLOT_CLIP_DIST1) {
               unsigned distance_size =
                  c->build.shader->info.clip_distance_array_size +
                  c->build.shader->info.cull_distance_array_size;
               store_mask = distance_size > 4 ?
                  BITFIELD_MASK(MIN2(distance_size - 4, 4)) : 0;
            } else if (var->data.location == VARYING_SLOT_CULL_DIST0) {
               store_mask = BITFIELD_MASK(
                  MIN2(c->build.shader->info.cull_distance_array_size, 4));
            }
         }

         if (b->shader->options->compact_arrays &&
             (var->data.location == VARYING_SLOT_CLIP_DIST0 ||
              var->data.location == VARYING_SLOT_CLIP_DIST1 ||
              var->data.location == VARYING_SLOT_CULL_DIST0)) {
            unsigned clip_size = b->shader->info.clip_distance_array_size;
            unsigned cull_size = b->shader->info.cull_distance_array_size;
            const bool separate_cull =
               var->data.location == VARYING_SLOT_CULL_DIST0;
            unsigned total_size =
               separate_cull ? cull_size : clip_size + cull_size;
            unsigned global_start =
               var->data.location == VARYING_SLOT_CLIP_DIST1 ? 4 : 0;
            unsigned global_end = MIN2(global_start + 4, total_size);

            if (store_mask && global_start < global_end) {
               nir_def *zero = nir_imm_zero(b, 1, 32);
               for (unsigned global = global_start;
                    global < global_end; ++global) {
                  unsigned component = global - global_start;
                  nir_variable *dist =
                     separate_cull ? c->culldist :
                     global < clip_size ? c->clipdist :
                                          ttn_ensure_culldist_output(c);
                  unsigned distance_index =
                     separate_cull ? global :
                     global < clip_size ? global : global - clip_size;
                  if (!dist)
                     continue;

                  nir_deref_instr *deref = nir_build_deref_var(b, dist);
                  if (tcs_per_vertex_output)
                     deref = nir_build_deref_array(
                        b, deref, nir_load_invocation_id(b));
                  nir_deref_instr *component_deref =
                     nir_build_deref_array_imm(b, deref, distance_index);
                  nir_def *val = zero;
                  if (store_mask & BITFIELD_BIT(component))
                     val = nir_channel(b, store_value, component);
                  nir_store_deref(b, component_deref, val, 0x1);
               }
            }
         } else {
            nir_deref_instr *deref = nir_build_deref_var(b, var);
            if (tcs_per_vertex_output)
               deref = nir_build_deref_array(
                  b, deref, nir_load_invocation_id(b));
            else if (array_size > 1)
               deref = nir_build_deref_array_imm(b, deref, array_index);
            nir_store_deref(b, deref, store_value, store_mask);
         }

         if (tcs_tess_level)
            nir_pop_if(b, NULL);
      }
   }
}

/**
 * Parses the given TGSI tokens.
 */
static void
ttn_parse_tgsi(struct ttn_compile *c, const void *tgsi_tokens)
{
   struct tgsi_parse_context parser;
   ASSERTED int ret;

   ret = tgsi_parse_init(&parser, tgsi_tokens);
   assert(ret == TGSI_PARSE_OK);

   while (!tgsi_parse_end_of_tokens(&parser)) {
      tgsi_parse_token(&parser);
      c->token = &parser.FullToken;

      switch (parser.FullToken.Token.Type) {
      case TGSI_TOKEN_TYPE_DECLARATION:
         ttn_emit_declaration(c);
         break;

      case TGSI_TOKEN_TYPE_INSTRUCTION:
         if (parser.FullToken.FullInstruction.Instruction.Opcode == TGSI_OPCODE_RET) {
            /* We have to be conservative and add output stores before each return.
             * Hopefully stores will be optimized out later if not actually required */
            ttn_add_output_stores(c);
         }
         ttn_emit_instruction(c);
         break;

      case TGSI_TOKEN_TYPE_IMMEDIATE:
         ttn_emit_immediate(c);
         break;
      }
   }

   tgsi_parse_free(&parser);
}

static void
ttn_read_pipe_caps(struct ttn_compile *c,
                   struct pipe_screen *screen)
{
   c->cap_samplers_as_deref = screen->caps.nir_samplers_as_deref;
   c->cap_face_is_sysval = screen->caps.fs_face_is_integer_sysval;
   c->cap_position_is_sysval = screen->caps.fs_position_is_sysval;
   c->cap_point_is_sysval = screen->caps.fs_point_is_sysval;
   c->cap_integers = screen->shader_caps[c->scan->processor].integers;
   c->cap_tg4_component_in_swizzle =
       screen->caps.tgsi_tg4_component_in_swizzle;
}

#define BITSET_SET32(bitset, u32_mask) do { \
   STATIC_ASSERT(sizeof((bitset)[0]) >= sizeof(u32_mask)); \
   BITSET_ZERO(bitset); \
   (bitset)[0] = (u32_mask); \
} while (0)

/**
 * Initializes a TGSI-to-NIR compiler.
 */
static struct ttn_compile *
ttn_compile_init(const void *tgsi_tokens,
                 const nir_shader_compiler_options *options,
                 struct pipe_screen *screen)
{
   struct ttn_compile *c;
   struct nir_shader *s;
   struct tgsi_shader_info scan;
   static int ttn_sh_counter = 0;

   assert(options || screen);
   c = rzalloc(NULL, struct ttn_compile);

   tgsi_scan_shader(tgsi_tokens, &scan);
   c->scan = &scan;

   if (!options)
      options = screen->nir_options[scan.processor];

   c->build = nir_builder_init_simple_shader(scan.processor, options, "TTN%d",
                                             (int)p_atomic_inc_return(&ttn_sh_counter));

   s = c->build.shader;
   _mesa_blake3_compute(&scan, sizeof(scan), s->info.source_blake3);

   if (screen) {
      ttn_read_pipe_caps(c, screen);
   } else {
      /* TTN used to be hard coded to always make FACE a sysval,
       * so it makes sense to preserve that behavior so users don't break. */
      c->cap_face_is_sysval = true;
   }

   if (s->info.stage == MESA_SHADER_FRAGMENT)
      s->info.fs.untyped_color_outputs = true;

   s->num_inputs = scan.file_max[TGSI_FILE_INPUT] + 1;
   s->num_uniforms = scan.const_file_max[0] + 1;
   s->num_outputs = scan.file_max[TGSI_FILE_OUTPUT] + 1;
   s->info.num_ssbos = util_last_bit(scan.shader_buffers_declared);
   s->info.num_ubos = util_last_bit(scan.const_buffers_declared >> 1);
   s->info.num_images = util_last_bit(scan.images_declared);
   BITSET_SET32(s->info.images_used, scan.images_declared);
   BITSET_SET32(s->info.image_buffers, scan.images_buffers);
   BITSET_SET32(s->info.msaa_images, scan.msaa_images_declared);
   s->info.num_textures = util_last_bit(scan.samplers_declared);
   BITSET_SET32(s->info.textures_used, scan.samplers_declared);
   BITSET_ZERO(s->info.textures_used_by_txf); /* No scan information yet */
   BITSET_SET32(s->info.samplers_used, scan.samplers_declared);
   s->info.internal = false;

   /* Default for TGSI is separate, this is assumed throughout the tree */
   s->info.separate_shader = true;

   for (unsigned i = 0; i < TGSI_PROPERTY_COUNT; i++) {
      unsigned value = scan.properties[i];

      switch (i) {
      case TGSI_PROPERTY_GS_INPUT_PRIM:
         if (s->info.stage == MESA_SHADER_GEOMETRY) {
            s->info.gs.input_primitive = value;
            s->info.gs.vertices_in = mesa_vertices_per_prim(value);
         }
         break;
      case TGSI_PROPERTY_GS_OUTPUT_PRIM:
         if (s->info.stage == MESA_SHADER_GEOMETRY)
            s->info.gs.output_primitive = value;
         break;
      case TGSI_PROPERTY_GS_MAX_OUTPUT_VERTICES:
         if (s->info.stage == MESA_SHADER_GEOMETRY)
            s->info.gs.vertices_out = value;
         break;
      case TGSI_PROPERTY_GS_INVOCATIONS:
         if (s->info.stage == MESA_SHADER_GEOMETRY)
            s->info.gs.invocations = value;
         break;
      case TGSI_PROPERTY_FS_COLOR0_WRITES_ALL_CBUFS:
         break; /* handled in ttn_emit_declaration */
      case TGSI_PROPERTY_FS_COORD_ORIGIN:
         if (s->info.stage == MESA_SHADER_FRAGMENT)
            s->info.fs.origin_upper_left = value == TGSI_FS_COORD_ORIGIN_UPPER_LEFT;
         break;
      case TGSI_PROPERTY_FS_COORD_PIXEL_CENTER:
         if (s->info.stage == MESA_SHADER_FRAGMENT)
            s->info.fs.pixel_center_integer = value == TGSI_FS_COORD_PIXEL_CENTER_INTEGER;
         break;
      case TGSI_PROPERTY_FS_DEPTH_LAYOUT:
         if (s->info.stage == MESA_SHADER_FRAGMENT)
            s->info.fs.depth_layout = ttn_get_depth_layout(value);
         break;
      case TGSI_PROPERTY_FS_EARLY_DEPTH_STENCIL:
         if (s->info.stage == MESA_SHADER_FRAGMENT)
            s->info.fs.early_fragment_tests = value;
         break;
      case TGSI_PROPERTY_VS_WINDOW_SPACE_POSITION:
         if (s->info.stage == MESA_SHADER_VERTEX)
            s->info.vs.window_space_position = value;
         break;
      case TGSI_PROPERTY_NEXT_SHADER:
         s->info.next_stage = value;
         break;
      case TGSI_PROPERTY_VS_BLIT_SGPRS_AMD:
         if (s->info.stage == MESA_SHADER_VERTEX)
            s->info.vs.blit_sgprs_amd = value;
         break;
      case TGSI_PROPERTY_CS_FIXED_BLOCK_WIDTH:
         if (s->info.stage == MESA_SHADER_COMPUTE)
            s->info.workgroup_size[0] = value;
         break;
      case TGSI_PROPERTY_CS_FIXED_BLOCK_HEIGHT:
         if (s->info.stage == MESA_SHADER_COMPUTE)
            s->info.workgroup_size[1] = value;
         break;
      case TGSI_PROPERTY_CS_FIXED_BLOCK_DEPTH:
         if (s->info.stage == MESA_SHADER_COMPUTE)
            s->info.workgroup_size[2] = value;
         break;
      case TGSI_PROPERTY_CS_USER_DATA_COMPONENTS_AMD:
         if (s->info.stage == MESA_SHADER_COMPUTE)
            s->info.cs.user_data_components_amd = value;
         break;
      case TGSI_PROPERTY_NUM_CLIPDIST_ENABLED:
         s->info.clip_distance_array_size = value;
         break;
      case TGSI_PROPERTY_NUM_CULLDIST_ENABLED:
         s->info.cull_distance_array_size = value;
         break;
      case TGSI_PROPERTY_TCS_VERTICES_OUT:
         if (s->info.stage == MESA_SHADER_TESS_CTRL)
            s->info.tess.tcs_vertices_out = value;
         break;
      case TGSI_PROPERTY_TCS_TESS_FACTOR_ROUND_TO_POW2:
         /*
          * This is a translator directive consumed while lowering TCS
           * tessellation-factor stores.  It has no independent NIR shader-info
           * representation.
           */
         break;
      case TGSI_PROPERTY_TCS_TESS_FACTOR_MAX:
         /* Consumed while lowering TCS tessellation-factor stores. */
         break;
      case TGSI_PROPERTY_TES_PRIM_MODE:
         if (s->info.stage == MESA_SHADER_TESS_EVAL) {
            switch (value) {
            case MESA_PRIM_LINES:
               s->info.tess._primitive_mode = TESS_PRIMITIVE_ISOLINES;
               break;
            case MESA_PRIM_TRIANGLES:
               s->info.tess._primitive_mode = TESS_PRIMITIVE_TRIANGLES;
               break;
            case MESA_PRIM_QUADS:
               s->info.tess._primitive_mode = TESS_PRIMITIVE_QUADS;
               break;
            default:
               UNREACHABLE("invalid TGSI tessellation primitive");
            }
         }
         break;
      case TGSI_PROPERTY_TES_SPACING:
         if (s->info.stage == MESA_SHADER_TESS_EVAL)
            s->info.tess.spacing = (value + 2) % 3;
         break;
      case TGSI_PROPERTY_TES_VERTEX_ORDER_CW:
         if (s->info.stage == MESA_SHADER_TESS_EVAL)
            s->info.tess.ccw = !value;
         break;
      case TGSI_PROPERTY_TES_POINT_MODE:
         if (s->info.stage == MESA_SHADER_TESS_EVAL)
            s->info.tess.point_mode = value;
         break;
      case TGSI_PROPERTY_LEGACY_MATH_RULES:
         s->info.use_legacy_math_rules = value;
         break;
      default:
         if (value) {
            mesa_loge("tgsi_to_nir: unhandled TGSI property %u = %u",
                      i, value);
            UNREACHABLE("unhandled TGSI property");
         }
      }
   }

   s->info.api_subgroup_size_draw_uniform = s->info.stage != MESA_SHADER_COMPUTE;

   if (s->info.stage == MESA_SHADER_COMPUTE &&
       (!s->info.workgroup_size[0] ||
        !s->info.workgroup_size[1] ||
        !s->info.workgroup_size[2]))
      s->info.workgroup_size_variable = true;

   c->inputs = rzalloc_array(c, struct nir_variable *, s->num_inputs);
   c->outputs = rzalloc_array(c, struct nir_variable *, s->num_outputs);

   c->output_regs = rzalloc_array(c, struct ttn_reg_info,
                                  scan.file_max[TGSI_FILE_OUTPUT] + 1);
   c->temp_regs = rzalloc_array(c, struct ttn_reg_info,
                                scan.file_max[TGSI_FILE_TEMPORARY] + 1);
   c->imm_defs = rzalloc_array(c, nir_def *,
                               scan.file_max[TGSI_FILE_IMMEDIATE] + 1);
   c->num_addr_regs = scan.file_max[TGSI_FILE_ADDRESS] >= 0 ?
                      scan.file_max[TGSI_FILE_ADDRESS] + 1 : 0;
   c->addr_regs = rzalloc_array(c, nir_def *, c->num_addr_regs);

   c->num_samp_types = scan.file_max[TGSI_FILE_SAMPLER_VIEW] + 1;
   c->samp_types = rzalloc_array(c, nir_alu_type, c->num_samp_types);
   for (unsigned i = 0; i < c->num_samp_types; i++)
      c->samp_types[i] = nir_type_float32;

   ttn_parse_tgsi(c, tgsi_tokens);
   if (s->info.stage != MESA_SHADER_GEOMETRY)
      ttn_add_output_stores(c);

   nir_validate_shader(c->build.shader, "TTN: after parsing TGSI and creating the NIR shader");

   return c;
}

static void
ttn_optimize_nir(nir_shader *nir)
{
   bool progress;

   do {
      progress = false;

      NIR_PASS(progress, nir, nir_lower_vars_to_ssa);

      /* Linking deals with unused inputs/outputs, but here we can remove
       * things local to the shader in the hopes that we can cleanup other
       * things. This pass will also remove variables with only stores, so we
       * might be able to make progress after it.
       */
      NIR_PASS(progress, nir, nir_remove_dead_variables,
               nir_var_function_temp | nir_var_shader_temp |
               nir_var_mem_shared,
               NULL);

      NIR_PASS(progress, nir, nir_opt_copy_prop_vars);
      NIR_PASS(progress, nir, nir_opt_dead_write_vars);

      if (nir->options->lower_to_scalar) {
         NIR_PASS(progress, nir, nir_lower_alu_to_scalar,
                    nir->options->lower_to_scalar_filter, NULL);
         NIR_PASS(progress, nir, nir_lower_phis_to_scalar, NULL, NULL);
      }

      NIR_PASS(progress, nir, nir_lower_alu);
      NIR_PASS(progress, nir, nir_lower_pack);
      NIR_PASS(progress, nir, nir_opt_copy_prop);
      NIR_PASS(progress, nir, nir_opt_remove_phis);
      NIR_PASS(progress, nir, nir_opt_dce);
      if (nir_opt_loop(nir)) {
         progress = true;
         NIR_PASS(progress, nir, nir_opt_copy_prop);
         NIR_PASS(progress, nir, nir_opt_dce);
      }
      NIR_PASS(progress, nir, nir_opt_if, nir_opt_if_optimize_phi_true_false);
      NIR_PASS(progress, nir, nir_opt_dead_cf);
      NIR_PASS(progress, nir, nir_opt_cse);

      nir_opt_peephole_select_options peephole_select_options = {
         .limit = 8,
         .indirect_load_ok = true,
         .expensive_alu_ok = true,
      };
      NIR_PASS(progress, nir, nir_opt_peephole_select, &peephole_select_options);

      NIR_PASS(progress, nir, nir_opt_phi_precision);
      NIR_PASS(progress, nir, nir_opt_algebraic);
      NIR_PASS(progress, nir, nir_opt_constant_folding);

      if (!nir->info.flrp_lowered) {
         unsigned lower_flrp =
            (nir->options->lower_flrp16 ? 16 : 0) |
            (nir->options->lower_flrp32 ? 32 : 0) |
            (nir->options->lower_flrp64 ? 64 : 0);

         if (lower_flrp) {
            NIR_PASS(progress, nir, nir_lower_flrp,
                     lower_flrp, false /* always_precise */);
         }

         /* Nothing should rematerialize any flrps, so we only need to do this
          * lowering once.
          */
         nir->info.flrp_lowered = true;
      }

      NIR_PASS(progress, nir, nir_opt_undef);

      nir_opt_peephole_select_options peephole_discard_options = {
         .limit = 0,
         .discard_ok = true,
      };
      NIR_PASS(progress, nir, nir_opt_peephole_select, &peephole_discard_options);
      if (nir->options->max_unroll_iterations) {
         NIR_PASS(progress, nir, nir_opt_loop_unroll);
      }
   } while (progress);
}

static bool
lower_clipdistance_to_array(nir_shader *nir)
{
   bool progress = false;
   nir_variable *dist0 = nir_find_variable_with_location(nir, nir_var_shader_out, VARYING_SLOT_CLIP_DIST0);
   nir_variable *dist1 = nir_find_variable_with_location(nir, nir_var_shader_out, VARYING_SLOT_CLIP_DIST1);
   /* resize VARYING_SLOT_CLIP_DIST0 to the full array size */
   const struct glsl_type *clip_type =
      glsl_array_type(glsl_float_type(),
                      nir->info.clip_distance_array_size, sizeof(float));
   if (nir_is_arrayed_io(dist0, nir->info.stage)) {
      assert(glsl_type_is_array(dist0->type));
      if (!glsl_type_is_array(glsl_get_array_element(dist0->type))) {
         dist0->type =
            glsl_array_type(clip_type, glsl_get_length(dist0->type), 0);
         progress = true;
      }
   } else if (dist0->type != clip_type) {
      dist0->type = clip_type;
      progress = true;
   }
   struct set *deletes = _mesa_set_create(NULL, _mesa_hash_pointer, _mesa_key_pointer_equal);
   nir_foreach_function_impl(impl, nir) {
      bool func_progress = false;
      nir_builder b = nir_builder_at(nir_before_impl(impl));
      /* create a new deref for the arrayed clipdistance variable at the start of the function */
      nir_deref_instr *clipdist_deref = nir_build_deref_var(&b, dist0);
      nir_def *zero = nir_imm_zero(&b, 1, 32);
      nir_foreach_block(block, impl) {
         nir_foreach_instr_safe(instr, block) {
            /* filter through until a clipdistance store is reached */
            if (instr->type != nir_instr_type_intrinsic)
               continue;
            nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr);
            if (intr->intrinsic != nir_intrinsic_store_deref)
               continue;
            nir_deref_instr *deref = nir_src_as_deref(intr->src[0]);
            if (glsl_type_is_scalar(deref->type))
               continue;
            nir_variable *var = nir_deref_instr_get_variable(deref);
            if (var != dist0 && (!dist1 || var != dist1))
               continue;
            b.cursor = nir_before_instr(instr);
            uint32_t wrmask = nir_intrinsic_write_mask(intr);
            unsigned offset = var == dist1 ? 4 : 0;
            /* iterate over the store's writemask for components */
            for (unsigned i = 0; i < nir->info.clip_distance_array_size; i++) {
               /* deref the array member and store each component */
               nir_deref_instr *component_deref = nir_build_deref_array_imm(&b, clipdist_deref, i);
               nir_def *val = zero;
               if (wrmask & BITFIELD_BIT(i - offset))
                  val = nir_channel(&b, intr->src[1].ssa, i - offset);
               nir_store_deref(&b, component_deref, val, 0x1);
            }
            func_progress = true;
            /* immediately remove the old store, save the original deref */
            nir_instr_remove(instr);
            _mesa_set_add(deletes, deref);
            progress = true;
         }
      }
      nir_progress(func_progress, impl, nir_metadata_none);
      /* derefs must be queued for deletion to avoid deleting the same deref repeatedly */
      set_foreach_remove(deletes, he)
         nir_instr_remove((void*)he->key);
   }
   /* VARYING_SLOT_CLIP_DIST1 is no longer used and can be removed */
   if (dist1)
      exec_node_remove(&dist1->node);
   return progress;
}

/**
 * Finalizes the NIR in a similar way as st_glsl_to_nir does.
 *
 * Drivers expect that these passes are already performed,
 * so we have to do it here too.
 */
static void
ttn_finalize_nir(struct ttn_compile *c, struct pipe_screen *screen)
{
   struct nir_shader *nir = c->build.shader;

   MESA_TRACE_FUNC();

   NIR_PASS(_, nir, nir_lower_continue_constructs);
   NIR_PASS(_, nir, nir_lower_returns);
   NIR_PASS(_, nir, nir_lower_vars_to_ssa);
   NIR_PASS(_, nir, nir_lower_reg_intrinsics_to_ssa);

   NIR_PASS(_, nir, nir_lower_global_vars_to_local);
   NIR_PASS(_, nir, nir_split_var_copies);
   NIR_PASS(_, nir, nir_lower_var_copies);
   NIR_PASS(_, nir, nir_lower_system_values);
   NIR_PASS(_, nir, nir_lower_compute_system_values, NULL);

   if (!screen->caps.texrect) {
      const struct nir_lower_tex_options opts = { .lower_rect = true, };
      NIR_PASS(_, nir, nir_lower_tex, &opts);
   }

   /* driver needs clipdistance as array<float> */
   if ((nir->info.outputs_written &
        (VARYING_BIT_CLIP_DIST0 | VARYING_BIT_CLIP_DIST1)) &&
        nir->options->compact_arrays) {
      NIR_PASS(_, nir, lower_clipdistance_to_array);
   }

   if (nir->options->lower_uniforms_to_ubo)
      NIR_PASS(_, nir, nir_lower_uniforms_to_ubo, false, !c->cap_integers);

   if (nir->options->lower_int64_options)
      NIR_PASS(_, nir, nir_lower_int64);

   if (!c->cap_samplers_as_deref)
      NIR_PASS(_, nir, nir_lower_samplers);

   if (screen->finalize_nir) {
      screen->finalize_nir(screen, nir, true);
   } else {
      ttn_optimize_nir(nir);
   }
   nir_shader_gather_info(nir, nir_shader_get_entrypoint(nir));

   nir->info.num_images = c->num_images;
   nir->info.num_textures = c->num_samplers;

   nir_validate_shader(nir, "TTN: after all optimizations");
}

static void save_nir_to_disk_cache(struct disk_cache *cache,
                                   uint8_t key[CACHE_KEY_SIZE],
                                   const nir_shader *s)
{
   struct blob blob = {0};

   blob_init(&blob);
   /* Because we cannot fully trust disk_cache_put
    * (EGL_ANDROID_blob_cache) we add the shader size,
    * which we'll check after disk_cache_get().
    */
   if (blob_reserve_uint32(&blob) != 0) {
      blob_finish(&blob);
      return;
   }

   nir_serialize(&blob, s, true);
   *(uint32_t *)blob.data = blob.size;

   disk_cache_put(cache, key, blob.data, blob.size, NULL);
   blob_finish(&blob);
}

static nir_shader *
load_nir_from_disk_cache(struct disk_cache *cache,
                         struct pipe_screen *screen,
                         uint8_t key[CACHE_KEY_SIZE],
                         unsigned processor)
{
   const nir_shader_compiler_options *options = screen->nir_options[processor];
   struct blob_reader blob_reader;
   size_t size;
   nir_shader *s;

   uint32_t *buffer = (uint32_t *)disk_cache_get(cache, key, &size);
   if (!buffer)
      return NULL;

   /* Match found. No need to check crc32 or other things.
    * disk_cache_get is supposed to do that for us.
    * However we do still check if the first element is indeed the size,
    * as we cannot fully trust disk_cache_get (EGL_ANDROID_blob_cache) */
   if (buffer[0] != size) {
      free(buffer);
      return NULL;
   }

   size -= 4;
   blob_reader_init(&blob_reader, buffer + 1, size);
   s = nir_deserialize(NULL, options, &blob_reader);
   free(buffer); /* buffer was malloc-ed */
   return s;
}

struct nir_shader *
tgsi_to_nir(const void *tgsi_tokens,
            struct pipe_screen *screen,
            bool allow_disk_cache)
{
   struct disk_cache *cache = NULL;
   struct ttn_compile *c;
   struct nir_shader *s = NULL;
   uint8_t key[CACHE_KEY_SIZE];
   unsigned processor;

   if (allow_disk_cache)
      cache = screen->get_disk_shader_cache(screen);

   /* Look first in the cache */
   if (cache) {
      disk_cache_compute_key(cache,
                             tgsi_tokens,
                             tgsi_num_tokens(tgsi_tokens) * sizeof(struct tgsi_token),
                             key);
      processor = tgsi_get_processor_type(tgsi_tokens);
      s = load_nir_from_disk_cache(cache, screen, key, processor);
   }

   if (s)
      return s;

#ifndef NDEBUG
   nir_process_debug_variable();
#endif

   if (NIR_DEBUG(TGSI)) {
      fprintf(stderr, "TGSI before translation to NIR:\n");
      tgsi_dump(tgsi_tokens, 0);
   }

   /* Not in the cache */

   c = ttn_compile_init(tgsi_tokens, NULL, screen);
   s = c->build.shader;
   ttn_finalize_nir(c, screen);
   ralloc_free(c);

   if (NIR_DEBUG(TGSI)) {
      mesa_logi("NIR after translation from TGSI:\n");
      nir_log_shaderi(s);
   }

   if (cache)
      save_nir_to_disk_cache(cache, key, s);

   return s;
}

struct nir_shader *
tgsi_to_nir_noscreen(const void *tgsi_tokens,
                     const nir_shader_compiler_options *options)
{
   struct ttn_compile *c;
   struct nir_shader *s;

   c = ttn_compile_init(tgsi_tokens, options, NULL);
   s = c->build.shader;
   ralloc_free(c);

   return s;
}
