-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cordic_circ_apfixed_13_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    z_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (12 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of cordic_circ_apfixed_13_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv13_324 : STD_LOGIC_VECTOR (12 downto 0) := "0001100100100";
    constant ap_const_lv13_1CDC : STD_LOGIC_VECTOR (12 downto 0) := "1110011011100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv10_136 : STD_LOGIC_VECTOR (9 downto 0) := "0100110110";
    constant ap_const_lv10_3A3 : STD_LOGIC_VECTOR (9 downto 0) := "1110100011";
    constant ap_const_lv11_45D : STD_LOGIC_VECTOR (10 downto 0) := "10001011101";
    constant ap_const_lv11_137 : STD_LOGIC_VECTOR (10 downto 0) := "00100110111";
    constant ap_const_lv10_3A4 : STD_LOGIC_VECTOR (9 downto 0) := "1110100100";
    constant ap_const_lv10_137 : STD_LOGIC_VECTOR (9 downto 0) := "0100110111";
    constant ap_const_lv11_6C9 : STD_LOGIC_VECTOR (10 downto 0) := "11011001001";
    constant ap_const_lv11_3A3 : STD_LOGIC_VECTOR (10 downto 0) := "01110100011";
    constant ap_const_lv13_3B4 : STD_LOGIC_VECTOR (12 downto 0) := "0001110110100";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1E26 : STD_LOGIC_VECTOR (12 downto 0) := "1111000100110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv13_1F4 : STD_LOGIC_VECTOR (12 downto 0) := "0000111110100";
    constant ap_const_lv13_1F06 : STD_LOGIC_VECTOR (12 downto 0) := "1111100000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv13_FE : STD_LOGIC_VECTOR (12 downto 0) := "0000011111110";
    constant ap_const_lv13_1F81 : STD_LOGIC_VECTOR (12 downto 0) := "1111110000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv13_7E : STD_LOGIC_VECTOR (12 downto 0) := "0000001111110";
    constant ap_const_lv13_1FC1 : STD_LOGIC_VECTOR (12 downto 0) := "1111111000001";
    constant ap_const_lv13_3E : STD_LOGIC_VECTOR (12 downto 0) := "0000000111110";
    constant ap_const_lv13_1FE1 : STD_LOGIC_VECTOR (12 downto 0) := "1111111100001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv13_1E : STD_LOGIC_VECTOR (12 downto 0) := "0000000011110";
    constant ap_const_lv13_1FF1 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv13_E : STD_LOGIC_VECTOR (12 downto 0) := "0000000001110";
    constant ap_const_lv13_1FF9 : STD_LOGIC_VECTOR (12 downto 0) := "1111111111001";
    constant ap_const_lv13_6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000110";
    constant ap_const_lv13_1FFD : STD_LOGIC_VECTOR (12 downto 0) := "1111111111101";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal add_ln101_6_fu_436_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_6_reg_1251 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_13_reg_1256 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_12_fu_526_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_12_reg_1261 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_13_fu_534_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_13_reg_1266 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_reg_1272 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_15_reg_1277 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln101_12_fu_745_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_12_reg_1282 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_25_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_21_fu_835_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_21_reg_1292 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_22_fu_843_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_22_reg_1298 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_26_reg_1304 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_27_reg_1309 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln101_27_fu_1055_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_27_reg_1314 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_34_reg_1320 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_1095_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_1325 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_30_fu_1115_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_30_reg_1333 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_37_reg_1339 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_V_read_cast_fu_128_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_fu_132_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_132_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_1_fu_140_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal z_V_read_cast_fu_128_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_fu_148_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_fu_194_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_1_fu_210_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_2_fu_202_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_fu_154_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln203_1_fu_170_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln203_3_fu_186_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln101_3_fu_222_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln203_fu_162_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln203_2_fu_178_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln101_4_fu_234_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln_fu_246_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_260_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln101_2_fu_216_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1333_2_fu_242_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln101_1_fu_270_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln101_fu_230_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_fu_256_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_5_fu_306_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_3_fu_322_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_5_fu_314_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_fu_274_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_fu_288_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_1_fu_300_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_fu_282_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_1_fu_294_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln101_7_fu_342_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_fu_354_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln101_6_fu_334_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_7_fu_368_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln101_4_fu_328_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln101_fu_350_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln101_3_fu_378_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_1_fu_364_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_fu_414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_5_fu_430_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_8_fu_422_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_fu_382_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_2_fu_396_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_3_fu_408_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_2_fu_390_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_3_fu_402_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_10_fu_450_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_fu_458_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln101_9_fu_442_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_fu_472_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln101_4_fu_482_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1333_fu_468_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_fu_486_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_4_fu_500_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_12_fu_512_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_4_fu_494_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_13_fu_506_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln101_7_fu_569_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_11_fu_562_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_8_fu_574_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln101_5_fu_586_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln101_2_fu_580_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1371_fu_583_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_17_fu_619_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_9_fu_635_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_14_fu_627_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_16_fu_589_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_5_fu_602_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_13_fu_613_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_5_fu_597_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_14_fu_608_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_16_fu_655_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_18_fu_663_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln101_15_fu_647_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_19_fu_677_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln101_10_fu_641_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln101_6_fu_687_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_1_fu_673_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_21_fu_723_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_11_fu_739_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_17_fu_731_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_20_fu_691_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_6_fu_705_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_14_fu_717_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_6_fu_699_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_15_fu_711_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_19_fu_759_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_22_fu_767_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln101_18_fu_751_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_23_fu_781_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln101_7_fu_791_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_2_fu_777_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_24_fu_795_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_7_fu_809_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_15_fu_821_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_7_fu_803_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_16_fu_815_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln101_13_fu_878_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_20_fu_871_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_14_fu_883_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln101_8_fu_892_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_3_fu_889_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_fu_923_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_15_fu_939_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_23_fu_931_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_28_fu_895_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_8_fu_908_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_16_fu_918_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_8_fu_903_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_17_fu_913_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_25_fu_959_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_30_fu_967_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln101_24_fu_951_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_31_fu_981_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln101_16_fu_945_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln101_9_fu_991_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_4_fu_977_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_33_fu_1027_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_17_fu_1043_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_26_fu_1035_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_32_fu_995_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_9_fu_1009_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_17_fu_1021_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_9_fu_1003_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_18_fu_1015_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_28_fu_1063_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_35_fu_1081_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln101_18_fu_1049_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln101_10_fu_1091_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_10_fu_1103_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_19_fu_1109_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_5_fu_1131_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_10_fu_1134_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_18_fu_1139_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_29_fu_1144_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_38_fu_1158_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln203_fu_1168_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_fu_1151_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_11_fu_1177_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_19_fu_1188_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_11_fu_1172_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_20_fu_1183_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_39_fu_1201_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1209_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_32_fu_1217_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_31_fu_1194_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1371_1_fu_1224_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_12_fu_1232_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_20_fu_1238_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal z_V_read_int_reg : STD_LOGIC_VECTOR (11 downto 0);


begin



    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln101_12_reg_1282 <= add_ln101_12_fu_745_p2;
                add_ln101_6_reg_1251 <= add_ln101_6_fu_436_p2;
                select_ln101_12_reg_1261 <= select_ln101_12_fu_526_p3;
                select_ln101_13_reg_1266 <= select_ln101_13_fu_534_p3;
                select_ln101_21_reg_1292 <= select_ln101_21_fu_835_p3;
                select_ln101_22_reg_1298 <= select_ln101_22_fu_843_p3;
                select_ln101_27_reg_1314 <= select_ln101_27_fu_1055_p3;
                select_ln101_30_reg_1333 <= select_ln101_30_fu_1115_p3;
                tmp_13_reg_1256 <= add_ln101_6_fu_436_p2(12 downto 12);
                tmp_14_reg_1272 <= select_ln101_13_fu_534_p3(11 downto 5);
                tmp_15_reg_1277 <= select_ln101_12_fu_526_p3(11 downto 5);
                tmp_25_reg_1287 <= add_ln101_12_fu_745_p2(12 downto 12);
                tmp_26_reg_1304 <= select_ln101_22_fu_843_p3(11 downto 8);
                tmp_27_reg_1309 <= select_ln101_21_fu_835_p3(12 downto 8);
                tmp_34_reg_1320 <= select_ln101_28_fu_1063_p3(11 downto 10);
                tmp_36_reg_1325 <= add_ln101_18_fu_1049_p2(12 downto 12);
                tmp_37_reg_1339 <= select_ln101_30_fu_1115_p3(11 downto 11);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                z_V_read_int_reg <= z_V_read;
            end if;
        end if;
    end process;
    add_ln101_10_fu_641_p2 <= std_logic_vector(unsigned(add_ln101_9_fu_635_p2) + unsigned(select_ln101_14_fu_627_p3));
    add_ln101_11_fu_739_p2 <= std_logic_vector(signed(ap_const_lv13_1FF1) + signed(add_ln101_10_fu_641_p2));
    add_ln101_12_fu_745_p2 <= std_logic_vector(unsigned(add_ln101_11_fu_739_p2) + unsigned(select_ln101_17_fu_731_p3));
    add_ln101_13_fu_878_p2 <= std_logic_vector(signed(ap_const_lv13_1FF9) + signed(add_ln101_12_reg_1282));
    add_ln101_14_fu_883_p2 <= std_logic_vector(unsigned(add_ln101_13_fu_878_p2) + unsigned(select_ln101_20_fu_871_p3));
    add_ln101_15_fu_939_p2 <= std_logic_vector(signed(ap_const_lv13_1FFD) + signed(add_ln101_14_fu_883_p2));
    add_ln101_16_fu_945_p2 <= std_logic_vector(unsigned(add_ln101_15_fu_939_p2) + unsigned(select_ln101_23_fu_931_p3));
    add_ln101_17_fu_1043_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(add_ln101_16_fu_945_p2));
    add_ln101_18_fu_1049_p2 <= std_logic_vector(unsigned(add_ln101_17_fu_1043_p2) + unsigned(select_ln101_26_fu_1035_p3));
    add_ln101_1_fu_210_p2 <= std_logic_vector(signed(ap_const_lv13_1E26) + signed(add_ln101_fu_148_p2));
    add_ln101_2_fu_216_p2 <= std_logic_vector(unsigned(add_ln101_1_fu_210_p2) + unsigned(select_ln101_2_fu_202_p3));
    add_ln101_3_fu_322_p2 <= std_logic_vector(signed(ap_const_lv13_1F06) + signed(add_ln101_2_fu_216_p2));
    add_ln101_4_fu_328_p2 <= std_logic_vector(unsigned(add_ln101_3_fu_322_p2) + unsigned(select_ln101_5_fu_314_p3));
    add_ln101_5_fu_430_p2 <= std_logic_vector(signed(ap_const_lv13_1F81) + signed(add_ln101_4_fu_328_p2));
    add_ln101_6_fu_436_p2 <= std_logic_vector(unsigned(add_ln101_5_fu_430_p2) + unsigned(select_ln101_8_fu_422_p3));
    add_ln101_7_fu_569_p2 <= std_logic_vector(signed(ap_const_lv13_1FC1) + signed(add_ln101_6_reg_1251));
    add_ln101_8_fu_574_p2 <= std_logic_vector(unsigned(add_ln101_7_fu_569_p2) + unsigned(select_ln101_11_fu_562_p3));
    add_ln101_9_fu_635_p2 <= std_logic_vector(signed(ap_const_lv13_1FE1) + signed(add_ln101_8_fu_574_p2));
    add_ln101_fu_148_p2 <= std_logic_vector(unsigned(select_ln101_1_fu_140_p3) + unsigned(z_V_read_cast_fu_128_p1));
    add_ln203_10_fu_1103_p2 <= std_logic_vector(unsigned(select_ln101_28_fu_1063_p3) + unsigned(sext_ln101_10_fu_1091_p1));
    add_ln203_11_fu_1172_p2 <= std_logic_vector(unsigned(select_ln101_30_reg_1333) + unsigned(sext_ln203_fu_1168_p1));
    add_ln203_12_fu_512_p2 <= std_logic_vector(unsigned(select_ln101_9_fu_442_p3) + unsigned(sext_ln1333_fu_468_p1));
    add_ln203_13_fu_613_p2 <= std_logic_vector(signed(sext_ln101_2_fu_580_p1) + signed(sext_ln1371_fu_583_p1));
    add_ln203_14_fu_717_p2 <= std_logic_vector(unsigned(select_ln101_15_fu_647_p3) + unsigned(sext_ln1371_1_fu_673_p1));
    add_ln203_15_fu_821_p2 <= std_logic_vector(unsigned(select_ln101_18_fu_751_p3) + unsigned(sext_ln1371_2_fu_777_p1));
    add_ln203_16_fu_918_p2 <= std_logic_vector(unsigned(select_ln101_21_reg_1292) + unsigned(sext_ln1371_3_fu_889_p1));
    add_ln203_17_fu_1021_p2 <= std_logic_vector(unsigned(select_ln101_24_fu_951_p3) + unsigned(sext_ln1371_4_fu_977_p1));
    add_ln203_18_fu_1139_p2 <= std_logic_vector(unsigned(select_ln101_27_reg_1314) + unsigned(sext_ln1371_5_fu_1131_p1));
    add_ln203_19_fu_1188_p2 <= std_logic_vector(unsigned(select_ln101_29_fu_1144_p3) + unsigned(select_ln1371_fu_1151_p3));
    add_ln203_1_fu_300_p2 <= std_logic_vector(signed(sext_ln101_fu_230_p1) + signed(zext_ln1333_fu_256_p1));
    add_ln203_20_fu_1238_p2 <= std_logic_vector(unsigned(select_ln101_31_fu_1194_p3) + unsigned(select_ln1371_1_fu_1224_p3));
    add_ln203_2_fu_390_p2 <= std_logic_vector(unsigned(zext_ln101_fu_350_p1) + unsigned(sext_ln101_3_fu_378_p1));
    add_ln203_3_fu_408_p2 <= std_logic_vector(unsigned(select_ln101_6_fu_334_p3) + unsigned(zext_ln1333_1_fu_364_p1));
    add_ln203_4_fu_494_p2 <= std_logic_vector(unsigned(select_ln101_10_fu_450_p3) + unsigned(sext_ln101_4_fu_482_p1));
    add_ln203_5_fu_597_p2 <= std_logic_vector(unsigned(select_ln101_13_reg_1266) + unsigned(sext_ln101_5_fu_586_p1));
    add_ln203_6_fu_699_p2 <= std_logic_vector(unsigned(select_ln101_16_fu_655_p3) + unsigned(sext_ln101_6_fu_687_p1));
    add_ln203_7_fu_803_p2 <= std_logic_vector(unsigned(select_ln101_19_fu_759_p3) + unsigned(sext_ln101_7_fu_791_p1));
    add_ln203_8_fu_903_p2 <= std_logic_vector(unsigned(select_ln101_22_reg_1298) + unsigned(sext_ln101_8_fu_892_p1));
    add_ln203_9_fu_1003_p2 <= std_logic_vector(unsigned(select_ln101_25_fu_959_p3) + unsigned(sext_ln101_9_fu_991_p1));
    add_ln203_fu_282_p2 <= std_logic_vector(unsigned(zext_ln1333_2_fu_242_p1) + unsigned(sext_ln101_1_fu_270_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= 
        sub_ln203_12_fu_1232_p2 when (tmp_36_reg_1325(0) = '1') else 
        add_ln203_20_fu_1238_p2;
    lshr_ln_fu_246_p4 <= select_ln101_4_fu_234_p3(9 downto 2);
    select_ln101_10_fu_450_p3 <= 
        add_ln203_2_fu_390_p2 when (tmp_8_fu_382_p3(0) = '1') else 
        sub_ln203_3_fu_402_p2;
    select_ln101_11_fu_562_p3 <= 
        ap_const_lv13_7E when (tmp_13_reg_1256(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_12_fu_526_p3 <= 
        sub_ln203_4_fu_500_p2 when (tmp_12_fu_486_p3(0) = '1') else 
        add_ln203_12_fu_512_p2;
    select_ln101_13_fu_534_p3 <= 
        add_ln203_4_fu_494_p2 when (tmp_12_fu_486_p3(0) = '1') else 
        sub_ln203_13_fu_506_p2;
    select_ln101_14_fu_627_p3 <= 
        ap_const_lv13_3E when (tmp_17_fu_619_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_15_fu_647_p3 <= 
        sub_ln203_5_fu_602_p2 when (tmp_16_fu_589_p3(0) = '1') else 
        add_ln203_13_fu_613_p2;
    select_ln101_16_fu_655_p3 <= 
        add_ln203_5_fu_597_p2 when (tmp_16_fu_589_p3(0) = '1') else 
        sub_ln203_14_fu_608_p2;
    select_ln101_17_fu_731_p3 <= 
        ap_const_lv13_1E when (tmp_21_fu_723_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_18_fu_751_p3 <= 
        sub_ln203_6_fu_705_p2 when (tmp_20_fu_691_p3(0) = '1') else 
        add_ln203_14_fu_717_p2;
    select_ln101_19_fu_759_p3 <= 
        add_ln203_6_fu_699_p2 when (tmp_20_fu_691_p3(0) = '1') else 
        sub_ln203_15_fu_711_p2;
    select_ln101_1_fu_140_p3 <= 
        ap_const_lv13_324 when (tmp_fu_132_p3(0) = '1') else 
        ap_const_lv13_1CDC;
    select_ln101_20_fu_871_p3 <= 
        ap_const_lv13_E when (tmp_25_reg_1287(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_21_fu_835_p3 <= 
        sub_ln203_7_fu_809_p2 when (tmp_24_fu_795_p3(0) = '1') else 
        add_ln203_15_fu_821_p2;
    select_ln101_22_fu_843_p3 <= 
        add_ln203_7_fu_803_p2 when (tmp_24_fu_795_p3(0) = '1') else 
        sub_ln203_16_fu_815_p2;
    select_ln101_23_fu_931_p3 <= 
        ap_const_lv13_6 when (tmp_29_fu_923_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_24_fu_951_p3 <= 
        sub_ln203_8_fu_908_p2 when (tmp_28_fu_895_p3(0) = '1') else 
        add_ln203_16_fu_918_p2;
    select_ln101_25_fu_959_p3 <= 
        add_ln203_8_fu_903_p2 when (tmp_28_fu_895_p3(0) = '1') else 
        sub_ln203_17_fu_913_p2;
    select_ln101_26_fu_1035_p3 <= 
        ap_const_lv13_2 when (tmp_33_fu_1027_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_27_fu_1055_p3 <= 
        sub_ln203_9_fu_1009_p2 when (tmp_32_fu_995_p3(0) = '1') else 
        add_ln203_17_fu_1021_p2;
    select_ln101_28_fu_1063_p3 <= 
        add_ln203_9_fu_1003_p2 when (tmp_32_fu_995_p3(0) = '1') else 
        sub_ln203_18_fu_1015_p2;
    select_ln101_29_fu_1144_p3 <= 
        sub_ln203_10_fu_1134_p2 when (tmp_36_reg_1325(0) = '1') else 
        add_ln203_18_fu_1139_p2;
    select_ln101_2_fu_202_p3 <= 
        ap_const_lv13_3B4 when (tmp_2_fu_194_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_30_fu_1115_p3 <= 
        add_ln203_10_fu_1103_p2 when (tmp_36_fu_1095_p3(0) = '1') else 
        sub_ln203_19_fu_1109_p2;
    select_ln101_31_fu_1194_p3 <= 
        sub_ln203_11_fu_1177_p2 when (tmp_36_reg_1325(0) = '1') else 
        add_ln203_19_fu_1188_p2;
    select_ln101_32_fu_1217_p3 <= 
        tmp_39_fu_1201_p3 when (tmp_36_reg_1325(0) = '1') else 
        tmp_40_fu_1209_p3;
    select_ln101_3_fu_222_p3 <= 
        select_ln203_1_fu_170_p3 when (tmp_1_fu_154_p3(0) = '1') else 
        select_ln203_3_fu_186_p3;
    select_ln101_4_fu_234_p3 <= 
        select_ln203_fu_162_p3 when (tmp_1_fu_154_p3(0) = '1') else 
        select_ln203_2_fu_178_p3;
    select_ln101_5_fu_314_p3 <= 
        ap_const_lv13_1F4 when (tmp_5_fu_306_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_6_fu_334_p3 <= 
        sub_ln203_fu_288_p2 when (tmp_4_fu_274_p3(0) = '1') else 
        add_ln203_1_fu_300_p2;
    select_ln101_7_fu_342_p3 <= 
        add_ln203_fu_282_p2 when (tmp_4_fu_274_p3(0) = '1') else 
        sub_ln203_1_fu_294_p2;
    select_ln101_8_fu_422_p3 <= 
        ap_const_lv13_FE when (tmp_9_fu_414_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_9_fu_442_p3 <= 
        sub_ln203_2_fu_396_p2 when (tmp_8_fu_382_p3(0) = '1') else 
        add_ln203_3_fu_408_p2;
    select_ln1371_1_fu_1224_p3 <= 
        ap_const_lv13_1FFF when (select_ln101_32_fu_1217_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln1371_fu_1151_p3 <= 
        ap_const_lv13_1FFF when (tmp_37_reg_1339(0) = '1') else 
        ap_const_lv13_0;
    select_ln203_1_fu_170_p3 <= 
        ap_const_lv11_45D when (tmp_fu_132_p3(0) = '1') else 
        ap_const_lv11_137;
    select_ln203_2_fu_178_p3 <= 
        ap_const_lv10_3A4 when (tmp_fu_132_p3(0) = '1') else 
        ap_const_lv10_137;
    select_ln203_3_fu_186_p3 <= 
        ap_const_lv11_6C9 when (tmp_fu_132_p3(0) = '1') else 
        ap_const_lv11_3A3;
    select_ln203_fu_162_p3 <= 
        ap_const_lv10_136 when (tmp_fu_132_p3(0) = '1') else 
        ap_const_lv10_3A3;
        sext_ln101_10_fu_1091_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_35_fu_1081_p4),12));

        sext_ln101_1_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_260_p4),11));

        sext_ln101_2_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_12_reg_1261),13));

        sext_ln101_3_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_368_p4),12));

        sext_ln101_4_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_472_p4),12));

        sext_ln101_5_fu_586_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_reg_1277),12));

        sext_ln101_6_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_19_fu_677_p4),12));

        sext_ln101_7_fu_791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_23_fu_781_p4),12));

        sext_ln101_8_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_27_reg_1309),12));

        sext_ln101_9_fu_991_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_31_fu_981_p4),12));

        sext_ln101_fu_230_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_3_fu_222_p3),12));

        sext_ln1333_fu_468_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_458_p4),12));

        sext_ln1371_1_fu_673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_663_p4),13));

        sext_ln1371_2_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_fu_767_p4),13));

        sext_ln1371_3_fu_889_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_reg_1304),13));

        sext_ln1371_4_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_30_fu_967_p4),13));

        sext_ln1371_5_fu_1131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_34_reg_1320),13));

        sext_ln1371_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_reg_1272),13));

        sext_ln203_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_fu_1158_p4),12));

    sub_ln203_10_fu_1134_p2 <= std_logic_vector(unsigned(select_ln101_27_reg_1314) - unsigned(sext_ln1371_5_fu_1131_p1));
    sub_ln203_11_fu_1177_p2 <= std_logic_vector(unsigned(select_ln101_29_fu_1144_p3) - unsigned(select_ln1371_fu_1151_p3));
    sub_ln203_12_fu_1232_p2 <= std_logic_vector(unsigned(select_ln101_31_fu_1194_p3) - unsigned(select_ln1371_1_fu_1224_p3));
    sub_ln203_13_fu_506_p2 <= std_logic_vector(unsigned(select_ln101_10_fu_450_p3) - unsigned(sext_ln101_4_fu_482_p1));
    sub_ln203_14_fu_608_p2 <= std_logic_vector(unsigned(select_ln101_13_reg_1266) - unsigned(sext_ln101_5_fu_586_p1));
    sub_ln203_15_fu_711_p2 <= std_logic_vector(unsigned(select_ln101_16_fu_655_p3) - unsigned(sext_ln101_6_fu_687_p1));
    sub_ln203_16_fu_815_p2 <= std_logic_vector(unsigned(select_ln101_19_fu_759_p3) - unsigned(sext_ln101_7_fu_791_p1));
    sub_ln203_17_fu_913_p2 <= std_logic_vector(unsigned(select_ln101_22_reg_1298) - unsigned(sext_ln101_8_fu_892_p1));
    sub_ln203_18_fu_1015_p2 <= std_logic_vector(unsigned(select_ln101_25_fu_959_p3) - unsigned(sext_ln101_9_fu_991_p1));
    sub_ln203_19_fu_1109_p2 <= std_logic_vector(unsigned(select_ln101_28_fu_1063_p3) - unsigned(sext_ln101_10_fu_1091_p1));
    sub_ln203_1_fu_294_p2 <= std_logic_vector(unsigned(zext_ln1333_2_fu_242_p1) - unsigned(sext_ln101_1_fu_270_p1));
    sub_ln203_20_fu_1183_p2 <= std_logic_vector(unsigned(select_ln101_30_reg_1333) - unsigned(sext_ln203_fu_1168_p1));
    sub_ln203_2_fu_396_p2 <= std_logic_vector(unsigned(select_ln101_6_fu_334_p3) - unsigned(zext_ln1333_1_fu_364_p1));
    sub_ln203_3_fu_402_p2 <= std_logic_vector(unsigned(zext_ln101_fu_350_p1) - unsigned(sext_ln101_3_fu_378_p1));
    sub_ln203_4_fu_500_p2 <= std_logic_vector(unsigned(select_ln101_9_fu_442_p3) - unsigned(sext_ln1333_fu_468_p1));
    sub_ln203_5_fu_602_p2 <= std_logic_vector(signed(sext_ln101_2_fu_580_p1) - signed(sext_ln1371_fu_583_p1));
    sub_ln203_6_fu_705_p2 <= std_logic_vector(unsigned(select_ln101_15_fu_647_p3) - unsigned(sext_ln1371_1_fu_673_p1));
    sub_ln203_7_fu_809_p2 <= std_logic_vector(unsigned(select_ln101_18_fu_751_p3) - unsigned(sext_ln1371_2_fu_777_p1));
    sub_ln203_8_fu_908_p2 <= std_logic_vector(unsigned(select_ln101_21_reg_1292) - unsigned(sext_ln1371_3_fu_889_p1));
    sub_ln203_9_fu_1009_p2 <= std_logic_vector(unsigned(select_ln101_24_fu_951_p3) - unsigned(sext_ln1371_4_fu_977_p1));
    sub_ln203_fu_288_p2 <= std_logic_vector(signed(sext_ln101_fu_230_p1) - signed(zext_ln1333_fu_256_p1));
    tmp_10_fu_458_p4 <= select_ln101_10_fu_450_p3(11 downto 4);
    tmp_11_fu_472_p4 <= select_ln101_9_fu_442_p3(11 downto 4);
    tmp_12_fu_486_p3 <= add_ln101_6_fu_436_p2(12 downto 12);
    tmp_16_fu_589_p3 <= add_ln101_8_fu_574_p2(12 downto 12);
    tmp_17_fu_619_p3 <= add_ln101_8_fu_574_p2(12 downto 12);
    tmp_18_fu_663_p4 <= select_ln101_16_fu_655_p3(11 downto 6);
    tmp_19_fu_677_p4 <= select_ln101_15_fu_647_p3(12 downto 6);
    tmp_1_fu_154_p3 <= add_ln101_fu_148_p2(12 downto 12);
    tmp_20_fu_691_p3 <= add_ln101_10_fu_641_p2(12 downto 12);
    tmp_21_fu_723_p3 <= add_ln101_10_fu_641_p2(12 downto 12);
    tmp_22_fu_767_p4 <= select_ln101_19_fu_759_p3(11 downto 7);
    tmp_23_fu_781_p4 <= select_ln101_18_fu_751_p3(12 downto 7);
    tmp_24_fu_795_p3 <= add_ln101_12_fu_745_p2(12 downto 12);
    tmp_28_fu_895_p3 <= add_ln101_14_fu_883_p2(12 downto 12);
    tmp_29_fu_923_p3 <= add_ln101_14_fu_883_p2(12 downto 12);
    tmp_2_fu_194_p3 <= add_ln101_fu_148_p2(12 downto 12);
    tmp_30_fu_967_p4 <= select_ln101_25_fu_959_p3(11 downto 9);
    tmp_31_fu_981_p4 <= select_ln101_24_fu_951_p3(12 downto 9);
    tmp_32_fu_995_p3 <= add_ln101_16_fu_945_p2(12 downto 12);
    tmp_33_fu_1027_p3 <= add_ln101_16_fu_945_p2(12 downto 12);
    tmp_35_fu_1081_p4 <= select_ln101_27_fu_1055_p3(12 downto 10);
    tmp_36_fu_1095_p3 <= add_ln101_18_fu_1049_p2(12 downto 12);
    tmp_38_fu_1158_p4 <= select_ln101_29_fu_1144_p3(12 downto 11);
    tmp_39_fu_1201_p3 <= add_ln203_11_fu_1172_p2(11 downto 11);
    tmp_3_fu_260_p4 <= select_ln101_3_fu_222_p3(10 downto 2);
    tmp_40_fu_1209_p3 <= sub_ln203_20_fu_1183_p2(11 downto 11);
    tmp_4_fu_274_p3 <= add_ln101_2_fu_216_p2(12 downto 12);
    tmp_5_fu_306_p3 <= add_ln101_2_fu_216_p2(12 downto 12);
    tmp_6_fu_354_p4 <= select_ln101_7_fu_342_p3(10 downto 3);
    tmp_7_fu_368_p4 <= select_ln101_6_fu_334_p3(11 downto 3);
    tmp_8_fu_382_p3 <= add_ln101_4_fu_328_p2(12 downto 12);
    tmp_9_fu_414_p3 <= add_ln101_4_fu_328_p2(12 downto 12);
    tmp_fu_132_p1 <= z_V_read_int_reg;
    tmp_fu_132_p3 <= tmp_fu_132_p1(11 downto 11);
    z_V_read_cast_fu_128_p0 <= z_V_read_int_reg;
        z_V_read_cast_fu_128_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z_V_read_cast_fu_128_p0),13));

    zext_ln101_fu_350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln101_7_fu_342_p3),12));
    zext_ln1333_1_fu_364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_354_p4),12));
    zext_ln1333_2_fu_242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln101_4_fu_234_p3),11));
    zext_ln1333_fu_256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_246_p4),12));
end behav;
