#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13d905830 .scope module, "top" "top" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x13d92ce70_0 .net "Adr", 31 0, L_0x13d92f750;  1 drivers
v0x13d92cf80_0 .net "MemWrite", 0 0, L_0x13d92f410;  1 drivers
v0x13d92d090_0 .net "ReadData", 31 0, L_0x13d933740;  1 drivers
v0x13d92d1a0_0 .net "WriteData", 31 0, v0x13d926b30_0;  1 drivers
o0x140050250 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d92d230_0 .net "clk", 0 0, o0x140050250;  0 drivers
o0x140050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d924f50_0 .net "reset", 0 0, o0x140050310;  0 drivers
S_0x13d90a060 .scope module, "arm" "arm" 2 17, 3 1 0, S_0x13d905830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 32 "WriteData";
    .port_info 5 /INPUT 32 "ReadData";
v0x13d920f80_0 .net "ALUControl", 1 0, v0x13d91ea80_0;  1 drivers
v0x13d92b920_0 .net "ALUFlags", 3 0, L_0x13d932fe0;  1 drivers
v0x13d92ba40_0 .net "ALUSrcA", 1 0, L_0x13d92db20;  1 drivers
v0x13d92bad0_0 .net "ALUSrcB", 1 0, L_0x13d92dcc0;  1 drivers
v0x13d92bb60_0 .net "Adr", 31 0, L_0x13d92f750;  alias, 1 drivers
v0x13d92bc30_0 .net "AdrSrc", 0 0, L_0x13d92d9e0;  1 drivers
v0x13d92bcc0_0 .net "IRWrite", 0 0, L_0x13d92d940;  1 drivers
v0x13d92bd50_0 .net "ImmSrc", 1 0, L_0x13d92e000;  1 drivers
v0x13d92be60_0 .net "Instr", 31 0, v0x13d924a00_0;  1 drivers
v0x13d92bf70_0 .net "MemWrite", 0 0, L_0x13d92f410;  alias, 1 drivers
v0x13d92c000_0 .net "PCWrite", 0 0, L_0x13d92f330;  1 drivers
v0x13d92c110_0 .net "ReadData", 31 0, L_0x13d933740;  alias, 1 drivers
v0x13d92c1a0_0 .net "RegSrc", 1 0, L_0x13d92e190;  1 drivers
v0x13d92c230_0 .net "RegWrite", 0 0, L_0x13d92f3a0;  1 drivers
v0x13d92c340_0 .net "ResultSrc", 1 0, L_0x13d92da80;  1 drivers
v0x13d92c3d0_0 .net "WriteData", 31 0, v0x13d926b30_0;  alias, 1 drivers
v0x13d92c460_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d92c5f0_0 .net "reset", 0 0, o0x140050310;  alias, 0 drivers
L_0x13d92f630 .part v0x13d924a00_0, 12, 20;
S_0x13d90a1d0 .scope module, "c" "controller" 3 27, 4 1 0, S_0x13d90a060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "IRWrite";
    .port_info 8 /OUTPUT 1 "AdrSrc";
    .port_info 9 /OUTPUT 2 "RegSrc";
    .port_info 10 /OUTPUT 2 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ImmSrc";
    .port_info 14 /OUTPUT 2 "ALUControl";
v0x13d91cf80_0 .net "ALUControl", 1 0, v0x13d91ea80_0;  alias, 1 drivers
v0x13d91fed0_0 .net "ALUFlags", 3 0, L_0x13d932fe0;  alias, 1 drivers
v0x13d91ff80_0 .net "ALUSrcA", 1 0, L_0x13d92db20;  alias, 1 drivers
v0x13d920070_0 .net "ALUSrcB", 1 0, L_0x13d92dcc0;  alias, 1 drivers
v0x13d920140_0 .net "AdrSrc", 0 0, L_0x13d92d9e0;  alias, 1 drivers
v0x13d920210_0 .net "FlagW", 1 0, v0x13d91ee20_0;  1 drivers
v0x13d9202e0_0 .net "IRWrite", 0 0, L_0x13d92d940;  alias, 1 drivers
v0x13d9203b0_0 .net "ImmSrc", 1 0, L_0x13d92e000;  alias, 1 drivers
v0x13d920440_0 .net "Instr", 31 12, L_0x13d92f630;  1 drivers
v0x13d920550_0 .net "MemW", 0 0, L_0x13d92d680;  1 drivers
v0x13d9205e0_0 .net "MemWrite", 0 0, L_0x13d92f410;  alias, 1 drivers
v0x13d920670_0 .net "NextPC", 0 0, L_0x13d92d4c0;  1 drivers
v0x13d920700_0 .net "PCS", 0 0, L_0x13d92df50;  1 drivers
v0x13d920790_0 .net "PCWrite", 0 0, L_0x13d92f330;  alias, 1 drivers
v0x13d920820_0 .net "RegSrc", 1 0, L_0x13d92e190;  alias, 1 drivers
v0x13d9208d0_0 .net "RegW", 0 0, L_0x13d92d7a0;  1 drivers
v0x13d920960_0 .net "RegWrite", 0 0, L_0x13d92f3a0;  alias, 1 drivers
v0x13d920b10_0 .net "ResultSrc", 1 0, L_0x13d92da80;  alias, 1 drivers
v0x13d920ba0_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d920c30_0 .net "reset", 0 0, o0x140050310;  alias, 0 drivers
L_0x13d92e470 .part L_0x13d92f630, 14, 2;
L_0x13d92e510 .part L_0x13d92f630, 8, 6;
L_0x13d92e630 .part L_0x13d92f630, 0, 4;
L_0x13d92f4d0 .part L_0x13d92f630, 16, 4;
S_0x13d90ade0 .scope module, "cl" "condlogic" 4 58, 5 4 0, S_0x13d90a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "NextPC";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
L_0x13d92e7f0 .functor AND 2, v0x13d91ee20_0, L_0x13d92e710, C4<11>, C4<11>;
L_0x13d92f1c0 .functor AND 1, L_0x13d92df50, v0x13d91ac70_0, C4<1>, C4<1>;
L_0x13d92f330 .functor OR 1, L_0x13d92d4c0, L_0x13d92f1c0, C4<0>, C4<0>;
L_0x13d92f3a0 .functor AND 1, L_0x13d92d7a0, v0x13d91ac70_0, C4<1>, C4<1>;
L_0x13d92f410 .functor AND 1, L_0x13d92d680, v0x13d91ac70_0, C4<1>, C4<1>;
v0x13d91c080_0 .net "ALUFlags", 3 0, L_0x13d932fe0;  alias, 1 drivers
v0x13d91c140_0 .net "Cond", 3 0, L_0x13d92f4d0;  1 drivers
v0x13d91c1e0_0 .net "CondEx", 0 0, v0x13d91ac70_0;  1 drivers
v0x13d91c2b0_0 .net "FlagW", 1 0, v0x13d91ee20_0;  alias, 1 drivers
v0x13d91c340_0 .net "FlagWriteCond", 1 0, L_0x13d92e7f0;  1 drivers
v0x13d91c410_0 .net "Flags", 3 0, L_0x13d92eb80;  1 drivers
v0x13d91c4b0_0 .net "MemW", 0 0, L_0x13d92d680;  alias, 1 drivers
v0x13d91c540_0 .net "MemWrite", 0 0, L_0x13d92f410;  alias, 1 drivers
v0x13d91c5e0_0 .net "NextPC", 0 0, L_0x13d92d4c0;  alias, 1 drivers
v0x13d91c700_0 .net "PCS", 0 0, L_0x13d92df50;  alias, 1 drivers
v0x13d91c7a0_0 .net "PCWrite", 0 0, L_0x13d92f330;  alias, 1 drivers
v0x13d91c840_0 .net "RegW", 0 0, L_0x13d92d7a0;  alias, 1 drivers
v0x13d91c8e0_0 .net "RegWrite", 0 0, L_0x13d92f3a0;  alias, 1 drivers
v0x13d91c980_0 .net *"_ivl_0", 1 0, L_0x13d92e710;  1 drivers
v0x13d91ca30_0 .net *"_ivl_17", 0 0, L_0x13d92f1c0;  1 drivers
v0x13d91cae0_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d91cb70_0 .net "reset", 0 0, o0x140050310;  alias, 0 drivers
L_0x13d92e710 .concat [ 1 1 0 0], v0x13d91ac70_0, v0x13d91ac70_0;
L_0x13d92e8a0 .part L_0x13d92e7f0, 1, 1;
L_0x13d92e980 .part L_0x13d932fe0, 2, 2;
L_0x13d92ea20 .part L_0x13d92e7f0, 0, 1;
L_0x13d92eac0 .part L_0x13d932fe0, 0, 2;
L_0x13d92eb80 .concat8 [ 2 2 0 0], v0x13d91be90_0, v0x13d91b7a0_0;
S_0x13d90b070 .scope module, "cc" "condcheck" 5 53, 6 1 0, S_0x13d90ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x13d92f060 .functor BUFZ 4, L_0x13d92eb80, C4<0000>, C4<0000>, C4<0000>;
L_0x13d92f0d0 .functor XNOR 1, L_0x13d92eca0, L_0x13d92ef40, C4<0>, C4<0>;
v0x13d90b1e0_0 .net "Cond", 3 0, L_0x13d92f4d0;  alias, 1 drivers
v0x13d91ac70_0 .var "CondEx", 0 0;
v0x13d91ad10_0 .net "Flags", 3 0, L_0x13d92eb80;  alias, 1 drivers
v0x13d91add0_0 .net *"_ivl_6", 3 0, L_0x13d92f060;  1 drivers
v0x13d91ae80_0 .net "carry", 0 0, L_0x13d92ee80;  1 drivers
v0x13d91af60_0 .net "ge", 0 0, L_0x13d92f0d0;  1 drivers
v0x13d91b000_0 .net "neg", 0 0, L_0x13d92eca0;  1 drivers
v0x13d91b0a0_0 .net "overflow", 0 0, L_0x13d92ef40;  1 drivers
v0x13d91b140_0 .net "zero", 0 0, L_0x13d92ed80;  1 drivers
E_0x13d905ff0/0 .event edge, v0x13d90b1e0_0, v0x13d91b140_0, v0x13d91ae80_0, v0x13d91b000_0;
E_0x13d905ff0/1 .event edge, v0x13d91b0a0_0, v0x13d91af60_0;
E_0x13d905ff0 .event/or E_0x13d905ff0/0, E_0x13d905ff0/1;
L_0x13d92eca0 .part L_0x13d92f060, 3, 1;
L_0x13d92ed80 .part L_0x13d92f060, 2, 1;
L_0x13d92ee80 .part L_0x13d92f060, 1, 1;
L_0x13d92ef40 .part L_0x13d92f060, 0, 1;
S_0x13d91b290 .scope module, "flagwritereg0" "flopenr" 5 37, 7 1 0, S_0x13d90ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x13d91b450 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000000010>;
v0x13d91b590_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d91b640_0 .net "d", 1 0, L_0x13d92e980;  1 drivers
v0x13d91b6f0_0 .net "en", 0 0, L_0x13d92e8a0;  1 drivers
v0x13d91b7a0_0 .var "q", 1 0;
v0x13d91b850_0 .net "reset", 0 0, o0x140050310;  alias, 0 drivers
E_0x13d91b550 .event posedge, v0x13d91b850_0, v0x13d91b590_0;
S_0x13d91b9b0 .scope module, "flagwritereg1" "flopenr" 5 45, 7 1 0, S_0x13d90ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x13d91bb70 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000000010>;
v0x13d91bca0_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d91bd50_0 .net "d", 1 0, L_0x13d92eac0;  1 drivers
v0x13d91bde0_0 .net "en", 0 0, L_0x13d92ea20;  1 drivers
v0x13d91be90_0 .var "q", 1 0;
v0x13d91bf40_0 .net "reset", 0 0, o0x140050310;  alias, 0 drivers
S_0x13d91cdc0 .scope module, "dec" "decode" 4 38, 8 1 0, S_0x13d90a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /OUTPUT 2 "FlagW";
    .port_info 6 /OUTPUT 1 "PCS";
    .port_info 7 /OUTPUT 1 "NextPC";
    .port_info 8 /OUTPUT 1 "RegW";
    .port_info 9 /OUTPUT 1 "MemW";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 2 "ImmSrc";
    .port_info 16 /OUTPUT 2 "RegSrc";
    .port_info 17 /OUTPUT 2 "ALUControl";
L_0x13d92dea0 .functor AND 1, L_0x13d92de00, L_0x13d92d7a0, C4<1>, C4<1>;
L_0x13d92df50 .functor OR 1, L_0x13d92dea0, L_0x13d92d5e0, C4<0>, C4<0>;
L_0x13d92e000 .functor BUFZ 2, L_0x13d92e470, C4<00>, C4<00>, C4<00>;
v0x13d91ea80_0 .var "ALUControl", 1 0;
v0x13d91eb10_0 .net "ALUOp", 0 0, L_0x13d92dd60;  1 drivers
v0x13d91eba0_0 .net "ALUSrcA", 1 0, L_0x13d92db20;  alias, 1 drivers
v0x13d91ec30_0 .net "ALUSrcB", 1 0, L_0x13d92dcc0;  alias, 1 drivers
v0x13d91ecc0_0 .net "AdrSrc", 0 0, L_0x13d92d9e0;  alias, 1 drivers
v0x13d91ed90_0 .net "Branch", 0 0, L_0x13d92d5e0;  1 drivers
v0x13d91ee20_0 .var "FlagW", 1 0;
v0x13d91eed0_0 .net "Funct", 5 0, L_0x13d92e510;  1 drivers
v0x13d91ef80_0 .net "IRWrite", 0 0, L_0x13d92d940;  alias, 1 drivers
v0x13d91f0b0_0 .net "ImmSrc", 1 0, L_0x13d92e000;  alias, 1 drivers
v0x13d91f140_0 .net "MemW", 0 0, L_0x13d92d680;  alias, 1 drivers
v0x13d91f1d0_0 .net "NextPC", 0 0, L_0x13d92d4c0;  alias, 1 drivers
v0x13d91f2a0_0 .net "Op", 1 0, L_0x13d92e470;  1 drivers
v0x13d91f330_0 .net "PCS", 0 0, L_0x13d92df50;  alias, 1 drivers
v0x13d91f3c0_0 .net "Rd", 3 0, L_0x13d92e630;  1 drivers
v0x13d91f450_0 .net "RegSrc", 1 0, L_0x13d92e190;  alias, 1 drivers
v0x13d91f4e0_0 .net "RegW", 0 0, L_0x13d92d7a0;  alias, 1 drivers
v0x13d91f6b0_0 .net "ResultSrc", 1 0, L_0x13d92da80;  alias, 1 drivers
L_0x140088010 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x13d91f740_0 .net/2u *"_ivl_0", 3 0, L_0x140088010;  1 drivers
L_0x140088058 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x13d91f7d0_0 .net/2u *"_ivl_12", 1 0, L_0x140088058;  1 drivers
v0x13d91f860_0 .net *"_ivl_14", 0 0, L_0x13d92e0b0;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x13d91f8f0_0 .net/2u *"_ivl_19", 1 0, L_0x1400880a0;  1 drivers
v0x13d91f980_0 .net *"_ivl_2", 0 0, L_0x13d92de00;  1 drivers
v0x13d91fa10_0 .net *"_ivl_21", 0 0, L_0x13d92e310;  1 drivers
v0x13d91faa0_0 .net *"_ivl_4", 0 0, L_0x13d92dea0;  1 drivers
v0x13d91fb40_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d91fc50_0 .net "reset", 0 0, o0x140050310;  alias, 0 drivers
E_0x13d907260 .event edge, v0x13d91dc00_0, v0x13d91dfa0_0, v0x13d91ea80_0;
L_0x13d92de00 .cmp/eq 4, L_0x13d92e630, L_0x140088010;
L_0x13d92e0b0 .cmp/eq 2, L_0x13d92e470, L_0x140088058;
L_0x13d92e190 .concat8 [ 1 1 0 0], L_0x13d92e0b0, L_0x13d92e310;
L_0x13d92e310 .cmp/eq 2, L_0x13d92e470, L_0x1400880a0;
S_0x13d91d1c0 .scope module, "fsm" "mainfsm" 8 43, 9 1 0, S_0x13d91cdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /OUTPUT 1 "IRWrite";
    .port_info 5 /OUTPUT 1 "AdrSrc";
    .port_info 6 /OUTPUT 2 "ALUSrcA";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "NextPC";
    .port_info 10 /OUTPUT 1 "RegW";
    .port_info 11 /OUTPUT 1 "MemW";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "ALUOp";
P_0x13d91d380 .param/l "ALUWB" 1 9 42, C4<1000>;
P_0x13d91d3c0 .param/l "BRANCH" 1 9 43, C4<1001>;
P_0x13d91d400 .param/l "DECODE" 1 9 35, C4<0001>;
P_0x13d91d440 .param/l "EXECUTEI" 1 9 41, C4<0111>;
P_0x13d91d480 .param/l "EXECUTER" 1 9 40, C4<0110>;
P_0x13d91d4c0 .param/l "FETCH" 1 9 34, C4<0000>;
P_0x13d91d500 .param/l "MEMADR" 1 9 36, C4<0010>;
P_0x13d91d540 .param/l "MEMREAD" 1 9 37, C4<0011>;
P_0x13d91d580 .param/l "MEMWB" 1 9 38, C4<0100>;
P_0x13d91d5c0 .param/l "MEMWRITE" 1 9 39, C4<0101>;
P_0x13d91d600 .param/l "UNKNOWN" 1 9 44, C4<1010>;
v0x13d91dc00_0 .net "ALUOp", 0 0, L_0x13d92dd60;  alias, 1 drivers
v0x13d91dcb0_0 .net "ALUSrcA", 1 0, L_0x13d92db20;  alias, 1 drivers
v0x13d91dd60_0 .net "ALUSrcB", 1 0, L_0x13d92dcc0;  alias, 1 drivers
v0x13d91de20_0 .net "AdrSrc", 0 0, L_0x13d92d9e0;  alias, 1 drivers
v0x13d91dec0_0 .net "Branch", 0 0, L_0x13d92d5e0;  alias, 1 drivers
v0x13d91dfa0_0 .net "Funct", 5 0, L_0x13d92e510;  alias, 1 drivers
v0x13d91e050_0 .net "IRWrite", 0 0, L_0x13d92d940;  alias, 1 drivers
v0x13d91e0f0_0 .net "MemW", 0 0, L_0x13d92d680;  alias, 1 drivers
v0x13d91e180_0 .net "NextPC", 0 0, L_0x13d92d4c0;  alias, 1 drivers
v0x13d91e2b0_0 .net "Op", 1 0, L_0x13d92e470;  alias, 1 drivers
v0x13d91e340_0 .net "RegW", 0 0, L_0x13d92d7a0;  alias, 1 drivers
v0x13d91e3d0_0 .net "ResultSrc", 1 0, L_0x13d92da80;  alias, 1 drivers
v0x13d91e460_0 .net *"_ivl_12", 12 0, v0x13d91e590_0;  1 drivers
v0x13d91e500_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d91e590_0 .var "controls", 12 0;
v0x13d91e640_0 .var "nextstate", 3 0;
v0x13d91e6f0_0 .net "reset", 0 0, o0x140050310;  alias, 0 drivers
v0x13d91e880_0 .var "state", 3 0;
E_0x13d91db70 .event edge, v0x13d91e880_0;
E_0x13d91dbb0 .event edge, v0x13d91e880_0, v0x13d91e2b0_0, v0x13d91dfa0_0;
L_0x13d92d4c0 .part v0x13d91e590_0, 12, 1;
L_0x13d92d5e0 .part v0x13d91e590_0, 11, 1;
L_0x13d92d680 .part v0x13d91e590_0, 10, 1;
L_0x13d92d7a0 .part v0x13d91e590_0, 9, 1;
L_0x13d92d940 .part v0x13d91e590_0, 8, 1;
L_0x13d92d9e0 .part v0x13d91e590_0, 7, 1;
L_0x13d92da80 .part v0x13d91e590_0, 5, 2;
L_0x13d92db20 .part v0x13d91e590_0, 3, 2;
L_0x13d92dcc0 .part v0x13d91e590_0, 1, 2;
L_0x13d92dd60 .part v0x13d91e590_0, 0, 1;
S_0x13d920dc0 .scope module, "dp" "datapath" 3 44, 10 8 0, S_0x13d90a060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "Adr";
    .port_info 3 /OUTPUT 32 "WriteData";
    .port_info 4 /INPUT 32 "ReadData";
    .port_info 5 /OUTPUT 32 "Instr";
    .port_info 6 /OUTPUT 4 "ALUFlags";
    .port_info 7 /INPUT 1 "PCWrite";
    .port_info 8 /INPUT 1 "RegWrite";
    .port_info 9 /INPUT 1 "IRWrite";
    .port_info 10 /INPUT 1 "AdrSrc";
    .port_info 11 /INPUT 2 "RegSrc";
    .port_info 12 /INPUT 2 "ALUSrcA";
    .port_info 13 /INPUT 2 "ALUSrcB";
    .port_info 14 /INPUT 2 "ResultSrc";
    .port_info 15 /INPUT 2 "ImmSrc";
    .port_info 16 /INPUT 2 "ALUControl";
v0x13d929fe0_0 .net "A", 31 0, v0x13d926570_0;  1 drivers
v0x13d92a0d0_0 .net "ALUControl", 1 0, v0x13d91ea80_0;  alias, 1 drivers
v0x13d92a160_0 .net "ALUFlags", 3 0, L_0x13d932fe0;  alias, 1 drivers
v0x13d92a1f0_0 .net "ALUOut", 31 0, v0x13d923ed0_0;  1 drivers
v0x13d92a280_0 .net "ALUResult", 31 0, v0x13d921c40_0;  1 drivers
v0x13d92a350_0 .net "ALUSrcA", 1 0, L_0x13d92db20;  alias, 1 drivers
v0x13d92a470_0 .net "ALUSrcB", 1 0, L_0x13d92dcc0;  alias, 1 drivers
v0x13d92a580_0 .net "Adr", 31 0, L_0x13d92f750;  alias, 1 drivers
v0x13d92a610_0 .net "AdrSrc", 0 0, L_0x13d92d9e0;  alias, 1 drivers
v0x13d92a7a0_0 .net "Data", 31 0, v0x13d9270f0_0;  1 drivers
v0x13d92a830_0 .net "ExtImm", 31 0, v0x13d924260_0;  1 drivers
v0x13d92a8c0_0 .net "IRWrite", 0 0, L_0x13d92d940;  alias, 1 drivers
v0x13d92a9d0_0 .net "ImmSrc", 1 0, L_0x13d92e000;  alias, 1 drivers
v0x13d92aa60_0 .net "Instr", 31 0, v0x13d924a00_0;  alias, 1 drivers
v0x13d92aaf0_0 .net "PC", 31 0, v0x13d925180_0;  1 drivers
o0x1400524a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13d92ab80_0 .net "PCNext", 31 0, o0x1400524a0;  0 drivers
v0x13d92ac10_0 .net "PCWrite", 0 0, L_0x13d92f330;  alias, 1 drivers
v0x13d92ada0_0 .net "RA1", 3 0, L_0x13d92f870;  1 drivers
v0x13d92ae30_0 .net "RA2", 3 0, L_0x13d92fa90;  1 drivers
v0x13d92aec0_0 .net "RD1", 31 0, L_0x13d930250;  1 drivers
v0x13d92af50_0 .net "RD2", 31 0, L_0x13d9306c0;  1 drivers
v0x13d92b020_0 .net "ReadData", 31 0, L_0x13d933740;  alias, 1 drivers
v0x13d92b0b0_0 .net "RegSrc", 1 0, L_0x13d92e190;  alias, 1 drivers
v0x13d92b180_0 .net "RegWrite", 0 0, L_0x13d92f3a0;  alias, 1 drivers
v0x13d92b210_0 .net "Result", 31 0, L_0x13d933460;  1 drivers
v0x13d92b320_0 .net "ResultSrc", 1 0, L_0x13d92da80;  alias, 1 drivers
v0x13d92b430_0 .net "SrcA", 31 0, L_0x13d930ba0;  1 drivers
v0x13d92b4c0_0 .net "SrcB", 31 0, L_0x13d930fe0;  1 drivers
v0x13d92b550_0 .net "WriteData", 31 0, v0x13d926b30_0;  alias, 1 drivers
v0x13d92b620_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d92b6b0_0 .net "reset", 0 0, o0x140050310;  alias, 0 drivers
L_0x13d92f910 .part v0x13d924a00_0, 16, 4;
L_0x13d92f9b0 .part L_0x13d92e190, 0, 1;
L_0x13d92fb30 .part v0x13d924a00_0, 0, 4;
L_0x13d92fc10 .part v0x13d924a00_0, 12, 4;
L_0x13d92fcf0 .part L_0x13d92e190, 1, 1;
L_0x13d92fdd0 .part v0x13d924a00_0, 0, 24;
L_0x13d9307e0 .part v0x13d924a00_0, 12, 4;
S_0x13d9211b0 .scope module, "adrmux" "mux2" 10 73, 11 1 0, S_0x13d920dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x13d921320 .param/l "WIDTH" 0 11 7, +C4<00000000000000000000000000100000>;
P_0x13d921360 .param/l "srca" 0 11 8, +C4<00000000000000000000000000000000>;
v0x13d921540_0 .net "d0", 31 0, v0x13d925180_0;  alias, 1 drivers
v0x13d9215e0_0 .net "d1", 31 0, L_0x13d933460;  alias, 1 drivers
v0x13d921680_0 .net "s", 0 0, L_0x13d92d9e0;  alias, 1 drivers
v0x13d921710_0 .net "y", 31 0, L_0x13d92f750;  alias, 1 drivers
L_0x13d92f750 .functor MUXZ 32, v0x13d925180_0, L_0x13d933460, L_0x13d92d9e0, C4<>;
S_0x13d9217c0 .scope module, "alu" "alu" 10 146, 12 1 0, S_0x13d920dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0x13d931210 .functor NOT 32, L_0x13d930fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13d9320e0 .functor AND 1, L_0x13d931eb0, L_0x13d932040, C4<1>, C4<1>;
L_0x13d92b8a0 .functor XOR 1, L_0x13d9326a0, L_0x13d932740, C4<0>, C4<0>;
L_0x13d932940 .functor XOR 1, L_0x13d92b8a0, L_0x13d9328a0, C4<0>, C4<0>;
L_0x13d932a70 .functor NOT 1, L_0x13d932940, C4<0>, C4<0>, C4<0>;
L_0x13d932b50 .functor AND 1, L_0x13d932570, L_0x13d932a70, C4<1>, C4<1>;
L_0x13d932d80 .functor XOR 1, L_0x13d932c40, L_0x13d932ce0, C4<0>, C4<0>;
L_0x13d932ef0 .functor AND 1, L_0x13d932b50, L_0x13d932d80, C4<1>, C4<1>;
v0x13d921a70_0 .net "ALUControl", 1 0, v0x13d91ea80_0;  alias, 1 drivers
v0x13d921b60_0 .net "ALUFlags", 3 0, L_0x13d932fe0;  alias, 1 drivers
v0x13d921c40_0 .var "Result", 31 0;
v0x13d921cd0_0 .net *"_ivl_1", 0 0, L_0x13d931170;  1 drivers
v0x13d921d70_0 .net *"_ivl_10", 32 0, L_0x13d931520;  1 drivers
L_0x1400882e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d921e60_0 .net *"_ivl_13", 0 0, L_0x1400882e0;  1 drivers
v0x13d921f10_0 .net *"_ivl_14", 32 0, L_0x13d931640;  1 drivers
v0x13d921fc0_0 .net *"_ivl_17", 0 0, L_0x13d931780;  1 drivers
v0x13d922070_0 .net *"_ivl_18", 32 0, L_0x13d931820;  1 drivers
v0x13d922180_0 .net *"_ivl_2", 31 0, L_0x13d931210;  1 drivers
L_0x140088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d922230_0 .net *"_ivl_21", 31 0, L_0x140088328;  1 drivers
L_0x140088370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d9222e0_0 .net/2u *"_ivl_26", 31 0, L_0x140088370;  1 drivers
L_0x1400883b8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13d922390_0 .net *"_ivl_31", 0 0, L_0x1400883b8;  1 drivers
v0x13d922440_0 .net *"_ivl_33", 0 0, L_0x13d931cb0;  1 drivers
v0x13d9224f0_0 .net *"_ivl_35", 1 0, L_0x13d931db0;  1 drivers
L_0x140088400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d9225a0_0 .net/2u *"_ivl_36", 1 0, L_0x140088400;  1 drivers
v0x13d922650_0 .net *"_ivl_38", 0 0, L_0x13d931eb0;  1 drivers
v0x13d9227e0_0 .net *"_ivl_41", 0 0, L_0x13d932040;  1 drivers
L_0x140088448 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13d922870_0 .net *"_ivl_45", 0 0, L_0x140088448;  1 drivers
v0x13d922910_0 .net *"_ivl_47", 0 0, L_0x13d9321d0;  1 drivers
v0x13d9229c0_0 .net *"_ivl_49", 1 0, L_0x13d932370;  1 drivers
L_0x140088490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d922a70_0 .net/2u *"_ivl_50", 1 0, L_0x140088490;  1 drivers
v0x13d922b20_0 .net *"_ivl_52", 0 0, L_0x13d932570;  1 drivers
v0x13d922bc0_0 .net *"_ivl_55", 0 0, L_0x13d9326a0;  1 drivers
v0x13d922c70_0 .net *"_ivl_57", 0 0, L_0x13d932740;  1 drivers
v0x13d922d20_0 .net *"_ivl_58", 0 0, L_0x13d92b8a0;  1 drivers
v0x13d922dd0_0 .net *"_ivl_6", 32 0, L_0x13d9313a0;  1 drivers
v0x13d922e80_0 .net *"_ivl_61", 0 0, L_0x13d9328a0;  1 drivers
v0x13d922f30_0 .net *"_ivl_62", 0 0, L_0x13d932940;  1 drivers
v0x13d922fe0_0 .net *"_ivl_64", 0 0, L_0x13d932a70;  1 drivers
v0x13d923090_0 .net *"_ivl_66", 0 0, L_0x13d932b50;  1 drivers
v0x13d923140_0 .net *"_ivl_69", 0 0, L_0x13d932c40;  1 drivers
v0x13d9231f0_0 .net *"_ivl_71", 0 0, L_0x13d932ce0;  1 drivers
v0x13d922700_0 .net *"_ivl_72", 0 0, L_0x13d932d80;  1 drivers
L_0x140088298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d923480_0 .net *"_ivl_9", 0 0, L_0x140088298;  1 drivers
v0x13d923510_0 .net "a", 31 0, L_0x13d930ba0;  alias, 1 drivers
v0x13d9235b0_0 .net "b", 31 0, L_0x13d930fe0;  alias, 1 drivers
v0x13d923660_0 .net "carry", 0 0, L_0x13d9320e0;  1 drivers
v0x13d923700_0 .net "condinvb", 31 0, L_0x13d931300;  1 drivers
v0x13d9237b0_0 .net "negative", 0 0, L_0x13d931aa0;  1 drivers
v0x13d923850_0 .net "overflow", 0 0, L_0x13d932ef0;  1 drivers
v0x13d9238f0_0 .net "sum", 32 0, L_0x13d931960;  1 drivers
v0x13d9239a0_0 .net "zero", 0 0, L_0x13d931c10;  1 drivers
E_0x13d921a40 .event edge, v0x13d91ea80_0, v0x13d9238f0_0, v0x13d923510_0, v0x13d9235b0_0;
L_0x13d931170 .part v0x13d91ea80_0, 0, 1;
L_0x13d931300 .functor MUXZ 32, L_0x13d930fe0, L_0x13d931210, L_0x13d931170, C4<>;
L_0x13d9313a0 .concat [ 32 1 0 0], L_0x13d930ba0, L_0x140088298;
L_0x13d931520 .concat [ 32 1 0 0], L_0x13d931300, L_0x1400882e0;
L_0x13d931640 .arith/sum 33, L_0x13d9313a0, L_0x13d931520;
L_0x13d931780 .part v0x13d91ea80_0, 0, 1;
L_0x13d931820 .concat [ 1 32 0 0], L_0x13d931780, L_0x140088328;
L_0x13d931960 .arith/sum 33, L_0x13d931640, L_0x13d931820;
L_0x13d931aa0 .part v0x13d921c40_0, 31, 1;
L_0x13d931c10 .cmp/eq 32, v0x13d921c40_0, L_0x140088370;
L_0x13d931cb0 .part v0x13d91ea80_0, 1, 1;
L_0x13d931db0 .concat [ 1 1 0 0], L_0x13d931cb0, L_0x1400883b8;
L_0x13d931eb0 .cmp/eq 2, L_0x13d931db0, L_0x140088400;
L_0x13d932040 .part L_0x13d931960, 32, 1;
L_0x13d9321d0 .part v0x13d91ea80_0, 1, 1;
L_0x13d932370 .concat [ 1 1 0 0], L_0x13d9321d0, L_0x140088448;
L_0x13d932570 .cmp/eq 2, L_0x13d932370, L_0x140088490;
L_0x13d9326a0 .part L_0x13d930ba0, 31, 1;
L_0x13d932740 .part L_0x13d930fe0, 31, 1;
L_0x13d9328a0 .part v0x13d91ea80_0, 0, 1;
L_0x13d932c40 .part L_0x13d930ba0, 31, 1;
L_0x13d932ce0 .part L_0x13d931960, 31, 1;
L_0x13d932fe0 .concat [ 1 1 1 1], L_0x13d932ef0, L_0x13d9320e0, L_0x13d931c10, L_0x13d931aa0;
S_0x13d923ac0 .scope module, "alureg" "flopr" 10 153, 13 1 0, S_0x13d920dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x13d923c30 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v0x13d923db0_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d923e40_0 .net "d", 31 0, v0x13d921c40_0;  alias, 1 drivers
v0x13d923ed0_0 .var "q", 31 0;
v0x13d923f60_0 .net "reset", 0 0, o0x140050310;  alias, 0 drivers
S_0x13d924000 .scope module, "ext" "extend" 10 104, 14 1 0, S_0x13d920dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x13d924260_0 .var "ExtImm", 31 0;
v0x13d924320_0 .net "ImmSrc", 1 0, L_0x13d92e000;  alias, 1 drivers
v0x13d924400_0 .net "Instr", 23 0, L_0x13d92fdd0;  1 drivers
E_0x13d924210 .event edge, v0x13d91f0b0_0, v0x13d924400_0;
S_0x13d9244f0 .scope module, "irreg" "flopenr" 10 79, 7 1 0, S_0x13d920dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x13d9246f0 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000100000>;
v0x13d924820_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d9248b0_0 .net "d", 31 0, v0x13d924a00_0;  alias, 1 drivers
v0x13d924950_0 .net "en", 0 0, L_0x13d92d940;  alias, 1 drivers
v0x13d924a00_0 .var "q", 31 0;
v0x13d924ab0_0 .net "reset", 0 0, o0x140050310;  alias, 0 drivers
S_0x13d924bf0 .scope module, "pcreg" "flopenr" 10 66, 7 1 0, S_0x13d920dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x13d924db0 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000100000>;
v0x13d924eb0_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d925050_0 .net "d", 31 0, o0x1400524a0;  alias, 0 drivers
v0x13d9250f0_0 .net "en", 0 0, L_0x13d92f330;  alias, 1 drivers
v0x13d925180_0 .var "q", 31 0;
v0x13d925210_0 .net "reset", 0 0, o0x140050310;  alias, 0 drivers
S_0x13d925420 .scope module, "ra1mux" "mux2" 10 92, 11 1 0, S_0x13d920dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x13d925590 .param/l "WIDTH" 0 11 7, +C4<00000000000000000000000000000100>;
P_0x13d9255d0 .param/l "srca" 0 11 8, +C4<00000000000000000000000000000000>;
v0x13d925790_0 .net "d0", 3 0, L_0x13d92f910;  1 drivers
L_0x1400880e8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x13d925830_0 .net "d1", 3 0, L_0x1400880e8;  1 drivers
v0x13d9258d0_0 .net "s", 0 0, L_0x13d92f9b0;  1 drivers
v0x13d925960_0 .net "y", 3 0, L_0x13d92f870;  alias, 1 drivers
L_0x13d92f870 .functor MUXZ 4, L_0x13d92f910, L_0x1400880e8, L_0x13d92f9b0, C4<>;
S_0x13d925a20 .scope module, "ra2mux" "mux2" 10 98, 11 1 0, S_0x13d920dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x13d925be0 .param/l "WIDTH" 0 11 7, +C4<00000000000000000000000000000100>;
P_0x13d925c20 .param/l "srca" 0 11 8, +C4<00000000000000000000000000000000>;
v0x13d925e00_0 .net "d0", 3 0, L_0x13d92fb30;  1 drivers
v0x13d925ec0_0 .net "d1", 3 0, L_0x13d92fc10;  1 drivers
v0x13d925f60_0 .net "s", 0 0, L_0x13d92fcf0;  1 drivers
v0x13d925ff0_0 .net "y", 3 0, L_0x13d92fa90;  alias, 1 drivers
L_0x13d92fa90 .functor MUXZ 4, L_0x13d92fb30, L_0x13d92fc10, L_0x13d92fcf0, C4<>;
S_0x13d9260b0 .scope module, "rd1reg" "flopr" 10 120, 13 1 0, S_0x13d920dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x13d9246b0 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v0x13d926430_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d9264d0_0 .net "d", 31 0, L_0x13d930250;  alias, 1 drivers
v0x13d926570_0 .var "q", 31 0;
v0x13d926600_0 .net "reset", 0 0, o0x140050310;  alias, 0 drivers
S_0x13d9266b0 .scope module, "rd2reg" "flopr" 10 126, 13 1 0, S_0x13d920dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x13d926870 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v0x13d9269f0_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d926a90_0 .net "d", 31 0, L_0x13d9306c0;  alias, 1 drivers
v0x13d926b30_0 .var "q", 31 0;
v0x13d926bc0_0 .net "reset", 0 0, o0x140050310;  alias, 0 drivers
S_0x13d926c70 .scope module, "rdreg" "flopr" 10 86, 13 1 0, S_0x13d920dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x13d926e30 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v0x13d926fb0_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d927050_0 .net "d", 31 0, L_0x13d933740;  alias, 1 drivers
v0x13d9270f0_0 .var "q", 31 0;
v0x13d927180_0 .net "reset", 0 0, o0x140050310;  alias, 0 drivers
S_0x13d927230 .scope module, "resultmux" "mux3" 10 159, 15 6 0, S_0x13d920dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x13d9273f0 .param/l "WIDTH" 0 15 13, +C4<00000000000000000000000000100000>;
v0x13d927520_0 .net *"_ivl_1", 0 0, L_0x13d933180;  1 drivers
v0x13d9275e0_0 .net *"_ivl_3", 0 0, L_0x13d933220;  1 drivers
v0x13d927690_0 .net *"_ivl_4", 31 0, L_0x13d9333c0;  1 drivers
v0x13d927750_0 .net "d0", 31 0, v0x13d923ed0_0;  alias, 1 drivers
v0x13d927810_0 .net "d1", 31 0, v0x13d9270f0_0;  alias, 1 drivers
v0x13d9278e0_0 .net "d2", 31 0, v0x13d921c40_0;  alias, 1 drivers
v0x13d9279b0_0 .net "s", 1 0, L_0x13d92da80;  alias, 1 drivers
v0x13d927a50_0 .net "y", 31 0, L_0x13d933460;  alias, 1 drivers
L_0x13d933180 .part L_0x13d92da80, 1, 1;
L_0x13d933220 .part L_0x13d92da80, 0, 1;
L_0x13d9333c0 .functor MUXZ 32, v0x13d923ed0_0, v0x13d9270f0_0, L_0x13d933220, C4<>;
L_0x13d933460 .functor MUXZ 32, L_0x13d9333c0, v0x13d921c40_0, L_0x13d933180, C4<>;
S_0x13d927b60 .scope module, "rf" "regfile" 10 109, 16 1 0, S_0x13d920dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x140088130 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x13d927e70_0 .net/2u *"_ivl_0", 3 0, L_0x140088130;  1 drivers
L_0x1400881c0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x13d927f30_0 .net/2u *"_ivl_12", 3 0, L_0x1400881c0;  1 drivers
v0x13d927fe0_0 .net *"_ivl_14", 0 0, L_0x13d930370;  1 drivers
v0x13d928090_0 .net *"_ivl_16", 31 0, L_0x13d9304c0;  1 drivers
v0x13d928140_0 .net *"_ivl_18", 5 0, L_0x13d930560;  1 drivers
v0x13d928230_0 .net *"_ivl_2", 0 0, L_0x13d92ff70;  1 drivers
L_0x140088208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d9282d0_0 .net *"_ivl_21", 1 0, L_0x140088208;  1 drivers
v0x13d928380_0 .net *"_ivl_4", 31 0, L_0x13d930090;  1 drivers
v0x13d928430_0 .net *"_ivl_6", 5 0, L_0x13d930130;  1 drivers
L_0x140088178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d928540_0 .net *"_ivl_9", 1 0, L_0x140088178;  1 drivers
v0x13d9285f0_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d928680_0 .net "r15", 31 0, L_0x13d933460;  alias, 1 drivers
v0x13d928720_0 .net "ra1", 3 0, L_0x13d92f870;  alias, 1 drivers
v0x13d9287c0_0 .net "ra2", 3 0, L_0x13d92fa90;  alias, 1 drivers
v0x13d928870_0 .net "rd1", 31 0, L_0x13d930250;  alias, 1 drivers
v0x13d928920_0 .net "rd2", 31 0, L_0x13d9306c0;  alias, 1 drivers
v0x13d9289d0 .array "rf", 0 14, 31 0;
v0x13d928b60_0 .net "wa3", 3 0, L_0x13d9307e0;  1 drivers
v0x13d928c10_0 .net "wd3", 31 0, L_0x13d933460;  alias, 1 drivers
v0x13d928cb0_0 .net "we3", 0 0, L_0x13d92f3a0;  alias, 1 drivers
E_0x13d9274f0 .event posedge, v0x13d91b590_0;
L_0x13d92ff70 .cmp/eq 4, L_0x13d92f870, L_0x140088130;
L_0x13d930090 .array/port v0x13d9289d0, L_0x13d930130;
L_0x13d930130 .concat [ 4 2 0 0], L_0x13d92f870, L_0x140088178;
L_0x13d930250 .functor MUXZ 32, L_0x13d930090, L_0x13d933460, L_0x13d92ff70, C4<>;
L_0x13d930370 .cmp/eq 4, L_0x13d92fa90, L_0x1400881c0;
L_0x13d9304c0 .array/port v0x13d9289d0, L_0x13d930560;
L_0x13d930560 .concat [ 4 2 0 0], L_0x13d92fa90, L_0x140088208;
L_0x13d9306c0 .functor MUXZ 32, L_0x13d9304c0, L_0x13d933460, L_0x13d930370, C4<>;
S_0x13d928de0 .scope module, "srcamux" "mux3" 10 132, 15 6 0, S_0x13d920dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x13d928f50 .param/l "WIDTH" 0 15 13, +C4<00000000000000000000000000100000>;
v0x13d929080_0 .net *"_ivl_1", 0 0, L_0x13d9308c0;  1 drivers
v0x13d929140_0 .net *"_ivl_3", 0 0, L_0x13d930960;  1 drivers
v0x13d9291f0_0 .net *"_ivl_4", 31 0, L_0x13d930b00;  1 drivers
v0x13d9292b0_0 .net "d0", 31 0, v0x13d926570_0;  alias, 1 drivers
v0x13d929370_0 .net "d1", 31 0, v0x13d925180_0;  alias, 1 drivers
v0x13d929480_0 .net "d2", 31 0, v0x13d923ed0_0;  alias, 1 drivers
v0x13d929550_0 .net "s", 1 0, L_0x13d92db20;  alias, 1 drivers
v0x13d9295e0_0 .net "y", 31 0, L_0x13d930ba0;  alias, 1 drivers
L_0x13d9308c0 .part L_0x13d92db20, 1, 1;
L_0x13d930960 .part L_0x13d92db20, 0, 1;
L_0x13d930b00 .functor MUXZ 32, v0x13d926570_0, v0x13d925180_0, L_0x13d930960, C4<>;
L_0x13d930ba0 .functor MUXZ 32, L_0x13d930b00, v0x13d923ed0_0, L_0x13d9308c0, C4<>;
S_0x13d9296d0 .scope module, "srcbmux" "mux3" 10 139, 15 6 0, S_0x13d920dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x13d929890 .param/l "WIDTH" 0 15 13, +C4<00000000000000000000000000100000>;
v0x13d9299b0_0 .net *"_ivl_1", 0 0, L_0x13d930d00;  1 drivers
v0x13d929a70_0 .net *"_ivl_3", 0 0, L_0x13d930da0;  1 drivers
v0x13d929b20_0 .net *"_ivl_4", 31 0, L_0x13d930f40;  1 drivers
v0x13d929be0_0 .net "d0", 31 0, v0x13d926b30_0;  alias, 1 drivers
v0x13d929ca0_0 .net "d1", 31 0, v0x13d924260_0;  alias, 1 drivers
L_0x140088250 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13d929d70_0 .net "d2", 31 0, L_0x140088250;  1 drivers
v0x13d929e10_0 .net "s", 1 0, L_0x13d92dcc0;  alias, 1 drivers
v0x13d929eb0_0 .net "y", 31 0, L_0x13d930fe0;  alias, 1 drivers
L_0x13d930d00 .part L_0x13d92dcc0, 1, 1;
L_0x13d930da0 .part L_0x13d92dcc0, 0, 1;
L_0x13d930f40 .functor MUXZ 32, v0x13d926b30_0, v0x13d924260_0, L_0x13d930da0, C4<>;
L_0x13d930fe0 .functor MUXZ 32, L_0x13d930f40, L_0x140088250, L_0x13d930d00, C4<>;
S_0x13d92c680 .scope module, "mem" "mem" 2 25, 17 1 0, S_0x13d905830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x13d933740 .functor BUFZ 32, L_0x13d933600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13d92c870 .array "RAM", 0 63, 31 0;
v0x13d92c900_0 .net *"_ivl_0", 31 0, L_0x13d933600;  1 drivers
v0x13d92c990_0 .net *"_ivl_3", 29 0, L_0x13d9336a0;  1 drivers
v0x13d92ca50_0 .net "a", 31 0, L_0x13d92f750;  alias, 1 drivers
v0x13d92caf0_0 .net "clk", 0 0, o0x140050250;  alias, 0 drivers
v0x13d92cbc0_0 .net "rd", 31 0, L_0x13d933740;  alias, 1 drivers
v0x13d92cc60_0 .net "wd", 31 0, v0x13d926b30_0;  alias, 1 drivers
v0x13d92cd80_0 .net "we", 0 0, L_0x13d92f410;  alias, 1 drivers
L_0x13d933600 .array/port v0x13d92c870, L_0x13d9336a0;
L_0x13d9336a0 .part L_0x13d92f750, 2, 30;
    .scope S_0x13d91d1c0;
T_0 ;
    %wait E_0x13d91b550;
    %load/vec4 v0x13d91e6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13d91e880_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13d91e640_0;
    %assign/vec4 v0x13d91e880_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13d91d1c0;
T_1 ;
    %wait E_0x13d91dbb0;
    %load/vec4 v0x13d91e880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13d91e640_0, 0, 4;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13d91e640_0, 0, 4;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0x13d91e2b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x13d91e640_0, 0, 4;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13d91e640_0, 0, 4;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x13d91dfa0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13d91e640_0, 0, 4;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13d91e640_0, 0, 4;
T_1.14 ;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x13d91e640_0, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x13d91dfa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x13d91e640_0, 0, 4;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x13d91e640_0, 0, 4;
T_1.16 ;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x13d91e640_0, 0, 4;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x13d91e640_0, 0, 4;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x13d91e640_0, 0, 4;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13d91d1c0;
T_2 ;
    %wait E_0x13d91db70;
    %load/vec4 v0x13d91e880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0x13d91e590_0, 0, 13;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 4428, 0, 13;
    %store/vec4 v0x13d91e590_0, 0, 13;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 588, 0, 13;
    %store/vec4 v0x13d91e590_0, 0, 13;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 322, 0, 13;
    %store/vec4 v0x13d91e590_0, 0, 13;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 65, 0, 13;
    %store/vec4 v0x13d91e590_0, 0, 13;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 323, 0, 13;
    %store/vec4 v0x13d91e590_0, 0, 13;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 2386, 0, 13;
    %store/vec4 v0x13d91e590_0, 0, 13;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 386, 0, 13;
    %store/vec4 v0x13d91e590_0, 0, 13;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 1410, 0, 13;
    %store/vec4 v0x13d91e590_0, 0, 13;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 771, 0, 13;
    %store/vec4 v0x13d91e590_0, 0, 13;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 938, 0, 13;
    %store/vec4 v0x13d91e590_0, 0, 13;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13d91cdc0;
T_3 ;
    %wait E_0x13d907260;
    %load/vec4 v0x13d91eb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x13d91eed0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x13d91ea80_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13d91ea80_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13d91ea80_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13d91ea80_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x13d91ea80_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x13d91eed0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d91ee20_0, 4, 1;
    %load/vec4 v0x13d91eed0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x13d91ea80_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d91ea80_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d91ee20_0, 4, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13d91ea80_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13d91ee20_0, 0, 2;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13d91b290;
T_4 ;
    %wait E_0x13d91b550;
    %load/vec4 v0x13d91b850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13d91b7a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13d91b6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x13d91b640_0;
    %assign/vec4 v0x13d91b7a0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13d91b9b0;
T_5 ;
    %wait E_0x13d91b550;
    %load/vec4 v0x13d91bf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13d91be90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13d91bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13d91bd50_0;
    %assign/vec4 v0x13d91be90_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13d90b070;
T_6 ;
    %wait E_0x13d905ff0;
    %load/vec4 v0x13d90b1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.0 ;
    %load/vec4 v0x13d91b140_0;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.1 ;
    %load/vec4 v0x13d91b140_0;
    %inv;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.2 ;
    %load/vec4 v0x13d91ae80_0;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.3 ;
    %load/vec4 v0x13d91ae80_0;
    %inv;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.4 ;
    %load/vec4 v0x13d91b000_0;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.5 ;
    %load/vec4 v0x13d91b000_0;
    %inv;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.6 ;
    %load/vec4 v0x13d91b0a0_0;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.7 ;
    %load/vec4 v0x13d91b0a0_0;
    %inv;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.8 ;
    %load/vec4 v0x13d91ae80_0;
    %load/vec4 v0x13d91b140_0;
    %inv;
    %and;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.9 ;
    %load/vec4 v0x13d91ae80_0;
    %load/vec4 v0x13d91b140_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.10 ;
    %load/vec4 v0x13d91af60_0;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.11 ;
    %load/vec4 v0x13d91af60_0;
    %inv;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.12 ;
    %load/vec4 v0x13d91b140_0;
    %inv;
    %load/vec4 v0x13d91af60_0;
    %and;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.13 ;
    %load/vec4 v0x13d91b140_0;
    %inv;
    %load/vec4 v0x13d91af60_0;
    %and;
    %inv;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d91ac70_0, 0, 1;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13d924bf0;
T_7 ;
    %wait E_0x13d91b550;
    %load/vec4 v0x13d925210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d925180_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13d9250f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x13d925050_0;
    %assign/vec4 v0x13d925180_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13d9244f0;
T_8 ;
    %wait E_0x13d91b550;
    %load/vec4 v0x13d924ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d924a00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x13d924950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x13d9248b0_0;
    %assign/vec4 v0x13d924a00_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13d926c70;
T_9 ;
    %wait E_0x13d91b550;
    %load/vec4 v0x13d927180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d9270f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x13d927050_0;
    %assign/vec4 v0x13d9270f0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13d924000;
T_10 ;
    %wait E_0x13d924210;
    %load/vec4 v0x13d924320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x13d924260_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13d924400_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d924260_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x13d924400_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d924260_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x13d924400_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x13d924400_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13d924260_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x13d927b60;
T_11 ;
    %wait E_0x13d9274f0;
    %load/vec4 v0x13d928cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x13d928c10_0;
    %load/vec4 v0x13d928b60_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d9289d0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13d9260b0;
T_12 ;
    %wait E_0x13d91b550;
    %load/vec4 v0x13d926600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d926570_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x13d9264d0_0;
    %assign/vec4 v0x13d926570_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13d9266b0;
T_13 ;
    %wait E_0x13d91b550;
    %load/vec4 v0x13d926bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d926b30_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x13d926a90_0;
    %assign/vec4 v0x13d926b30_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13d9217c0;
T_14 ;
    %wait E_0x13d921a40;
    %load/vec4 v0x13d921a70_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/x;
    %jmp/1 T_14.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_14.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_14.2, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_14.3, 4;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x13d9238f0_0;
    %pad/u 32;
    %store/vec4 v0x13d921c40_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x13d923510_0;
    %load/vec4 v0x13d9235b0_0;
    %and;
    %store/vec4 v0x13d921c40_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x13d923510_0;
    %load/vec4 v0x13d9235b0_0;
    %or;
    %store/vec4 v0x13d921c40_0, 0, 32;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0x13d923510_0;
    %load/vec4 v0x13d9235b0_0;
    %xor;
    %store/vec4 v0x13d921c40_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x13d923ac0;
T_15 ;
    %wait E_0x13d91b550;
    %load/vec4 v0x13d923f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d923ed0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x13d923e40_0;
    %assign/vec4 v0x13d923ed0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13d92c680;
T_16 ;
    %vpi_call 17 14 "$readmemh", "memfile.dat", v0x13d92c870 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x13d92c680;
T_17 ;
    %wait E_0x13d9274f0;
    %load/vec4 v0x13d92cd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x13d92cc60_0;
    %load/vec4 v0x13d92ca50_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d92c870, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "top.v";
    "arm.v";
    "controller.v";
    "condlogic.v";
    "condcheck.v";
    "flopenr.v";
    "decode.v";
    "mainfsm.v";
    "datapath.v";
    "mux2.v";
    "alu.v";
    "flopr.v";
    "extend.v";
    "mux3.v";
    "regfile.v";
    "mem.v";
