$date
	Sun Oct 23 06:25:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#154668
b1011 !
1"
#154670
b1011 &
b1011 %
1$
#154671
0"
#154674
b100010 &
b100010 %
#154678
b10001 &
b10001 %
#154682
b110100 &
b110100 %
#154686
b11010 &
b11010 %
#154690
b1101 &
b1101 %
#154694
b101000 &
b101000 %
#154698
b10100 &
b10100 %
#154702
b1010 &
b1010 %
#154706
b101 &
b101 %
#154710
b10000 &
b10000 %
#154714
b1000 &
b1000 %
#154718
b100 &
b100 %
#154722
b10 &
b10 %
#154726
b1 &
1#
b1 %
#154730
b0 &
b0 %
0#
0$
#1190906
b1010 &
b1010 %
1$
b1010 !
1"
#1190907
0"
#1190910
b101 &
b101 %
#1190914
b10000 &
b10000 %
#1190918
b1000 &
b1000 %
#1190922
b100 &
b100 %
#1190926
b10 &
b10 %
#1190930
b1 &
b1 %
1#
#1190934
b0 &
0#
b0 %
0$
#2162919
b10000 !
1"
#2162922
b10000 &
b10000 %
1$
#2162923
0"
#2162926
b1000 &
b1000 %
#2162930
b100 &
b100 %
#2162934
b10 &
b10 %
#2162938
b1 &
b1 %
1#
#2162942
b0 &
0#
b0 %
0$
#4500012
