//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29920130
// Cuda compilation tools, release 11.3, V11.3.109
// Based on NVVM 7.0.1
//

.version 7.3
.target sm_52
.address_size 64

	// .globl	_Z14bounceBackD2Q9PdPKdPKiii

.visible .entry _Z14bounceBackD2Q9PdPKdPKiii(
	.param .u64 _Z14bounceBackD2Q9PdPKdPKiii_param_0,
	.param .u64 _Z14bounceBackD2Q9PdPKdPKiii_param_1,
	.param .u64 _Z14bounceBackD2Q9PdPKdPKiii_param_2,
	.param .u32 _Z14bounceBackD2Q9PdPKdPKiii_param_3,
	.param .u32 _Z14bounceBackD2Q9PdPKdPKiii_param_4
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<12>;
	.reg .f64 	%fd<10>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd1, [_Z14bounceBackD2Q9PdPKdPKiii_param_0];
	ld.param.u64 	%rd2, [_Z14bounceBackD2Q9PdPKdPKiii_param_1];
	ld.param.u64 	%rd3, [_Z14bounceBackD2Q9PdPKdPKiii_param_2];
	ld.param.u32 	%r3, [_Z14bounceBackD2Q9PdPKdPKiii_param_3];
	ld.param.u32 	%r2, [_Z14bounceBackD2Q9PdPKdPKiii_param_4];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r5, %r4, %r6;
	setp.ge.s32 	%p1, %r1, %r3;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd4, %rd1;
	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r7, [%rd8];
	add.s32 	%r8, %r7, -1;
	mul.wide.s32 	%rd9, %r8, 8;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.f64 	%fd1, [%rd10];
	add.s64 	%rd11, %rd4, %rd9;
	st.global.f64 	[%rd11], %fd1;
	mul.lo.s32 	%r9, %r2, 3;
	mul.wide.s32 	%rd12, %r9, 8;
	add.s64 	%rd13, %rd10, %rd12;
	ld.global.f64 	%fd2, [%rd13];
	shl.b32 	%r10, %r2, 3;
	cvt.s64.s32 	%rd14, %r10;
	add.s64 	%rd15, %rd11, %rd14;
	st.global.f64 	[%rd15], %fd2;
	add.s64 	%rd16, %rd13, %rd14;
	ld.global.f64 	%fd3, [%rd16];
	add.s64 	%rd17, %rd15, %rd14;
	st.global.f64 	[%rd17], %fd3;
	add.s64 	%rd18, %rd10, %rd14;
	ld.global.f64 	%fd4, [%rd18];
	add.s64 	%rd19, %rd17, %rd14;
	st.global.f64 	[%rd19], %fd4;
	add.s64 	%rd20, %rd18, %rd14;
	ld.global.f64 	%fd5, [%rd20];
	add.s64 	%rd21, %rd19, %rd14;
	st.global.f64 	[%rd21], %fd5;
	mul.lo.s32 	%r11, %r2, 7;
	mul.wide.s32 	%rd22, %r11, 8;
	add.s64 	%rd23, %rd10, %rd22;
	ld.global.f64 	%fd6, [%rd23];
	add.s64 	%rd24, %rd21, %rd14;
	st.global.f64 	[%rd24], %fd6;
	mul.wide.s32 	%rd25, %r10, 8;
	add.s64 	%rd26, %rd10, %rd25;
	ld.global.f64 	%fd7, [%rd26];
	add.s64 	%rd27, %rd24, %rd14;
	st.global.f64 	[%rd27], %fd7;
	add.s64 	%rd28, %rd16, %rd14;
	ld.global.f64 	%fd8, [%rd28];
	add.s64 	%rd29, %rd27, %rd14;
	st.global.f64 	[%rd29], %fd8;
	add.s64 	%rd30, %rd28, %rd14;
	ld.global.f64 	%fd9, [%rd30];
	add.s64 	%rd31, %rd29, %rd14;
	st.global.f64 	[%rd31], %fd9;

$L__BB0_2:
	ret;

}

