# vsim -voptargs="+acc=npr" -c -l dma_log.log top "+UVM_TESTNAME=dma_ctrl_test" -do "run -all; quit" 
# Start time: 16:59:20 on Jan 22,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.dma_interfs(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.dma_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.dma_interfs(fast)
# Loading work.dma_design(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test dma_ctrl_test...
# ------------------------------------------------------------------------------
# Name                       Type                                    Size  Value
# ------------------------------------------------------------------------------
# uvm_test_top               dma_ctrl_test                           -     @474 
#   env                      dma_env                                 -     @481 
#     agnt                   dma_agent                               -     @493 
#       drv                  dma_driver                              -     @728 
#         rsp_port           uvm_analysis_port                       -     @743 
#         seq_item_port      uvm_seq_item_pull_port                  -     @735 
#       mon                  dma_monitor                             -     @751 
#         monitor_port       uvm_analysis_port                       -     @758 
#       seqr                 dma_sequencer                           -     @619 
#         rsp_export         uvm_analysis_export                     -     @626 
#         seq_item_export    uvm_seq_item_pull_imp                   -     @720 
#         arbitration_queue  array                                   0     -    
#         lock_queue         array                                   0     -    
#         num_last_reqs      integral                                32    'd1  
#         num_last_rsps      integral                                32    'd1  
#     predictor              uvm_reg_predictor #(dma_sequence_item)  -     @527 
#       bus_in               uvm_analysis_imp                        -     @534 
#       reg_ap               uvm_analysis_port                       -     @542 
#     scrb                   dma_subscriber                          -     @500 
#       monitor_aport        uvm_analysis_imp_from_mon               -     @507 
# ------------------------------------------------------------------------------
# UVM_INFO dma_sequence.sv(73) @ 0: uvm_test_top.env.agnt.seqr@@seq [POKING_DATA] CTRL = 2285878217
# UVM_INFO dma_sequence.sv(82) @ 0: uvm_test_top.env.agnt.seqr@@seq [dma_ctrl_sequence] Writing to CTRL = 4c8deb71
# UVM_INFO dma_sequence.sv(98) @ 0: uvm_test_top.env.agnt.seqr@@seq [seq] Read from CTRL register: 883fbbc9
# *****************************************CHECK*****************************************
# Field		   Write Value	Read Value
# start_dma	    1	  1
# w_count	    75b8	  5de4
# io_mem	    1	  1
# Reserved	    441f	  441f
# UVM_INFO dma_sequence.sv(115) @ 0: uvm_test_top.env.agnt.seqr@@seq [dma_ctrl_sequence] CTRL register test FAILED
#######################################################################################################
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO dma_subscriber.sv(41) @ 0: uvm_test_top.env.scrb [dma_subscriber] Input Coverage = 0.00
# UVM_INFO dma_subscriber.sv(42) @ 0: uvm_test_top.env.scrb [dma_subscriber] Output Coverage = 0.00
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   10
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [POKING_DATA]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [dma_ctrl_sequence]     2
# [dma_subscriber]     2
# [seq]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 218  Instance: /top
# End time: 16:59:23 on Jan 22,2026, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
