// Seed: 3407015613
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    input  uwire id_6,
    output wire  id_7,
    input  uwire id_8,
    output wor   id_9
);
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    output wand id_3,
    input supply1 id_4
);
  tri0  id_6;
  uwire id_7 = id_1;
  wire  id_8;
  assign id_6 = id_2;
  module_0(
      id_2, id_6, id_6, id_1, id_7, id_4, id_6, id_7, id_7, id_3
  );
  tri0 id_9;
  assign id_9 = 1;
endmodule
