/********************************************************************************
* MICROCHIP PM8596 EXPLORER FIRMWARE
*
* Copyright (c) 2018, 2019, 2020 Microchip Technology Inc. All rights reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License"); you may not
* use this file except in compliance with the License. You may obtain a copy of
* the License at http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
* License for the specific language governing permissions and limitations under
* the License.
*
* Synopsys DDR Firmware
*
* Licensee also agrees not to modify the Synopsys DDR Firmware. The binary
* Synopsys DDR Firmware may be used only in connection with Microchip integrated
* circuits that implement the Synopsys DDR PHY IP.
*
* Licensee will maintain the copyright, trademark, and other notices that appear
* on the Synopsys DDR Firmware, and reproduce such notices on all copies of the
* Synopsys DDR Firmware.
*
* THE SYNOPSYS FIRMWARE IS PROVIDED “AS IS” AND WITHOUT ANY WARRANTY.  SYNOPSYS
* AND MICROCHIP EXPRESSLY DISCLAIM ANY AND ALL WARRANTIES, EXPRESS, IMPLIED OR
* OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
* PARTICULAR PURPOSE, AND NON-INFRINGEMENT, AND ANY WARRANTIES ARISING OUT OF A
* COURSE OF DEALING OR USAGE OF TRADE.
*
* IN NO EVENT SHALL SYNOPSYS OR MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
* SPECIAL, INCIDENTAL, SPECULATIVE OR CONSEQUENTIAL DAMAGES OF ANY KIND RELATING
* TO THE SYNOPSYS FIRMWARE INCLUDING BUT NOT LIMITED TO LOSS OF PROFITS, LOSS OF
* USE, LOSS OF GOODWILL, OR INTERRUPTION OF BUSINESS, EVEN IF MICROCHIP OR
* RECIPIENTS ARE ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
********************************************************************************/

#ifndef _DDRPHY_TRACE_STRINGS_H_
#define _DDRPHY_TRACE_STRINGS_H_

typedef enum
{
    DDRPHY_SETMSDGC_ENUM_0,
    DDRPHY_SETMSDGC_ENUM_1,
    DDRPHY_DFIBISTC_ENUM_0,
    DDRPHY_DFIBISTC_ENUM_1,
    DDRPHY_DFIBISTC_ENUM_2,
    DDRPHY_DFIBISTC_ENUM_3,
    DDRPHY_DFIBISTC_ENUM_4,
    DDRPHY_DFIBISTC_ENUM_5,
    DDRPHY_DFIBISTC_ENUM_6,
    DDRPHY_DFIBISTC_ENUM_7,
    DDRPHY_DFIBISTC_ENUM_8,
    DDRPHY_DFIBISTC_ENUM_9,
    DDRPHY_DFIBISTC_ENUM_10,
    DDRPHY_DFIBISTC_ENUM_11,
    DDRPHY_DFIBISTC_ENUM_12,
    DDRPHY_DFIBISTC_ENUM_13,
    DDRPHY_DFIBISTC_ENUM_14,
    DDRPHY_DFIBISTC_ENUM_15,
    DDRPHY_DFIBISTC_ENUM_16,
    DDRPHY_DFIBISTC_ENUM_17,
    DDRPHY_DFIBISTC_ENUM_18,
    DDRPHY_DFIBISTC_ENUM_19,
    DDRPHY_DFIBISTC_ENUM_20,
    DDRPHY_DFIBISTC_ENUM_21,
    DDRPHY_DFIBISTC_ENUM_22,
    DDRPHY_DFIBISTC_ENUM_23,
    DDRPHY_DFIBISTC_ENUM_24,
    DDRPHY_DFIBISTC_ENUM_25,
    DDRPHY_DFIBISTC_ENUM_26,
    DDRPHY_DFIBISTC_ENUM_27,
    DDRPHY_DFIBISTC_ENUM_28,
    DDRPHY_DFIBISTC_ENUM_29,
    DDRPHY_DFIBISTC_ENUM_30,
    DDRPHY_DFIBISTC_ENUM_31,
    DDRPHY_DFIBISTC_ENUM_32,
    DDRPHY_DFIBISTC_ENUM_33,
    DDRPHY_DFIBISTC_ENUM_34,
    DDRPHY_DFIBISTC_ENUM_35,
    DDRPHY_DFIBISTC_ENUM_36,
    DDRPHY_DFIBISTC_ENUM_37,
    DDRPHY_DFIBISTC_ENUM_38,
    DDRPHY_DFIBISTC_ENUM_39,
    DDRPHY_DFIBISTC_ENUM_40,
    DDRPHY_DFIBISTC_ENUM_41,
    DDRPHY_DFIBISTC_ENUM_42,
    DDRPHY_DFIBISTC_ENUM_43,
    DDRPHY_DFIBISTC_ENUM_44,
    DDRPHY_DFIBISTC_ENUM_45,
    DDRPHY_DFIBISTC_ENUM_46,
    DDRPHY_DFIBISTC_ENUM_47,
    DDRPHY_DFIBISTC_ENUM_48,
    DDRPHY_DFIBISTC_ENUM_49,
    DDRPHY_DFIBISTC_ENUM_50,
    DDRPHY_DFIBISTC_ENUM_51,
    DDRPHY_DFIBISTC_ENUM_52,
    DDRPHY_DFIBISTC_ENUM_53,
    DDRPHY_DFIBISTC_ENUM_54,
    DDRPHY_DFIBISTC_ENUM_55,
    DDRPHY_DFIBISTC_ENUM_56,
    DDRPHY_DFIBISTC_ENUM_57,
    DDRPHY_DFIBISTC_ENUM_58,
    DDRPHY_DFIBISTC_ENUM_59,
    DDRPHY_DFIBISTC_ENUM_60,
    DDRPHY_DFIBISTC_ENUM_61,
    DDRPHY_DFIBISTC_ENUM_62,
    DDRPHY_DFIBISTC_ENUM_63,
    DDRPHY_DFIBISTC_ENUM_64,
    DDRPHY_DFIBISTC_ENUM_65,
    DDRPHY_DFIBISTC_ENUM_66,
    DDRPHY_DFIBISTC_ENUM_67,
    DDRPHY_DFIBISTC_ENUM_68,
    DDRPHY_DFIBISTC_ENUM_69,
    DDRPHY_DFIBISTC_ENUM_70,
    DDRPHY_DFIBISTC_ENUM_71,
    DDRPHY_DFIBISTC_ENUM_72,
    DDRPHY_DFIBISTC_ENUM_73,
    DDRPHY_DFIBISTC_ENUM_74,
    DDRPHY_DFIBISTC_ENUM_75,
    DDRPHY_DFIBISTC_ENUM_76,
    DDRPHY_DFIBISTC_ENUM_77,
    DDRPHY_DFIBISTC_ENUM_78,
    DDRPHY_DFIBISTC_ENUM_79,
    DDRPHY_DFIBISTC_ENUM_80,
    DDRPHY_DFIBISTC_ENUM_81,
    DDRPHY_DFIBISTC_ENUM_82,
    DDRPHY_DFIBISTC_ENUM_83,
    DDRPHY_DFIBISTC_ENUM_84,
    DDRPHY_DFIBISTC_ENUM_85,
    DDRPHY_DFIBISTC_ENUM_86,
    DDRPHY_DFIBISTC_ENUM_87,
    DDRPHY_DFIBISTC_ENUM_88,
    DDRPHY_DFIBISTC_ENUM_89,
    DDRPHY_DFIBISTC_ENUM_90,
    DDRPHY_DFIBISTC_ENUM_91,
    DDRPHY_DFIBISTC_ENUM_92,
    DDRPHY_DFIBISTC_ENUM_93,
    DDRPHY_DFIBISTC_ENUM_94,
    DDRPHY_DFIBISTC_ENUM_95,
    DDRPHY_DFIBISTC_ENUM_96,
    DDRPHY_DFIBISTC_ENUM_97,
    DDRPHY_DFIBISTC_ENUM_98,
    DDRPHY_DFIBISTC_ENUM_99,
    DDRPHY_DFIBISTC_ENUM_100,
    DDRPHY_DFIBISTC_ENUM_101,
    DDRPHY_DFIBISTC_ENUM_102,
    DDRPHY_DFIBISTC_ENUM_103,
    DDRPHY_DFIBISTC_ENUM_104,
    DDRPHY_DFIBISTC_ENUM_105,
    DDRPHY_DFIBISTC_ENUM_106,
    DDRPHY_DFIBISTC_ENUM_107,
    DDRPHY_DFIBISTC_ENUM_108,
    DDRPHY_DFIBISTC_ENUM_109,
    DDRPHY_DFIBISTC_ENUM_110,
    DDRPHY_DFIBISTC_ENUM_111,
    DDRPHY_DFIBISTC_ENUM_112,
    DDRPHY_DFIBISTC_ENUM_113,
    DDRPHY_DFIBISTC_ENUM_114,
    DDRPHY_DFIBISTC_ENUM_115,
    DDRPHY_DFIBISTC_ENUM_116,
    DDRPHY_DFIBISTC_ENUM_117,
    DDRPHY_GETMB_DDR4LRC_ENUM_0,
    DDRPHY_GETMB_DDR4LRC_ENUM_1,
    DDRPHY_GETMB_DDR4LRC_ENUM_2,
    DDRPHY_GETMB_DDR4LRC_ENUM_3,
    DDRPHY_GETMB_DDR4RC_ENUM_0,
    DDRPHY_GETMB_DDR4RC_ENUM_1,
    DDRPHY_GETMB_DDR4RC_ENUM_2,
    DDRPHY_GETMB_DDR4RC_ENUM_3,
    DDRPHY_GETMB_DDR4UC_ENUM_0,
    DDRPHY_GETMB_DDR4UC_ENUM_1,
    DDRPHY_GETMB_DDR4UC_ENUM_2,
    DDRPHY_GETMB_DDR4UC_ENUM_3,
    DDRPHY_GETUSERINPUTC_ENUM_0,
    DDRPHY_GETUSERINPUTC_ENUM_1,
    DDRPHY_GET_MAILC_ENUM_0,
    DDRPHY_GET_MAILC_ENUM_1,
    DDRPHY_GET_MAILC_ENUM_2,
    DDRPHY_GET_MAILC_ENUM_3,
    DDRPHY_GET_MAILC_ENUM_4,
    DDRPHY_GET_MAILC_ENUM_5,
    DDRPHY_GET_MAILC_ENUM_6,
    DDRPHY_GET_MAILC_ENUM_7,
    DDRPHY_GET_MAILC_ENUM_8,
    DDRPHY_GET_MAILC_ENUM_9,
    DDRPHY_GET_MAILC_ENUM_10,
    DDRPHY_GET_MAILC_ENUM_11,
    DDRPHY_GET_MAILC_ENUM_12,
    DDRPHY_GET_MAILC_ENUM_13,
    DDRPHY_GET_MAILC_ENUM_14,
    DDRPHY_GET_MAILC_ENUM_15,
    DDRPHY_GET_MAILC_ENUM_16,
    DDRPHY_GET_MAILC_ENUM_17,
    DDRPHY_GET_MAILC_ENUM_18,
    DDRPHY_GET_MAILC_ENUM_19,
    DDRPHY_GET_MAILC_ENUM_21,
    DDRPHY_GET_MAILC_ENUM_23,
    DDRPHY_GET_MAILC_ENUM_25,
    DDRPHY_GET_MAILC_ENUM_27,
    DDRPHY_GET_MAILC_ENUM_29,
    DDRPHY_GET_MAILC_ENUM_31,
    DDRPHY_GET_MAILC_ENUM_33,
    DDRPHY_GET_MAILC_ENUM_35,
    DDRPHY_GET_MAILC_ENUM_37,
    DDRPHY_GET_MAILC_ENUM_39,
    DDRPHY_GET_MAILC_ENUM_41,
    DDRPHY_GET_MAILC_ENUM_43,
    DDRPHY_GET_MAILC_ENUM_45,
    DDRPHY_GET_MAILC_ENUM_47,
    DDRPHY_GET_MAILC_ENUM_49,
    DDRPHY_GET_MAILC_ENUM_51,
    DDRPHY_GET_MAILC_ENUM_53,
    DDRPHY_GET_MAILC_ENUM_55,
    DDRPHY_GET_MAILC_ENUM_57,
    DDRPHY_GET_MAILC_ENUM_59,
    DDRPHY_GET_MAILC_ENUM_61,
    DDRPHY_GET_MAILC_ENUM_63,
    DDRPHY_GET_MAILC_ENUM_65,
    DDRPHY_GET_MAILC_ENUM_67,
    DDRPHY_GET_MAILC_ENUM_69,
    DDRPHY_GET_MAILC_ENUM_71,
    DDRPHY_GET_MAILC_ENUM_73,
    DDRPHY_GET_MAILC_ENUM_75,
    DDRPHY_GET_MAILC_ENUM_77,
    DDRPHY_GET_MAILC_ENUM_79,
    DDRPHY_GET_MAILC_ENUM_81,
    DDRPHY_GET_MAILC_ENUM_83,
    DDRPHY_GET_MAILC_ENUM_85,
    DDRPHY_GET_MAILC_ENUM_86,
    DDRPHY_GET_MAILC_ENUM_87,
    DDRPHY_GET_MAILC_ENUM_88,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_0,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_1,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_2,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_3,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_4,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_5,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_6,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_7,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_8,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_9,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_10,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_11,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_12,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_13,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_14,
    DDRPHY_GET_MESSAGE_BLOCKC_ENUM_15,
    DDRPHY_LOW_LEVEL_IOC_ENUM_0,
    DDRPHY_LOW_LEVEL_IOC_ENUM_1,
    DDRPHY_LOW_LEVEL_IOC_ENUM_2,
    DDRPHY_LOW_LEVEL_IOC_ENUM_3,
    DDRPHY_LOW_LEVEL_IOC_ENUM_4,
    DDRPHY_LOW_LEVEL_IOC_ENUM_5,
    DDRPHY_LOW_LEVEL_IOC_ENUM_6,
    DDRPHY_LOW_LEVEL_IOC_ENUM_7,
    DDRPHY_LOW_LEVEL_IOC_ENUM_8,
    DDRPHY_LOW_LEVEL_IOC_ENUM_9,
    DDRPHY_LOW_LEVEL_IOC_ENUM_10,
    DDRPHY_LOW_LEVEL_IOC_ENUM_11,
    DDRPHY_LOW_LEVEL_IOC_ENUM_12,
    DDRPHY_LOW_LEVEL_IOC_ENUM_13,
    DDRPHY_LOW_LEVEL_IOC_ENUM_14,
    DDRPHY_LOW_LEVEL_IOC_ENUM_15,
    DDRPHY_LOW_LEVEL_IOC_ENUM_16,
    DDRPHY_LOW_LEVEL_IOC_ENUM_17,
    DDRPHY_LOW_LEVEL_IOC_ENUM_18,
    DDRPHY_LOW_LEVEL_IOC_ENUM_19,
    DDRPHY_LOW_LEVEL_IOC_ENUM_20,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_0,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_7,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_8,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_9,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_10,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_11,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_12,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_13,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_14,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_15,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_16,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_17,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_18,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_19,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_20,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_21,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_22,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_23,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_24,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_25,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_26,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_27,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_28,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_29,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_30,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_31,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_32,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_33,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_34,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_35,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_36,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_37,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_38,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_39,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_40,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_41,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_42,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_43,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_44,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_45,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_46,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_47,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_48,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_49,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_50,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_51,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_52,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_53,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_54,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_55,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_56,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_57,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_58,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_59,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_60,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_61,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_62,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_63,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_64,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_65,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_66,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_67,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_68,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_69,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_70,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_71,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_72,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_73,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_74,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_75,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_76,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_77,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_78,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_79,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_80,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_81,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_82,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_83,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_84,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_85,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_86,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_87,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_88,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_89,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_90,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_91,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_92,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_93,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_94,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_95,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_96,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_97,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_98,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_99,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_100,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_101,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_102,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_103,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_104,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_105,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_106,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_107,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_108,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_109,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_110,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_111,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_112,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_113,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_114,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_115,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_116,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_117,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_118,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_119,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_120,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_121,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_122,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_123,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_124,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_125,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_126,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_127,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_128,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_129,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_130,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_131,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_132,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_133,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_134,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_135,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_136,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_137,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_138,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_139,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_140,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_141,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_142,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_143,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_144,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_145,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_146,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_147,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_148,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_149,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_150,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_151,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_152,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_153,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_154,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_155,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_156,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_157,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_158,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_159,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_160,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_161,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_162,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_163,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_164,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_165,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_166,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_167,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_168,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_169,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_170,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_171,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_172,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_173,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_174,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_175,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_176,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_177,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_178,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_179,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_180,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_181,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_182,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_183,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_184,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_185,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_186,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_187,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_188,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_189,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_190,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_191,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_192,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_193,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_194,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_195,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_196,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_197,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_198,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_199,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_200,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_201,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_202,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_203,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_204,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_205,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_206,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_207,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_208,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_209,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_210,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_211,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_212,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_213,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_214,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_215,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_216,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_217,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_218,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_219,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_220,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_221,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_222,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_223,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_224,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_225,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_226,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_227,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_228,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_229,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_230,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_231,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_232,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_233,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_234,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_235,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_236,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_237,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_238,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_239,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_240,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_241,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_242,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_243,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_244,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_245,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_246,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_247,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_248,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_249,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_250,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_251,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_252,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_253,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_254,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_255,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_256,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_257,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_258,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_259,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_260,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_261,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_262,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_263,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_264,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_265,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_266,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_267,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_268,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_269,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_270,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_271,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_272,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_273,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_274,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_275,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_276,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_277,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_278,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_279,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_280,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_281,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_282,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_283,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_284,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_285,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_286,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_287,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_288,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_289,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_290,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_291,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_292,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_293,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_294,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_295,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_296,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_297,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_298,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_299,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_300,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_301,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_302,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_303,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_304,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_305,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_306,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_307,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_308,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_309,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_310,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_311,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_312,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_313,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_314,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_315,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_316,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_317,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_318,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_319,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_320,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_321,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_322,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_323,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_324,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_325,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_326,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_327,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_328,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_329,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_330,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_331,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_332,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_333,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_334,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_335,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_336,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_337,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_338,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_339,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_340,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_341,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_342,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_343,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_344,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_345,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_346,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_347,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_348,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_349,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_350,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_351,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_352,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_353,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_354,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_355,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_356,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_357,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_358,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_359,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_360,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_361,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_362,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_363,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_364,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_365,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_366,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_367,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_368,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_369,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_370,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_371,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_372,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_373,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_374,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_375,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_376,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_377,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_378,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_379,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_380,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_381,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_382,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_383,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_384,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_385,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_386,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_387,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_388,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_389,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_390,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_391,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_392,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_393,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_394,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_395,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_396,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_397,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_398,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_399,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_400,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_401,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_402,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_403,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_404,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_405,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_406,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_407,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_408,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_409,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_410,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_411,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_412,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_413,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_414,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_415,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_416,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_417,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_418,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_419,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_420,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_421,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_422,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_423,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_424,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_425,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_426,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_427,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_428,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_429,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_430,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_431,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_432,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_433,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_434,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_435,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_436,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_437,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_438,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_439,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_440,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_441,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_442,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_443,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_444,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_445,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_446,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_447,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_448,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_449,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_450,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_451,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_452,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_453,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_454,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_455,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_456,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_457,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_458,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_459,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_460,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_461,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_462,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_463,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_464,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_465,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_466,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_467,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_468,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_469,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_470,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_471,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_472,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_473,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_474,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_475,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_476,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_477,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_478,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_479,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_480,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_481,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_482,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_483,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_484,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_485,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_486,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_487,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_488,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_489,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_490,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_491,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_492,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_493,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_494,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_495,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_496,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_497,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_498,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_499,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_500,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_501,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_502,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_503,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_504,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_505,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_506,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_507,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_508,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_509,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_510,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_511,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_512,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_513,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_514,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_515,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_516,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_517,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_518,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_519,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_520,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_521,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_522,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_523,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_524,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_525,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_526,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_527,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_528,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_529,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_530,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_531,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_532,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_533,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_534,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_535,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_536,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_537,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_538,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_539,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_540,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_541,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_542,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_543,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_544,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_545,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_546,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_547,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_548,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_549,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_550,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_551,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_552,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_553,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_554,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_555,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_556,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_557,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_558,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_559,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_560,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_561,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_562,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_563,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_564,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_565,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_566,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_567,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_568,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_569,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_570,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_571,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_572,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_573,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_574,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_575,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_576,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_577,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_578,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_579,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_580,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_581,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_582,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_583,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_584,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_585,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_586,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_587,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_588,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_589,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_590,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_591,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_592,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_593,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_594,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_595,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_596,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_597,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_598,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_599,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_600,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_601,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_602,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_603,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_604,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_605,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_606,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_607,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_608,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_609,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_610,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_611,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_612,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_613,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_614,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_615,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_616,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_617,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_618,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_619,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_620,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_621,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_622,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_623,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_624,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_625,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_626,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_627,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_628,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_629,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_630,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_631,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_632,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_633,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_634,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_635,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_636,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_637,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_638,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_639,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_640,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_641,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_642,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_643,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_644,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_645,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_646,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_647,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_648,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_649,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_650,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_651,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_652,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_653,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_654,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_655,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_656,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_657,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_658,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_659,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_660,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_661,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_662,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_663,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_664,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_665,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_666,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_667,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_668,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_669,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_670,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_671,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_672,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_673,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_674,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_675,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_676,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_677,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_678,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_679,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_680,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_681,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_682,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_683,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_684,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_685,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_686,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_687,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_688,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_689,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_690,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_691,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_692,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_693,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_694,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_695,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_696,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_697,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_698,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_699,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_700,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_701,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_702,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_703,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_704,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_705,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_706,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_707,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_708,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_709,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_710,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_711,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_712,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_713,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_714,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_715,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_716,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_717,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_718,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_719,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_720,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_721,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_722,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_723,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_724,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_725,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_726,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_727,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_728,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_729,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_730,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_731,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_732,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_733,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_734,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_735,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_736,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_737,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_738,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_739,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_740,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_741,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_742,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_743,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_744,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_745,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_746,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_747,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_748,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_749,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_750,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_751,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_752,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_753,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_754,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_755,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_756,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_757,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_758,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_759,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_760,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_761,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_762,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_763,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_764,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_765,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_766,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_767,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_768,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_769,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_770,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_771,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_772,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_773,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_774,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_775,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_776,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_777,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_778,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_779,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_780,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_781,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_782,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_783,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_784,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_785,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_786,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_787,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_788,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_789,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_790,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_791,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_792,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_793,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_794,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_795,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_796,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_797,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_798,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_799,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_800,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_801,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_802,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_803,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_804,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_805,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_806,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_807,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_808,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_809,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_810,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_811,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_812,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_813,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_814,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_815,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_816,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_817,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_818,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_819,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_820,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_821,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_822,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_823,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_824,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_825,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_826,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_827,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_828,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_829,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_830,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_831,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_832,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_833,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_834,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_835,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_836,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_837,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_838,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_839,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_840,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_841,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_842,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_843,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_844,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_845,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_846,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_847,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_848,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_849,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_850,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_851,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_852,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_853,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_854,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_855,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_856,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_857,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_858,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_859,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_860,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_861,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_862,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_863,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_864,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_865,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_866,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_867,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_868,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_869,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_870,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_871,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_872,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_873,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_874,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_875,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_876,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_877,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_878,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_879,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_880,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_881,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_882,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_883,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_884,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_885,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_886,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_887,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_888,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_889,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_890,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_891,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_892,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_893,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_894,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_895,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_896,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_897,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_898,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_899,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_900,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_901,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_902,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_903,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_904,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_905,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_906,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_907,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_908,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_909,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_910,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_911,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_912,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_913,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_914,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_915,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_916,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_917,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_918,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_919,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_920,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_921,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_922,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_923,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_924,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_925,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_926,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_927,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_928,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_929,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_930,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_931,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_932,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_933,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_934,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_935,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_936,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_937,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_938,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_939,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_940,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_941,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_942,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_943,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_944,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_945,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_946,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_947,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_948,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_949,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_950,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_951,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_952,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_953,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_954,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_955,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_956,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_957,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_958,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_959,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_960,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_961,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_962,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_963,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_964,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_965,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_966,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_967,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_968,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_969,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_970,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_971,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_972,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_973,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_974,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_975,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_976,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_977,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_978,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_979,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_980,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_981,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_982,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_983,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_984,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_985,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_986,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_987,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_988,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_989,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_990,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_991,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_992,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_993,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_994,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_995,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_996,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_997,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_998,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_999,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1000,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1001,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1002,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1003,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1004,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1005,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1006,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1007,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1008,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1009,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1010,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1011,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1012,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1013,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1014,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1015,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1016,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1017,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1018,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1019,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1020,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1021,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1022,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1023,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1024,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1025,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1026,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1027,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1028,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1029,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1030,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1031,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1032,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1033,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1034,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1035,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1036,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1037,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1038,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1039,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1040,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1041,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1042,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1043,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1044,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1045,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1046,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1047,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1048,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1049,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1050,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1051,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1052,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1053,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1054,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1055,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1056,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1057,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1058,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1059,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1060,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1061,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1062,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1063,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1064,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1065,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1066,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1067,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1068,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1069,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1070,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1071,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1072,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1073,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1074,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1075,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1076,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1077,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1078,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1079,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1080,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1081,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1082,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1083,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1084,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1085,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1086,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1087,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1088,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1089,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1090,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1091,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1092,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1093,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1094,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1095,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1096,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1097,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1098,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1099,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1100,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1101,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1102,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1103,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1104,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1105,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1106,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1107,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1108,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1109,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1110,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1111,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1112,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1113,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1114,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1115,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1116,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1117,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1118,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1119,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1120,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1121,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1122,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1123,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1124,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1125,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1126,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1127,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1128,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1129,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1130,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1131,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1132,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1133,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1134,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1135,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1136,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1137,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1138,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1139,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1140,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1141,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1142,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1143,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1144,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1145,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1146,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1147,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1148,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1149,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1150,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1151,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1152,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1153,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1154,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1155,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1156,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1157,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1158,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1159,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1160,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1161,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1162,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1163,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1164,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1165,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1166,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1167,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1168,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1169,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1170,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1171,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1172,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1173,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1174,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1175,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1176,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1177,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1178,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1179,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1180,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1181,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1182,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1183,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1184,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1185,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1186,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1187,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1188,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1189,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1190,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1191,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1192,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1193,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1194,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1195,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1196,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1197,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1198,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1199,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1200,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1201,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1202,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1203,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1204,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1205,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1206,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1207,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1208,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1209,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1210,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1211,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1212,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1213,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1214,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1215,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1216,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1217,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1218,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1219,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1220,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1221,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1222,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1223,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1224,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1225,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1226,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1227,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1228,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1229,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1230,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1231,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1232,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1233,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1234,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1235,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1236,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1237,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1238,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1239,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1240,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1241,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1242,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1243,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1244,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1245,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1246,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1247,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1248,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1249,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1250,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1251,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1252,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1253,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1254,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1255,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1256,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1257,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1258,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1259,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1260,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1261,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1262,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1263,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1264,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1265,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1266,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1267,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1268,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1269,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1270,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1271,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1272,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1273,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1274,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1275,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1276,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1277,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1278,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1279,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1280,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1281,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1282,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1283,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1284,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1285,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1286,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1287,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1288,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1289,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1290,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1291,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1292,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1293,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1294,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1295,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1296,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1297,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1298,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1299,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1300,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1301,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1302,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1303,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1304,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1305,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1306,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1307,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1308,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1309,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1310,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1311,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1312,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1313,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1314,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1315,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1316,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1317,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1318,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1319,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1320,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1321,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1322,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1323,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1324,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1325,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1326,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1327,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1328,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1329,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1330,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1331,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1332,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1333,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1334,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1335,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1336,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1337,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1338,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1339,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1340,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1341,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1342,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1343,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1344,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1345,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1346,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1347,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1348,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1349,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1350,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1351,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1352,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1353,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1354,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1355,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1356,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1357,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1358,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1359,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1360,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1361,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1362,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1363,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1364,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1365,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1366,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1367,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1368,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1369,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1370,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1371,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1372,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1373,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1374,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1375,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1376,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1377,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1378,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1379,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1380,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1381,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1382,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1383,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1384,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1385,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1386,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1387,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1388,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1389,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1390,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1391,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1392,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1393,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1394,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1395,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1396,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1397,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1398,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1399,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1400,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1401,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1402,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1403,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1404,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1405,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1406,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1407,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1408,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1409,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1410,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1411,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1412,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1413,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1414,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1415,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1416,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1417,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1418,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1419,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1420,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1421,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1422,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1423,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1424,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1425,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1426,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1427,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1428,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1429,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1430,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1431,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1432,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1433,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1434,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1435,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1436,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1437,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1438,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1439,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1440,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1441,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1442,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1443,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1444,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1445,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1446,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1447,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1448,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1449,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1450,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1451,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1452,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1453,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1454,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1455,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1456,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1457,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1458,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1459,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1460,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1461,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1462,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1463,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1464,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1465,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1466,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1467,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1468,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1469,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1470,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1471,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1472,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1473,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1474,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1475,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1476,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1477,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1478,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1479,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1480,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1481,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1482,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1483,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1484,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1485,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1486,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1487,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1488,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1489,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1490,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1491,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1492,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1493,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1494,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1495,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1496,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1497,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1498,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1499,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1500,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1501,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1502,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1503,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1504,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1505,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1506,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1507,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1508,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1509,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1510,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1511,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1512,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1513,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1514,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1515,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1516,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1517,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1518,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1519,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1520,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1521,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1522,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1523,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1524,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1525,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1526,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1527,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1528,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1529,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1530,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1531,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1532,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1533,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1534,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1535,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1536,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1537,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1538,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1539,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1540,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1541,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1542,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1543,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1544,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1545,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1546,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1547,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1548,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1549,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1550,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1551,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1552,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1553,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1554,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1555,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1556,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1557,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1558,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1559,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1560,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1561,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1562,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1563,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1564,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1565,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1566,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1567,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1568,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1569,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1570,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1571,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1572,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1573,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1574,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1575,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1576,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1577,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1578,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1579,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1580,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1581,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1582,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1583,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1584,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1585,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1586,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1587,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1588,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1589,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1590,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1591,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1592,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1593,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1594,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1595,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1596,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1597,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1598,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1599,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1600,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1601,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1602,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1603,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1604,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1605,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1606,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1607,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1608,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1609,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1610,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1611,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1612,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1613,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1614,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1615,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1616,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1617,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1618,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1619,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1620,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1621,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1622,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1623,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1624,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1625,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1626,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1627,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1628,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1629,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1630,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1631,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1632,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1633,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1634,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1635,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1636,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1637,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1638,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1639,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1640,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1641,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1642,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1643,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1644,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1645,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1646,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1647,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1648,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1649,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1650,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1651,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1652,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1653,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1654,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1655,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1656,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1657,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1658,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1659,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1660,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1661,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1662,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1663,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1664,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1665,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1666,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1667,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1668,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1669,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1670,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1671,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1672,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1673,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1674,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1675,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1676,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1677,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1678,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1679,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1680,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1681,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1682,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1683,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1684,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1685,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1686,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1687,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1688,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1689,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1690,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1691,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1692,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1693,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1694,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1695,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1696,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1697,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1698,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1699,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1700,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1701,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1702,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1703,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1704,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1705,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1706,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1707,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1708,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1709,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1710,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1711,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1712,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1713,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1714,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1715,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1716,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1717,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1718,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1719,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1720,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1721,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1722,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1723,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1724,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1725,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1726,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1727,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1728,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1729,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1730,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1731,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1732,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1733,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1734,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1735,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1736,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1737,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1738,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1739,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1740,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1741,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1742,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1743,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1744,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1745,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1746,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1747,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1748,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1749,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1750,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1751,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1752,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1753,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1754,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1755,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1756,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1757,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1758,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1759,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1760,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1761,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1762,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1763,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1764,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1765,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1766,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1767,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1768,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1769,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1770,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1771,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1772,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1773,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1774,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1775,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1776,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1777,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1778,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1779,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1780,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1781,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1782,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1783,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1784,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1785,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1786,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1787,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1788,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1789,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1790,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1791,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1792,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1793,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1794,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1795,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1796,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1797,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1798,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1799,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1800,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1801,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1802,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1803,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1804,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1805,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1806,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1807,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1808,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1809,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1810,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1811,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1812,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1813,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1814,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1815,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1816,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1817,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1818,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1819,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1820,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1821,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1822,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1823,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1824,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1825,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1826,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1827,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1828,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1829,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1830,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1831,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1832,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1833,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1834,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1835,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1836,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1837,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1838,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1839,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1840,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1841,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1842,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1843,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1844,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1845,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1846,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1847,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1848,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1849,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1850,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1851,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1852,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1853,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1854,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1855,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1856,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1857,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1858,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1859,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1860,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1861,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1862,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1863,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1864,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1865,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1866,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1867,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1868,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1869,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1870,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1871,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1872,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1873,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1874,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1875,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1876,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1877,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1878,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1879,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1880,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1881,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1882,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1883,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1884,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1885,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1886,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1887,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1888,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1889,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1890,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1891,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1892,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1893,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1894,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1895,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1896,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1897,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1898,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1899,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1900,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1901,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1902,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1903,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1904,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1905,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1906,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1907,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1908,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1909,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1910,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1911,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1912,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1913,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1914,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1915,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1916,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1917,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1918,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1919,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1920,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1921,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1922,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1923,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1924,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1925,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1926,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1927,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1928,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1929,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1930,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1931,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1932,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1933,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1934,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1935,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1936,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1937,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1938,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1939,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1940,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1941,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1942,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1943,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1944,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1945,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1946,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1947,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1948,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1949,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1950,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1951,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1952,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1953,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1954,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1955,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1956,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1957,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1958,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1959,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1960,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1961,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1962,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1963,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1964,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1965,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1966,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1967,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1968,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1969,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1970,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1971,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1972,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1973,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1974,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1975,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1976,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1977,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1978,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1979,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1980,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1981,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1982,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1983,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1984,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1985,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1986,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1987,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1988,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1989,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1990,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1991,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1992,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1993,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1994,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1995,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1996,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1997,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1998,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1999,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2000,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2001,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2002,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2003,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2004,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2005,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2006,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2007,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2008,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2009,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2010,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2011,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2012,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2013,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2014,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2015,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2016,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2017,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2018,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2019,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2020,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2021,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2022,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2023,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2024,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2025,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2026,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2027,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2028,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2029,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2030,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2031,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2032,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2033,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2034,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2035,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2036,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2037,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2038,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2039,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2040,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2041,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2042,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2043,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2044,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2045,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2046,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2047,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2048,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2049,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2050,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2051,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2052,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2053,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2054,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2055,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2056,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2057,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2058,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2059,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2060,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2061,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2062,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2063,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2064,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2065,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2066,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2067,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2068,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2069,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2070,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2071,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2072,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2073,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2074,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2075,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2076,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2077,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2078,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2079,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2080,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2081,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2082,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2083,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2084,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2085,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2086,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2087,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2088,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2089,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2090,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2091,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2092,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2093,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2094,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2095,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2096,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2097,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2098,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2099,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2100,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2101,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2102,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2103,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2104,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2105,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2106,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2107,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2108,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2109,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2110,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2111,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2112,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2113,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2114,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2115,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2116,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2117,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2118,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2119,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2120,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2121,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2122,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2123,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2124,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2125,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2126,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2127,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2128,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2129,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2130,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2131,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2132,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2133,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2134,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2135,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2136,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2137,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2138,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2139,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2140,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2141,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2142,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2143,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2144,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2145,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2146,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2147,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2148,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2149,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2150,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2151,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2152,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2153,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2154,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2155,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2156,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2157,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2158,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2159,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2160,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2161,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2162,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2163,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2164,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2165,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2166,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2167,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2168,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2169,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2170,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2171,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2172,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2173,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2174,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2175,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2176,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2177,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2178,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2179,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2180,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2181,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2182,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2183,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2184,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2185,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2186,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2187,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2188,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2189,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2190,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2191,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2192,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2193,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2194,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2195,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2196,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2197,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2198,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2199,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2200,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2201,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2202,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2203,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2204,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2205,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2206,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2207,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2208,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2209,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2210,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2211,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2212,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2213,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2214,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2215,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2216,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2217,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2218,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2219,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2220,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2221,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2222,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2223,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2224,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2225,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2226,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2227,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2228,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2229,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2230,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2231,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2232,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2233,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2234,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2235,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2236,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2237,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2238,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2239,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2240,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2241,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2242,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2243,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2244,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2245,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2246,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2247,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2248,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2249,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2250,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2251,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2252,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2253,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2254,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2255,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2256,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2257,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2258,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2259,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2260,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2261,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2262,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2263,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2264,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2265,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2266,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2267,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2268,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2269,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2270,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2271,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2272,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2273,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2274,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2275,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2276,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2277,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2278,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2279,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2280,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2281,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2282,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2283,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2284,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2285,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2286,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2287,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2288,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2289,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2290,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2291,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2292,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2293,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2294,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2295,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2296,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2297,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2298,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2299,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2300,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2301,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2302,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2303,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2304,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2305,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2306,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2307,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2308,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2309,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2310,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2311,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2312,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2313,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2314,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2315,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2316,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2317,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2318,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2319,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2320,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2321,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2322,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2323,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2324,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2325,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2326,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2327,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2328,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2329,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2330,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2331,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2332,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2333,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2334,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2335,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2336,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2337,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2338,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2339,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2340,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2341,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2342,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2343,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2344,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2345,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2346,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2347,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2348,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2349,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2350,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2351,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2352,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2353,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2354,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2355,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2356,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2357,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2358,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2359,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2360,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2361,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2362,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2363,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2364,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2365,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2366,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2367,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2368,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2369,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2370,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2371,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2372,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2373,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2374,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2375,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2376,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2377,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2378,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2379,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2380,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2381,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2382,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2383,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2384,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2385,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2386,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2387,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2388,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2389,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2390,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2391,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2392,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2393,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2394,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2395,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2396,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2397,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2398,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2399,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2400,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2401,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2402,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2403,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2404,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2405,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2406,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2407,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2408,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2409,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2410,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2411,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2412,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2413,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2414,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2415,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2416,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2417,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2418,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2419,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2420,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2421,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2422,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2423,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2424,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2425,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2426,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2427,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2428,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2429,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2430,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2431,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2432,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2433,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2434,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2435,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2436,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2437,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2438,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2439,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2440,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2441,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2442,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2443,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2444,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2445,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2446,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2447,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2448,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2449,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2450,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2451,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2452,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2453,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2454,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2455,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2456,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2457,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2458,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2459,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2460,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2461,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2462,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2463,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2464,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2465,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2466,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2467,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2468,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2469,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2470,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2471,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2472,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2473,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2474,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2475,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2476,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2477,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2478,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2479,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2480,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2481,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2482,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2483,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2484,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2485,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2486,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2487,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2488,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2489,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2490,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2491,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2492,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2493,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2494,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2495,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2496,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2497,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2498,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2499,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2500,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2501,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2502,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2503,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2504,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2505,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2506,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2507,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2508,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2509,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2510,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2511,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2512,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2513,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2514,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2515,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2516,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2517,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2518,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2519,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2520,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2521,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2522,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2523,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2524,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2525,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2526,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2527,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2528,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2529,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2530,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2531,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2532,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2533,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2534,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2535,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2536,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2537,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2538,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2539,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2540,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2541,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2542,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2543,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2544,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2545,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2546,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2547,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2548,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2549,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2550,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2551,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2552,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2553,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2554,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2555,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2556,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2557,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2558,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2559,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2560,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2561,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2562,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2563,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2564,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2565,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2566,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2567,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2568,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2569,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2570,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2571,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2572,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2573,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2574,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2575,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2576,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2577,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2578,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2579,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2580,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2581,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2582,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2583,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2584,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2585,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2586,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2587,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2588,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2589,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2590,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2591,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2592,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2593,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2594,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2595,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2596,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2597,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2598,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2599,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2600,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2601,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2602,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2603,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2604,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2605,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2606,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2607,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2608,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2609,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2610,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2611,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2612,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2613,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2614,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2615,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2616,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2617,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2618,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2619,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2620,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2621,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2622,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2623,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2624,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2625,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2626,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2627,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2628,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2629,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2630,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2631,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2632,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2633,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2634,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2635,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2636,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2637,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2638,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2639,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2640,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2641,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2642,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2643,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2644,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2645,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2646,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2647,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2648,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2649,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2650,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2651,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2652,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2653,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2654,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2655,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2656,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2657,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2658,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2659,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2660,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2661,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2662,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2663,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2664,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2665,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2666,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2667,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2668,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2669,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2670,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2671,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2672,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2673,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2674,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2675,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2676,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2677,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2678,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2679,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2680,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2681,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2682,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2683,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2684,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2685,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2686,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2687,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2688,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2689,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2690,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2691,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2692,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2693,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2694,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2695,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2696,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2697,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2698,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2699,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2700,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2701,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2702,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2703,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2704,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2705,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2706,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2707,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2708,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2709,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2710,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2711,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2712,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2713,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2714,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2715,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2716,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2717,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2718,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2719,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2720,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2721,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2722,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2723,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2724,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2725,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2726,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2727,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2728,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2729,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2730,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2731,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2732,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2733,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2734,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2735,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2736,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2737,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2738,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2739,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2740,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2741,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2742,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2743,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2744,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2745,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2746,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2747,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2748,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2749,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2750,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2751,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2752,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2753,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2754,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2755,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2756,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2757,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2758,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2759,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2760,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2761,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2762,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2763,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2764,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2765,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2766,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2767,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2768,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2769,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2770,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2771,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2772,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2773,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2774,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2775,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2776,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2777,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2778,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2779,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2780,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2781,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2782,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2783,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2784,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2785,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2786,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2787,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2788,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2789,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2790,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2791,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2792,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2793,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2794,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2795,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2796,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2797,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2798,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2799,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2800,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2801,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2802,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2803,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2804,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2805,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2806,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2807,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2808,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2809,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2810,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2811,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2812,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2813,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2814,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2815,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2816,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2817,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2818,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2819,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2820,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2821,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2822,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2823,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2824,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2825,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2826,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2827,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2828,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2829,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2830,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2831,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2832,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2833,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2834,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2835,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2836,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2837,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2838,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2839,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2840,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2841,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2842,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2843,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2844,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2845,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2846,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2847,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2848,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2849,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2850,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2851,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2852,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2853,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2854,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2855,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2856,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2857,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2858,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2859,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2860,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2861,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2862,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2863,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2864,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2865,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2866,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2867,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2868,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2869,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2870,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2871,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2872,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2873,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2874,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2875,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2876,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2877,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2878,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2879,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2880,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2881,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2882,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2883,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2884,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2885,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2886,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2887,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2888,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2889,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2890,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2891,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2892,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2893,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2894,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2895,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2896,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2897,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2898,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2899,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2900,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2901,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2902,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2903,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2904,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2905,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2906,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2907,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2908,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2909,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2910,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2911,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2912,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2913,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2914,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2915,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2916,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2917,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2918,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2919,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2920,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2921,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2922,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2923,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2924,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2925,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2926,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2927,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2928,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2929,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2930,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2931,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2932,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2933,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2934,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2935,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2936,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2937,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2938,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2939,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2940,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2941,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2942,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2943,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2944,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2945,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2946,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2947,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2948,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2949,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2950,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2951,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2952,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2953,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2954,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2955,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2956,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2957,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2958,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2959,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2960,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2961,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2962,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2963,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2964,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2965,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2966,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2967,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2968,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2969,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2970,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2971,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2972,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2973,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2974,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2975,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2976,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2977,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2978,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2979,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2980,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2981,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2982,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2983,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2984,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2985,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2986,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2987,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2988,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2989,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2990,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2991,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2992,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2993,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2994,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2995,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2996,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2997,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2998,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2999,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3000,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3001,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3002,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3003,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3004,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3005,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3006,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3007,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3008,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3009,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3010,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3011,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3012,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3013,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3014,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3015,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3016,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3017,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3018,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3019,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3020,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3021,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3022,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3023,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3024,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3025,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3026,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3027,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3028,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3029,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3030,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3031,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3032,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3033,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3034,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3035,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3036,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3037,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3038,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3039,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3040,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3041,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3042,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3043,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3044,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3045,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3046,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3047,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3048,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3049,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3050,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3051,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3052,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3053,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3054,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3055,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3056,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3057,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3058,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3059,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3060,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3061,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3062,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3063,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3064,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3065,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3066,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3067,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3068,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3069,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3070,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3071,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3072,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3073,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3074,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3075,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3076,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3077,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3078,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3079,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3080,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3081,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3082,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3083,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3084,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3085,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3086,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3087,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3088,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3089,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3090,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3091,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3092,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3093,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3094,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3095,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3096,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3097,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3098,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3099,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3100,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3101,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3102,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3103,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3104,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3105,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3106,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3107,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3108,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3109,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3110,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3111,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3112,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3113,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3114,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3115,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3116,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3117,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3118,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3119,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3120,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3121,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3122,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3123,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3124,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3125,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3126,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3127,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3128,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3129,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3130,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3131,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3132,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3133,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3134,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3135,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3136,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3137,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3138,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3139,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3140,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3141,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3142,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3143,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3144,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3145,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3146,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3147,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3148,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3149,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3150,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3151,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3152,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3153,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3154,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3155,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3156,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3157,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3158,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3159,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3160,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3161,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3162,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3163,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3164,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3165,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3166,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3167,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3168,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3169,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3170,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3171,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3172,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3173,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3174,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3175,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3176,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3177,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3178,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3179,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3180,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3181,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3182,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3183,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3184,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3185,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3186,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3187,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3188,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3189,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3190,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3191,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3192,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3193,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3194,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3195,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3196,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3197,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3198,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3199,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3200,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3201,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3202,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3203,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3204,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3205,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3206,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3207,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3208,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3209,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3210,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3211,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3212,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3213,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3214,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3215,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3216,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3217,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3218,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3219,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3220,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3221,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3222,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3223,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3224,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3225,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3226,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3227,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3228,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3229,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3230,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3231,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3232,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3233,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3234,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3235,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3236,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3237,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3238,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3239,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3240,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3241,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3242,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3243,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3244,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3245,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3246,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3247,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3248,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3249,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3250,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3251,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3252,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3253,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3254,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3255,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3256,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3257,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3258,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3259,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3260,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3261,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3262,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3263,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3264,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3265,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3266,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3267,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3268,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3269,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3270,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3271,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3272,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3273,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3274,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3275,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3276,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3277,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3278,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3279,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3280,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3281,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3282,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3283,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3284,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3285,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3286,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3287,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3288,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3289,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3290,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3291,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3292,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3293,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3294,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3295,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3296,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3297,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3298,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3299,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3300,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3301,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3302,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3303,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3304,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3305,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3306,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3307,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3308,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3309,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3310,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3311,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3312,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3313,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3314,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3315,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3316,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3317,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3318,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3319,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3320,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3321,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3322,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3323,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3324,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3325,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3326,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3327,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3328,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3329,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3330,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3331,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3332,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3333,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3334,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3335,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3336,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3337,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3338,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3339,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3340,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3341,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3342,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3343,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3344,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3345,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3346,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3347,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3348,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3349,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3350,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3351,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3352,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3353,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3354,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3355,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3356,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3357,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3358,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3359,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3360,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3361,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3362,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3363,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3364,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3365,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3366,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3367,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3368,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3369,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3370,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3371,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3372,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3373,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3374,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3375,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3376,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3377,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3378,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3379,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3380,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3381,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3382,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3383,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3384,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3385,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3386,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3387,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3388,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3389,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3390,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3391,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3392,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3393,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3394,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3395,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3396,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3397,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3398,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3399,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3400,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3401,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3402,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3403,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3404,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3405,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3406,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3407,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3408,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3409,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3410,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3411,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3412,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3413,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3414,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3415,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3416,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3417,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3418,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3419,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3420,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3421,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3422,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3423,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3424,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3425,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3426,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3427,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3428,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3429,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3430,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3431,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3432,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3433,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3434,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3435,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3436,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3437,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3438,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3439,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3440,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3441,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3442,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3443,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3444,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3445,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3446,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3447,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3448,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3449,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3450,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3451,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3452,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3453,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3454,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3455,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3456,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3457,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3458,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3459,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3460,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3461,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3462,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3463,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3464,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3465,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3466,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3467,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3468,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3469,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3470,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3471,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3472,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3473,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3474,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3475,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3476,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3477,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3478,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3479,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3480,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3481,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3482,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3483,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3484,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3485,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3486,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3487,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3488,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3489,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3490,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3491,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3492,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3493,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3494,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3495,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3496,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3497,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3498,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3499,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3500,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3501,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3502,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3503,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3504,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3505,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3506,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3507,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3508,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3509,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3510,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3511,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3512,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3513,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3514,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3515,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3516,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3517,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3518,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3519,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3520,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3521,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3522,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3523,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3524,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3525,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3526,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3527,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3528,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3529,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3530,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3531,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3532,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3533,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3534,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3535,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3536,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3537,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3538,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3539,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3540,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3541,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3542,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3543,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3544,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3545,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3546,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3547,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3548,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3549,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3550,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3551,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3552,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3553,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3554,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3555,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3556,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3557,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3558,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3559,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3560,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3561,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3562,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3563,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3564,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3565,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3566,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3567,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3568,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3569,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3570,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3571,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3572,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3573,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3574,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3575,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3576,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3577,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3578,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3579,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3580,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3581,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3582,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3583,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3584,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3585,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3586,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3587,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3588,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3589,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3590,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3591,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3592,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3593,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3594,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3595,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3596,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3597,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3598,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3599,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3600,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3601,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3602,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3603,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3604,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3605,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3606,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3607,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3608,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3609,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3610,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3611,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3612,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3613,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3614,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3615,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3616,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3617,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3618,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3619,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3620,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3621,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3622,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3623,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3624,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3625,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3626,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3627,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3628,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3629,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3630,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3631,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3632,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3633,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3634,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3635,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3636,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3637,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3638,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3639,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3640,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3641,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3642,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3643,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3644,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3645,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3646,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3647,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3648,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3649,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3650,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3651,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3652,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3653,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3654,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3655,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3656,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3657,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3658,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3659,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3660,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3661,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3662,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3663,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3664,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3665,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3666,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3667,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3668,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3669,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3670,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3671,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3672,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3673,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3674,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3675,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3676,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3677,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3678,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3679,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3680,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3681,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3682,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3683,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3684,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3685,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3686,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3687,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3688,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3689,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3690,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3691,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3692,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3693,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3694,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3695,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3696,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3697,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3698,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3699,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3700,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3701,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3702,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3703,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3704,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3705,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3706,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3707,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3708,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3709,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3710,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3711,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3712,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3713,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3714,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3715,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3716,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3717,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3718,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3719,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3720,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3721,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3722,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3723,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3724,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3725,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3726,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3727,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3728,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3729,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3730,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3731,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3732,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3733,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3734,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3735,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3736,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3737,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3738,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3739,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3740,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3741,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3742,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3743,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3744,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3745,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3746,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3747,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3748,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3749,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3750,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3751,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3752,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3753,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3754,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3755,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3756,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3757,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3758,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3759,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3760,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3761,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3762,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3763,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3764,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3765,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3766,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3767,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3768,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3769,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3770,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3771,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3772,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3773,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3774,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3775,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3776,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3777,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3778,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3779,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3780,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3781,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3782,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3783,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3784,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3785,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3786,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3787,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3788,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3789,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3790,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3791,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3792,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3793,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3794,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3795,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3796,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3797,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3798,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3799,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3800,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3801,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3802,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3803,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3804,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3805,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3806,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3807,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3808,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3809,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3810,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3811,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3812,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3813,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3814,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3815,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3816,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3817,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3818,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3819,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3820,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3821,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3822,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3823,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3824,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3825,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3826,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3827,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3828,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3829,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3830,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3831,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3832,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3833,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3834,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3835,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3836,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3837,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3838,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3839,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3840,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3841,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3842,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3843,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3844,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3845,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3846,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3847,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3848,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3849,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3850,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3851,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3852,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3853,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3854,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3855,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3856,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3857,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3858,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3859,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3860,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3861,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3862,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3863,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3864,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3865,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3866,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3867,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3868,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3869,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3870,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3871,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3872,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3873,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3874,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3875,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3876,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3877,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3878,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3879,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3880,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3881,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3882,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3883,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3884,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3885,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3886,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3887,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3888,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3889,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3890,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3891,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3892,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3893,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3894,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3895,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3896,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3897,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3898,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3899,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3900,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3901,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3902,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3903,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3904,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3905,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3906,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3907,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3908,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3909,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3910,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3911,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3912,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3913,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3914,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3915,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3916,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3917,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3918,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3919,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3920,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3921,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3922,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3923,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3924,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3925,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3926,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3927,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3928,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3929,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3930,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3931,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3932,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3933,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3934,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3935,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3936,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3937,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3938,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3939,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3940,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3941,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3942,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3943,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3944,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3945,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3946,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3947,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3948,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3949,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3950,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3951,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3952,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3953,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3954,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3955,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3956,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3957,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3958,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3959,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3960,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3961,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3962,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3963,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3964,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3965,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3966,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3967,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3968,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3969,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3970,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3971,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3972,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3973,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3974,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3975,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3976,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3977,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3978,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3979,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3980,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3981,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3982,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3983,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3984,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3985,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3986,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3987,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3988,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3989,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3990,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3991,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3992,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3993,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3994,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3995,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3996,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3997,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3998,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3999,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4000,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4001,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4002,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4003,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4004,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4005,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4006,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4007,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4008,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4009,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4010,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4011,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4012,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4013,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4014,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4015,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4016,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4017,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4018,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4019,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4020,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4021,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4022,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4023,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4024,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4025,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4026,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4027,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4028,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4029,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4030,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4031,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4032,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4033,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4034,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4035,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4036,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4037,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4038,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4039,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4040,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4041,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4042,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4043,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4044,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4045,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4046,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4047,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4048,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4049,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4050,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4051,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4052,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4053,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4054,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4055,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4056,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4057,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4058,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4059,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4060,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4061,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4062,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4063,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4064,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4065,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4066,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4067,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4068,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4069,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4070,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4071,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4072,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4073,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4074,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4075,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4076,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4077,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4078,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4079,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4080,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4081,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4082,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4083,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4084,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4085,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4086,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4087,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4088,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4089,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4090,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4091,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4092,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4093,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4094,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4095,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4096,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4097,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4098,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4099,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4100,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4101,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4102,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4103,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4104,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4105,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4106,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4107,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4108,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4109,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4110,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4111,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4112,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4113,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4114,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4115,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4116,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4117,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4118,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4119,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4120,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4121,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4122,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4123,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4124,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4125,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4126,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4127,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4128,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4129,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4130,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4131,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4132,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4133,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4134,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4135,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4136,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4137,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4138,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4139,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4140,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4141,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4142,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4143,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4144,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4145,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4146,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4147,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4148,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4149,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4150,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4151,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4152,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4153,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4154,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4155,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4156,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4157,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4158,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4159,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4160,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4161,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4162,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4163,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4164,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4165,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4166,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4167,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4168,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4169,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4170,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4171,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4172,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4173,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4174,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4175,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4176,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4177,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4178,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4179,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4180,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4181,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4182,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4183,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4184,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4185,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4186,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4187,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4188,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4189,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4190,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4191,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4192,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4193,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4194,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4195,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4196,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4197,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4198,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4199,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4200,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4201,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4202,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4203,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4204,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4205,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4206,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4207,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4208,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4209,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4210,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4211,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4212,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4213,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4214,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4215,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4216,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4217,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4218,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4219,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4220,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4221,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4222,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4223,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4224,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4225,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4226,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4227,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4228,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4229,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4230,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4231,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4232,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4233,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4234,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4235,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4236,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4237,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4238,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4239,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4240,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4241,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4242,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4243,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4244,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4245,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4246,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4247,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4248,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4249,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4250,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4251,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4252,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4253,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4254,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4255,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4256,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4257,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4258,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4259,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4260,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4261,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4262,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4263,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4264,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4265,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4266,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4267,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4268,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4269,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4270,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4271,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4272,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4273,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4274,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4275,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4276,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4277,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4278,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4279,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4280,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4281,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4282,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4283,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4284,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4285,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4286,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4287,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4288,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4289,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4290,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4291,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4292,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4293,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4294,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4295,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4296,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4297,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4298,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4299,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4300,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4301,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4302,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4303,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4304,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4305,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4306,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4307,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4308,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4309,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4310,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4311,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4312,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4313,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4314,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4315,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4316,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4317,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4318,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4319,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4320,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4321,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4322,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4323,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4324,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4325,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4326,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4327,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4328,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4329,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4330,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4331,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4332,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4333,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4334,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4335,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4336,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4337,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4338,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4339,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4340,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4341,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4342,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4343,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4344,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4345,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4346,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4347,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4348,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4349,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4350,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4351,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4352,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4353,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4354,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4355,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4356,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4357,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4358,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4359,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4360,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4361,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4362,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4363,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4364,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4365,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4366,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4367,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4368,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4369,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4370,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4371,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4372,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4373,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4374,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4375,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4376,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4377,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4378,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4379,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4380,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4381,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4382,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4383,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4384,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4385,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4386,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4387,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4388,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4389,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4390,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4391,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4392,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4393,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4394,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4395,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4396,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4397,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4398,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4399,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4400,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4401,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4402,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4403,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4404,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4405,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4406,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4407,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4408,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4409,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4410,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4411,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4412,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4413,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4414,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4415,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4416,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4417,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4418,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4419,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4420,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4421,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4422,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4423,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4424,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4425,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4426,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4427,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4428,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4429,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4430,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4431,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4432,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4433,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4434,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4435,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4436,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4437,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4438,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4439,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4440,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4441,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4442,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4443,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4444,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4445,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4446,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4447,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4448,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4449,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4450,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4451,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4452,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4453,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4454,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4455,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4456,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4457,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4458,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4459,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4460,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4461,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4462,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4463,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4464,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4465,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4466,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4467,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4468,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4469,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4470,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4471,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4472,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4473,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4474,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4475,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4476,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4477,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4478,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4479,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4480,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4481,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4482,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4483,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4484,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4485,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4486,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4487,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4488,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4489,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4490,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4491,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4492,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4493,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4494,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4495,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4496,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4497,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4498,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4499,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4500,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4501,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4502,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4503,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4504,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4505,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4506,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4507,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4508,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4509,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4510,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4511,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4512,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4513,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4514,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4515,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4516,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4517,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4518,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4519,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4520,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4521,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4522,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4523,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4524,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4525,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4526,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4527,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4528,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4529,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4530,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4531,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4532,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4533,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4534,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4535,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4536,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4537,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4538,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4539,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4540,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4541,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4542,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4543,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4544,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4545,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4546,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4547,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4548,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4549,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4550,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4551,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4552,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4553,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4554,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4555,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4556,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4557,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4558,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4559,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4560,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4561,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4562,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4563,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4564,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4565,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4566,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4567,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4568,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4569,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4570,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4571,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4572,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4573,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4574,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4575,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4576,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4577,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4578,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4579,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4580,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4581,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4582,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4583,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4584,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4585,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4586,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4587,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4588,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4589,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4590,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4591,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4592,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4593,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4594,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4595,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4596,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4597,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4598,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4599,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4600,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4601,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4602,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4603,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4604,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4605,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4606,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4607,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4608,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4609,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4610,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4611,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4612,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4613,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4614,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4615,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4616,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4617,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4618,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4619,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4620,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4621,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4622,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4623,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4624,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4625,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4626,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4627,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4628,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4629,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4630,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4631,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4632,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4633,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4634,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4635,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4636,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4637,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4638,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4639,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4640,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4641,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4642,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4643,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4644,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4645,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4646,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4647,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4648,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4649,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4650,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4651,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4652,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4653,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4654,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4655,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4656,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4657,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4658,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4659,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4660,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4661,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4662,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4663,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4664,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4665,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4666,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4667,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4668,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4669,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4670,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4671,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4672,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4673,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4674,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4675,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4676,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4677,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4678,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4679,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4680,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4681,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4682,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4683,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4684,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4685,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4686,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4687,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4688,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4689,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4690,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4691,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4692,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4693,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4694,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4695,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4696,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4697,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4698,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4699,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4700,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4701,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4702,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4703,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4704,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4705,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4706,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4707,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4708,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4709,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4710,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4711,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4712,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4713,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4714,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4715,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4716,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4717,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4718,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4719,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4720,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4721,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4722,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4723,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4724,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4725,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4726,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4727,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4728,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4729,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4730,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4731,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4732,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4733,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4734,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4735,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4736,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4737,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4738,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4739,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4740,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4741,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4742,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4743,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4744,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4745,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4746,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4747,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4748,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4749,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4750,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4751,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4752,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4753,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4754,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4755,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4756,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4757,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4758,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4759,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4760,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4761,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4762,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4763,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4764,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4765,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4766,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4767,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4768,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4769,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4770,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4771,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4772,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4773,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4774,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4775,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4776,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4777,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4778,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4779,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4780,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4781,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4782,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4783,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4784,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4785,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4786,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4787,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4788,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4789,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4790,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4791,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4792,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4793,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4794,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4795,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4796,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4797,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4798,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4799,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4800,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4801,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4802,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4803,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4804,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4805,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4806,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4807,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4808,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4809,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4810,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4811,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4812,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4813,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4814,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4815,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4816,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4817,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4818,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4819,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4820,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4821,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4822,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4823,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4824,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4825,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4826,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4827,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4828,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4829,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4830,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4831,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4832,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4833,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4834,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4835,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4836,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4837,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4838,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4839,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4840,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4841,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4842,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4843,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4844,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4845,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4846,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4847,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4848,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4849,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4850,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4851,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4852,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4853,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4854,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4855,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4856,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4857,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4858,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4859,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4860,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4861,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4862,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4863,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4864,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4865,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4866,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4867,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4868,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4869,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4870,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4871,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4872,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4873,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4874,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4875,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4876,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4877,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4878,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4879,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4880,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4881,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4882,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4883,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4884,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4885,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4886,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4887,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4888,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4889,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4890,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4891,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4892,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4893,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4894,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4895,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4896,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4897,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4898,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4899,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4900,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4901,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4902,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4903,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4904,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4905,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4906,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4907,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4908,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4909,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4910,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4911,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4912,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4913,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4914,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4915,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4916,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4917,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4918,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4919,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4920,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4921,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4922,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4923,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4924,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4925,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4926,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4927,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4928,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4929,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4930,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4931,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4932,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4933,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4934,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4935,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4936,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4937,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4938,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4939,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4940,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4941,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4942,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4943,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4944,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4945,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4946,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4947,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4948,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4949,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4950,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4951,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4952,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4953,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4954,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4955,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4956,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4957,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4958,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4959,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4960,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4961,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4962,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4963,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4964,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4965,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4966,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4967,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4968,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4969,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4970,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4971,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4972,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4973,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4974,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4975,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4976,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4977,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4978,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4979,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4980,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4981,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4982,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4983,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4984,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4985,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4986,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4987,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4988,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4989,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4990,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4991,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4992,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4993,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4994,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4995,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4996,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4997,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4998,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4999,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5000,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5001,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5002,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5003,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5004,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5005,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5006,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5007,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5008,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5009,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5010,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5011,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5012,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5013,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5014,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5015,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5016,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5017,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5018,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5019,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5020,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5021,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5022,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5023,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5024,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5025,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5026,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5027,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5028,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5029,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5030,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5031,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5032,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5033,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5034,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5035,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5036,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5037,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5038,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5039,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5040,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5041,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5042,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5043,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5044,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5045,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5046,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5047,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5048,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5049,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5050,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5051,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5052,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5053,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5054,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5055,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5056,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5057,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5058,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5059,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5060,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5061,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5062,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5063,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5064,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5065,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5066,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5067,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5068,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5069,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5070,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5071,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5072,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5073,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5074,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5075,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5076,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5077,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5078,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5079,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5080,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5081,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5082,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5083,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5084,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5085,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5086,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5087,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5088,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5089,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5090,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5091,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5092,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5093,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5094,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5095,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5096,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5097,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5098,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5099,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5100,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5101,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5102,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5103,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5104,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5105,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5106,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5107,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5108,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5109,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5110,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5111,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5112,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5113,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5114,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5115,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5116,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5117,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5118,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5119,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5120,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5121,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5122,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5123,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5124,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5125,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5126,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5127,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5128,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5129,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5130,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5131,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5132,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5133,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5134,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5135,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5136,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5137,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5138,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5139,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5140,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5141,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5142,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5143,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5144,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5145,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5146,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5147,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5148,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5149,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5150,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5151,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5152,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5153,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5154,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5155,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5156,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5157,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5158,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5159,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5160,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5161,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5162,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5163,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5164,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5165,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5166,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5167,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5168,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5169,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5170,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5171,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5172,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5173,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5174,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5175,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5176,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5177,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5178,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5179,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5180,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5181,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5182,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5183,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5184,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5185,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5186,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5187,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5188,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5189,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5190,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5191,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5192,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5193,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5194,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5195,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5196,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5197,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5198,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5199,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5200,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5201,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5202,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5203,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5204,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5205,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5206,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5207,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5208,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5209,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5210,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5211,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5212,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5213,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5214,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5215,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5216,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5217,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5218,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5219,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5220,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5221,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5222,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5223,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5224,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5225,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5226,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5227,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5228,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5229,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5230,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5231,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5232,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5233,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5234,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5235,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5236,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5237,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5238,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5239,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5240,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5241,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5242,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5243,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5244,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5245,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5246,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5247,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5248,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5249,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5250,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5251,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5252,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5253,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5254,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5255,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5256,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5257,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5258,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5259,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5260,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5261,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5262,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5263,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5264,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5265,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5266,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5267,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5268,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5269,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5270,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5271,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5272,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5273,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5274,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5275,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5276,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5277,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5278,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5279,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5280,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5281,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5282,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5283,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5284,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5285,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5286,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5287,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5288,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5289,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5290,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5291,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5292,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5293,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5294,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5295,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5296,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5297,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5298,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5299,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5300,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5301,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5302,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5303,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5304,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5305,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5306,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5307,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5308,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5309,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5310,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5311,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5312,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5313,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5314,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5315,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5316,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5317,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5318,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5319,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5320,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5321,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5322,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5323,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5324,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5325,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5326,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5327,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5328,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5329,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5330,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5331,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5332,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5333,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5334,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5335,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5336,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5337,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5338,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5339,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5340,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5341,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5342,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5343,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5344,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5345,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5346,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5347,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5348,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5349,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5350,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5351,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5352,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5353,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5354,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5355,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5356,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5357,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5358,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5359,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5360,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5361,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5362,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5363,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5364,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5365,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5366,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5367,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5368,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5369,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5370,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5371,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5372,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5373,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5374,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5375,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5376,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5377,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5378,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5379,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5380,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5381,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5382,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5383,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5384,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5385,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5386,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5387,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5388,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5389,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5390,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5391,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5392,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5393,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5394,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5395,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5396,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5397,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5398,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5399,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5400,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5401,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5402,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5403,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5404,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5405,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5406,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5407,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5408,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5409,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5410,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5411,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5412,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5413,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5414,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5415,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5416,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5417,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5418,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5419,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5420,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5421,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5422,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5423,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5424,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5425,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5426,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5427,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5428,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5429,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5430,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5431,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5432,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5433,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5434,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5435,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5436,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5437,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5438,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5439,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5440,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5441,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5442,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5443,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5444,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5445,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5446,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5447,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5448,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5449,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5450,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5451,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5452,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5453,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5454,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5455,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5456,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5457,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5458,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5459,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5460,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5461,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5462,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5463,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5464,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5465,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5466,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5467,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5468,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5469,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5470,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5471,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5472,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5473,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5474,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5475,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5476,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5477,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5478,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5479,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5480,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5481,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5482,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5483,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5484,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5485,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5486,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5487,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5488,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5489,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5490,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5491,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5492,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5493,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5494,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5495,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5496,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5497,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5498,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5499,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5500,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5501,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5502,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5503,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5504,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5505,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5506,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5507,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5508,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5509,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5510,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5511,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5512,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5513,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5514,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5515,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5516,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5517,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5518,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5519,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5520,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5521,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5522,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5523,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5524,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5525,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5526,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5527,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5528,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5529,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5530,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5531,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5532,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5533,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5534,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5535,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5536,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5537,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5538,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5539,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5540,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5541,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5542,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5543,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5544,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5545,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5546,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5547,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5548,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5549,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5550,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5551,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5552,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5553,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5554,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5555,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5556,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5557,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5558,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5559,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5560,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5561,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5562,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5563,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5564,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5565,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5566,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5567,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5568,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5569,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5570,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5571,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5572,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5573,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5574,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5575,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5576,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5577,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5578,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5579,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5580,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5581,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5582,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5583,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5584,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5585,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5586,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5587,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5588,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5589,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5590,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5591,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5592,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5593,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5594,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5595,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5596,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5597,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5598,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5599,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5600,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5601,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5602,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5603,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5604,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5605,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5606,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5607,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5608,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5609,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5610,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5611,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5612,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5613,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5614,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5615,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5616,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5617,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5618,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5619,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5620,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5621,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5622,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5623,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5624,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5625,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5626,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5627,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5628,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5629,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5630,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5631,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5632,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5633,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5634,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5635,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5636,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5637,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5638,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5639,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5640,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5641,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5642,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5643,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5644,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5645,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5646,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5647,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5648,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5649,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5650,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5651,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5652,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5653,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5654,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5655,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5656,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5657,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5658,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5659,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5660,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5661,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5662,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5663,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5664,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5665,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5666,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5667,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5668,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5669,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5670,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5671,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5672,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5673,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5674,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5675,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5676,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5677,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5678,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5679,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5680,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5681,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5682,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5683,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5684,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5685,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5686,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5687,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5688,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5689,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5690,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5691,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5692,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5693,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5694,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5695,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5696,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5697,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5698,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5699,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5700,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5701,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5702,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5703,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5704,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5705,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5706,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5707,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5708,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5709,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5710,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5711,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5712,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5713,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5714,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5715,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5716,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5717,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5718,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5719,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5720,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5721,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5722,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5723,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5724,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5725,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5726,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5727,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5728,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5729,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5730,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5731,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5732,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5733,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5734,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5735,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5736,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5737,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5738,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5739,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5740,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5741,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5742,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5743,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5744,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5745,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5746,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5747,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5748,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5749,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5750,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5751,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5752,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5753,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5754,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5755,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5756,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5757,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5758,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5759,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5760,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5761,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5762,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5763,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5764,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5765,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5766,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5767,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5768,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5769,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5770,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5771,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5772,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5773,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5774,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5775,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5776,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5777,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5778,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5779,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5780,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5781,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5782,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5783,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5784,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5785,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5786,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5787,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5788,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5789,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5790,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5791,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5792,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5793,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5794,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5795,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5796,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5797,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5798,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5799,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5800,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5801,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5802,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5803,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5804,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5805,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5806,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5807,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5808,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5809,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5810,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5811,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5812,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5813,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5814,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5815,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5816,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5817,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5818,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5819,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5820,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5821,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5822,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5823,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5824,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5825,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5826,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5827,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5828,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5829,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5830,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5831,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5832,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5833,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5834,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5835,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5836,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5837,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5838,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5839,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5840,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5841,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5842,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5843,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5844,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5845,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5846,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5847,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5848,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5849,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5850,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5851,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5852,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5853,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5854,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5855,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5856,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5857,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5858,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5859,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5860,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5861,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5862,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5863,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5864,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5865,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5866,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5867,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5868,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5869,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5870,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5871,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5872,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5873,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5874,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5875,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5876,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5877,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5878,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5879,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5880,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5881,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5882,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5883,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5884,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5885,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5886,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5887,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5888,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5889,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5890,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5891,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5892,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5893,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5894,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5895,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5896,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5897,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5898,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5899,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5900,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5901,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5902,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5903,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5904,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5905,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5906,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5907,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5908,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5909,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5910,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5911,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5912,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5913,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5914,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5915,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5916,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5917,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5918,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5919,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5920,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5921,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5922,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5923,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5924,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5925,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5926,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5927,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5928,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5929,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5930,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5931,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5932,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5933,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5934,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5935,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5936,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5937,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5938,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5939,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5940,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5941,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5942,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5943,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5944,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5945,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5946,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5947,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5948,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5949,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5950,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5951,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5952,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5953,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5954,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5955,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5956,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5957,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5958,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5959,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5960,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5961,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5962,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5963,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5964,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5965,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5966,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5967,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5968,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5969,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5970,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5971,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5972,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5973,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5974,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5975,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5976,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5977,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5978,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5979,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5980,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5981,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5982,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5983,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5984,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5985,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5986,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5987,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5988,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5989,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5990,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5991,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5992,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5993,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5994,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5995,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5996,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5997,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5998,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5999,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6000,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6001,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6002,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6003,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6004,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6005,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6006,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6007,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6008,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6009,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6010,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6011,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6012,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6013,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6014,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6015,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6016,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6017,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6018,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6019,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6020,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6021,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6022,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6023,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6024,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6025,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6026,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6027,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6028,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6029,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6030,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6031,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6032,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6033,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6034,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6035,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6036,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6037,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6038,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6039,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6040,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6041,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6042,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6043,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6044,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6045,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6046,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6047,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6048,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6049,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6050,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6051,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6052,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6053,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6054,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6055,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6056,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6057,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6058,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6059,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6060,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6061,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6062,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6063,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6064,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6065,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6066,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6067,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6068,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6069,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6070,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6071,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6072,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6073,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6074,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6075,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6076,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6077,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6078,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6079,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6080,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6081,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6082,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6083,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6084,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6085,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6086,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6087,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6088,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6089,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6090,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6091,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6092,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6093,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6094,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6095,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6096,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6097,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6098,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6099,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6100,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6101,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6102,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6103,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6104,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6105,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6106,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6107,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6108,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6109,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6110,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6111,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6112,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6113,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6114,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6115,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6116,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6117,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6118,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6119,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6120,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6121,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6122,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6123,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6124,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6125,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6126,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6127,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6128,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6129,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6130,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6131,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6132,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6133,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6134,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6135,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6136,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6137,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6138,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6139,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6140,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6141,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6142,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6143,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6144,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6145,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6146,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6147,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6148,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6149,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6150,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6151,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6152,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6153,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6154,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6155,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6156,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6157,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6158,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6159,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6160,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6161,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6162,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6163,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6164,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6165,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6166,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6167,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6168,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6169,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6170,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6171,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6172,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6173,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6174,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6175,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6176,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6177,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6178,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6179,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6180,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6181,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6182,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6183,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6184,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6185,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6186,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6187,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6188,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6189,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6190,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6191,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6192,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6193,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6194,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6195,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6196,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6197,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6198,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6199,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6200,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6201,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6202,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6203,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6204,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6205,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6206,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6207,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6208,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6209,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6210,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6211,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6212,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6213,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6214,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6215,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6216,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6217,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6218,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6219,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6220,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6221,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6222,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6223,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6224,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6225,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6226,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6227,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6228,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6229,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6230,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6231,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6232,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6233,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6234,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6235,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6236,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6237,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6238,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6239,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6240,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6241,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6242,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6243,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6244,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6245,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6246,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6247,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6248,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6249,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6250,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6251,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6252,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6253,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6254,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6255,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6256,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6257,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6258,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6259,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6260,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6261,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6262,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6263,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6264,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6265,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6266,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6267,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6268,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6269,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6270,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6271,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6272,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6273,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6274,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6275,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6276,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6277,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6278,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6279,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6280,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6281,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6282,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6283,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6284,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6285,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6286,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6287,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6288,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6289,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6290,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6291,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6292,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6293,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6294,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6295,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6296,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6297,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6298,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6299,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6300,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6301,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6302,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6303,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6304,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6305,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6306,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6307,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6308,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6309,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6310,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6311,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6312,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6313,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6314,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6315,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6316,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6317,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6318,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6319,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6320,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6321,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6322,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6323,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6324,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6325,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6326,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6327,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6328,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6329,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6330,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6331,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6332,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6333,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6334,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6335,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6336,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6337,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6338,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6339,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6340,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6341,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6342,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6343,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6344,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6345,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6346,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6347,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6348,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6349,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6350,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6351,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6352,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6353,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6354,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6355,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6356,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6357,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6358,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6359,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6360,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6361,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6362,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6363,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6364,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6365,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6366,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6367,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6368,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6369,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6370,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6371,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6372,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6373,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6374,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6375,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6376,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6377,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6378,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6379,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6380,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6381,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6382,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6383,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6384,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6385,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6386,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6387,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6388,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6389,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6390,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6391,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6392,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6393,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6394,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6395,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6396,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6397,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6398,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6399,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6400,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6401,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6402,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6403,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6404,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6405,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6406,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6407,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6408,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6409,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6410,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6411,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6412,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6413,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6414,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6415,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6416,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6417,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6418,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6419,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6420,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6421,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6422,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6423,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6424,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6425,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6426,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6427,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6428,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6429,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6430,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6431,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6432,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6433,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6434,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6435,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6436,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6437,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6438,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6439,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6440,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6441,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6442,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6443,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6444,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6445,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6446,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6447,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6448,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6449,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6450,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6451,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6452,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6453,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6454,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6455,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6456,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6457,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6458,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6459,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6460,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6461,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6462,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6463,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6464,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6465,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6466,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6467,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6468,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6469,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6470,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6471,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6472,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6473,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6474,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6475,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6476,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6477,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6478,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6479,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6480,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6481,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6482,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6483,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6484,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6485,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6486,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6487,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6488,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6489,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6490,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6491,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6492,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6493,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6494,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6495,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6496,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6497,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6498,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6499,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6500,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6501,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6502,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6503,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6504,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6505,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6506,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6507,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6508,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6509,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6510,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6511,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6512,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6513,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6514,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6515,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6516,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6517,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6518,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6519,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6520,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6521,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6522,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6523,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6524,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6525,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6526,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6527,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6528,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6529,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6530,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6531,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6532,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6533,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6534,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6535,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6536,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6537,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6538,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6539,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6540,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6541,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6542,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6543,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6544,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6545,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6546,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6547,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6548,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6549,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6550,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6551,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6552,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6553,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6554,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6555,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6556,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6557,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6558,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6559,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6560,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6561,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6562,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6563,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6564,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6565,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6566,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6567,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6568,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6569,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6570,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6571,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6572,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6573,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6574,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6575,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6576,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6577,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6578,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6579,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6580,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6581,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6582,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6583,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6584,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6585,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6586,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6587,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6588,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6589,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6590,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6591,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6592,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6593,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6594,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6595,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6596,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6597,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6598,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6599,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6600,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6601,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6602,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6603,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6604,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6605,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6606,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6607,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6608,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6609,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6610,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6611,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6612,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6613,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6614,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6615,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6616,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6617,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6618,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6619,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6620,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6621,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6622,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6623,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6624,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6625,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6626,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6627,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6628,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6629,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6630,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6631,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6632,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6633,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6634,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6635,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6636,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6637,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6638,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6639,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6640,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6641,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6642,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6643,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6644,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6645,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6646,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6647,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6648,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6649,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6650,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6651,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6652,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6653,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6654,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6655,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6656,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6657,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6658,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6659,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6660,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6661,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6662,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6663,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6664,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6665,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6666,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6667,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6668,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6669,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6670,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6671,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6672,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6673,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6674,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6675,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6676,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6677,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6678,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6679,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6680,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6681,
    DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6682,
    DDRPHY_SET_MESSAGE_BLOCKC_ENUM_0,
    DDRPHY_SET_MESSAGE_BLOCKC_ENUM_1,
    DDRPHY_SET_MESSAGE_BLOCKC_ENUM_2,
    DDRPHY_SET_MESSAGE_BLOCKC_ENUM_3,
    DDRPHY_SET_MESSAGE_BLOCKC_ENUM_4,
    DDRPHY_SET_MESSAGE_BLOCKC_ENUM_5,
    DDRPHY_SET_MESSAGE_BLOCKC_ENUM_6,
    DDRPHY_SET_MESSAGE_BLOCKC_ENUM_7,
    DDRPHY_SET_MESSAGE_BLOCKC_ENUM_8,
    DDRPHY_SET_MESSAGE_BLOCKC_ENUM_9,
    DDRPHY_SET_MESSAGE_BLOCKC_ENUM_10,
    DDRPHY_SET_MESSAGE_BLOCKC_ENUM_11,
    DDRPHY_SET_MESSAGE_BLOCKC_ENUM_12,
    DDRPHY_SET_MESSAGE_BLOCKC_ENUM_13,
    DDRPHY_SKIPTRAINC_ENUM_0,
    DDRPHY_SKIPTRAINC_ENUM_1,
    DDRPHY_SKIPTRAINC_ENUM_2,
    DDRPHY_SKIPTRAINC_ENUM_3,
    DDRPHY_SKIPTRAINC_ENUM_4,
    DDRPHY_SKIPTRAINC_ENUM_5,
    DDRPHY_SKIPTRAINC_ENUM_6,
    DDRPHY_SKIPTRAINC_ENUM_7,
    DDRPHY_SKIPTRAINC_ENUM_8,
    DDRPHY_SKIPTRAINC_ENUM_9,
    DDRPHY_SKIPTRAINC_ENUM_10,
    DDRPHY_SKIPTRAINC_ENUM_11,
    DDRPHY_SKIPTRAINC_ENUM_12,
    DDRPHY_SKIPTRAINC_ENUM_13,
    DDRPHY_SKIPTRAINC_ENUM_14,
    DDRPHY_SKIPTRAINC_ENUM_15,
    DDRPHY_SKIPTRAINC_ENUM_16,
    DDRPHY_SKIPTRAINC_ENUM_17,
    DDRPHY_SKIPTRAINC_ENUM_18,
    DDRPHY_SKIPTRAINC_ENUM_19,
    DDRPHY_SKIPTRAINC_ENUM_20,
    DDRPHY_SKIPTRAINC_ENUM_21,
    DDRPHY_SKIPTRAINC_ENUM_22,
    DDRPHY_SKIPTRAINC_ENUM_23,
    DDRPHY_SKIPTRAINC_ENUM_24,
    DDRPHY_SKIPTRAINC_ENUM_25,
    DDRPHY_SKIPTRAINC_ENUM_26,
    DDRPHY_SKIPTRAINC_ENUM_27,
    DDRPHY_SKIPTRAINC_ENUM_28,
    DDRPHY_SKIPTRAINC_ENUM_29,
    DDRPHY_SKIPTRAINC_ENUM_30,
    DDRPHY_SKIPTRAINC_ENUM_31,
    DDRPHY_SKIPTRAINC_ENUM_32,
    DDRPHY_SKIPTRAINC_ENUM_33,
    DDRPHY_SKIPTRAINC_ENUM_34,
    DDRPHY_SKIPTRAINC_ENUM_35,
    DDRPHY_SKIPTRAINC_ENUM_36,
    DDRPHY_SKIPTRAINC_ENUM_37,
    DDRPHY_SKIPTRAINC_ENUM_38,
    DDRPHY_SKIPTRAINC_ENUM_39,
    DDRPHY_SKIPTRAINC_ENUM_40,
    DDRPHY_SKIPTRAINC_ENUM_41,
    DDRPHY_SKIPTRAINC_ENUM_42,
    DDRPHY_SKIPTRAINC_ENUM_43,
    DDRPHY_SKIPTRAINC_ENUM_44,
    DDRPHY_SKIPTRAINC_ENUM_45,
    DDRPHY_SKIPTRAINC_ENUM_46,
    DDRPHY_SKIPTRAINC_ENUM_47,
    DDRPHY_SKIPTRAINC_ENUM_48,
    DDRPHY_SKIPTRAINC_ENUM_49,
    DDRPHY_SKIPTRAINC_ENUM_50,
    DDRPHY_SKIPTRAINC_ENUM_51,
    DDRPHY_SKIPTRAINC_ENUM_52,
    DDRPHY_SKIPTRAINC_ENUM_53,
    DDRPHY_SKIPTRAINC_ENUM_54,
    DDRPHY_SKIPTRAINC_ENUM_55,
    DDRPHY_SKIPTRAINC_ENUM_56,
    DDRPHY_SKIPTRAINC_ENUM_57,
    DDRPHY_SKIPTRAINC_ENUM_58,
    DDRPHY_SKIPTRAINC_ENUM_59,
    DDRPHY_SKIPTRAINC_ENUM_60,
    DDRPHY_SKIPTRAINC_ENUM_61,
    DDRPHY_SKIPTRAINC_ENUM_62,
    DDRPHY_SKIPTRAINC_ENUM_63,
    DDRPHY_SKIPTRAINC_ENUM_64,
    DDRPHY_SKIPTRAINC_ENUM_65,
    DDRPHY_SKIPTRAINC_ENUM_66,
    DDRPHY_SKIPTRAINC_ENUM_67,
    DDRPHY_SKIPTRAINC_ENUM_68,
    DDRPHY_SKIPTRAINC_ENUM_69,
    DDRPHY_SKIPTRAINC_ENUM_70,
    DDRPHY_SKIPTRAINC_ENUM_71,
    DDRPHY_SKIPTRAINC_ENUM_72,
    DDRPHY_SKIPTRAINC_ENUM_73,
    DDRPHY_SKIPTRAINC_ENUM_74,
    DDRPHY_SKIPTRAINC_ENUM_75,
    DDRPHY_SKIPTRAINC_ENUM_76,
    DDRPHY_SKIPTRAINC_ENUM_77,
    DDRPHY_SKIPTRAINC_ENUM_78,
    DDRPHY_SKIPTRAINC_ENUM_79,
    DDRPHY_SKIPTRAINC_ENUM_80,
    DDRPHY_SKIPTRAINC_ENUM_81,
    DDRPHY_SKIPTRAINC_ENUM_82,
    DDRPHY_SKIPTRAINC_ENUM_83,
    DDRPHY_SKIPTRAINC_ENUM_84,
    DDRPHY_SKIPTRAINC_ENUM_85,
    DDRPHY_SKIPTRAINC_ENUM_86,
    DDRPHY_SKIPTRAINC_ENUM_87,
    DDRPHY_SKIPTRAINC_ENUM_88,
    DDRPHY_SKIPTRAINC_ENUM_89,
    DDRPHY_SKIPTRAINC_ENUM_90,
    DDRPHY_SKIPTRAINC_ENUM_91,
    DDRPHY_SKIPTRAINC_ENUM_92,
    DDRPHY_SKIPTRAINC_ENUM_93,
    DDRPHY_SKIPTRAINC_ENUM_94,
    DDRPHY_SKIPTRAINC_ENUM_95,
    DDRPHY_SKIPTRAINC_ENUM_96,
    DDRPHY_SKIPTRAINC_ENUM_97,
    DDRPHY_SKIPTRAINC_ENUM_98,
    DDRPHY_SKIPTRAINC_ENUM_99,
    DDRPHY_SKIPTRAINC_ENUM_100,
    DDRPHY_SKIPTRAINC_ENUM_101,
    DDRPHY_SKIPTRAINC_ENUM_102,
    DDRPHY_TOOLBOXC_ENUM_0,
    DDRPHY_TOOLBOXC_ENUM_1,
    DDRPHY_TOOLBOXC_ENUM_2,
    DDRPHY_TOOLBOXC_ENUM_3,
    DDRPHY_TOOLBOXC_ENUM_4,
    DDRPHY_TOOLBOXC_ENUM_5,
    DDRPHY_TOOLBOXC_ENUM_6,
    DDRPHY_TOOLBOXC_ENUM_7,
    DDRPHY_TOOLBOXC_ENUM_8,
    DDRPHY_TOOLBOXC_ENUM_9,
    DDRPHY_TOOLBOXC_ENUM_10,
    DDRPHY_TOOLBOXC_ENUM_11,
    DDRPHY_TOOLBOXC_ENUM_12,
    DDRPHY_TOOLBOXC_ENUM_13,
    DDRPHY_TOOLBOXC_ENUM_14,
    DDRPHY_TOOLBOXC_ENUM_15,
    DDRPHY_TOOLBOXC_ENUM_16,
    DDRPHY_TOOLBOXC_ENUM_17,
    DDRPHY_TOOLBOXC_ENUM_18,
    DDRPHY_TOOLBOXC_ENUM_19,
    DDRPHY_TOOLBOXC_ENUM_20,
    DDRPHY_TOOLBOXC_ENUM_21,
    DDRPHY_TOOLBOXC_ENUM_22,
    DDRPHY_TOOLBOXC_ENUM_23,
    DDRPHY_TOOLBOXC_ENUM_24,
    DDRPHY_TOOLBOXC_ENUM_25,
    DDRPHY_TOOLBOXC_ENUM_26,
    DDRPHY_TOOLBOXC_ENUM_27,
    DDRPHY_TOOLBOXC_ENUM_28,
    DDRPHY_TOOLBOXC_ENUM_29,
    DDRPHY_TOOLBOXC_ENUM_30,
    DDRPHY_TOOLBOXC_ENUM_31,
    DDRPHY_TOOLBOXC_ENUM_32,
    DDRPHY_TOOLBOXC_ENUM_33,
    DDRPHY_TOOLBOXC_ENUM_34,
    DDRPHY_TOOLBOXC_ENUM_35,
    DDRPHY_TOOLBOXC_ENUM_36,
    DDRPHY_TOOLBOXC_ENUM_37,
    DDRPHY_TOOLBOXC_ENUM_38,
    DDRPHY_TOOLBOXC_ENUM_39,
    DDRPHY_TOOLBOXC_ENUM_40,
    DDRPHY_TOOLBOXC_ENUM_41,
    DDRPHY_TOOLBOXC_ENUM_42,
    DDRPHY_TOOLBOXC_ENUM_43,
    DDRPHY_TOOLBOXC_ENUM_44,
    DDRPHY_TOOLBOXC_ENUM_45,
    DDRPHY_TOOLBOXC_ENUM_46,
    DDRPHY_TOOLBOXC_ENUM_47,
    DDRPHY_TOOLBOXC_ENUM_48,
    DDRPHY_TOOLBOXC_ENUM_49,
    DDRPHY_TOOLBOXC_ENUM_50,
    DDRPHY_TOOLBOXC_ENUM_51,
    DDRPHY_TOOLBOXC_ENUM_52,
    DDRPHY_TOOLBOXC_ENUM_53,
    DDRPHY_TOOLBOXC_ENUM_54,
    DDRPHY_TOOLBOXC_ENUM_55,
    DDRPHY_TOOLBOXC_ENUM_56,
    DDRPHY_TOOLBOXC_ENUM_57,
    DDRPHY_TOOLBOXC_ENUM_58,
    DDRPHY_TOOLBOXC_ENUM_59,
    DDRPHY_TOOLBOXC_ENUM_60,
    DDRPHY_TOOLBOXC_ENUM_61,
    DDRPHY_TOOLBOXC_ENUM_62,
    DDRPHY_TOOLBOXC_ENUM_63,
    DDRPHY_TOOLBOXC_ENUM_64,
    DDRPHY_TOOLBOXC_ENUM_65,
    DDRPHY_TOOLBOXC_ENUM_66,
    DDRPHY_TOOLBOXC_ENUM_67,
    DDRPHY_TOOLBOXC_ENUM_68,
    DDRPHY_TOOLBOXC_ENUM_69,
    DDRPHY_TOOLBOXC_ENUM_70,
    DDRPHY_TOOLBOXC_ENUM_71,
    DDRPHY_TOOLBOXC_ENUM_72,
    DDRPHY_TOOLBOXC_ENUM_73,
    DDRPHY_TOOLBOXC_ENUM_74,
    DDRPHY_TOOLBOXC_ENUM_75,
    DDRPHY_TOOLBOXC_ENUM_76,
    DDRPHY_TOOLBOXC_ENUM_77,
    DDRPHY_TOOLBOXC_ENUM_78,
    DDRPHY_TOOLBOXC_ENUM_79,
    DDRPHY_TOOLBOXC_ENUM_80,
    DDRPHY_TOOLBOXC_ENUM_81,
    DDRPHY_TOOLBOXC_ENUM_82,
    DDRPHY_TOOLBOXC_ENUM_83,
    DDRPHY_TOOLBOXC_ENUM_84,
    DDRPHY_TOOLBOXC_ENUM_85,
    DDRPHY_TOOLBOXC_ENUM_86,
    DDRPHY_TOOLBOXC_ENUM_87,
    DDRPHY_TOOLBOXC_ENUM_88,
    DDRPHY_TOOLBOXC_ENUM_89,
    DDRPHY_TOOLBOXC_ENUM_90,
    DDRPHY_TOOLBOXC_ENUM_91,
    DDRPHY_TOOLBOXC_ENUM_92,
    DDRPHY_TOOLBOXC_ENUM_93,
    DDRPHY_TOOLBOXC_ENUM_94,
    DDRPHY_TOOLBOXC_ENUM_95,
    DDRPHY_TOOLBOXC_ENUM_96,
    DDRPHY_TOOLBOXC_ENUM_97,
    DDRPHY_TOOLBOXC_ENUM_98,
    DDRPHY_TOOLBOXC_ENUM_99,
    DDRPHY_TOOLBOXC_ENUM_100,
    DDRPHY_TOOLBOXC_ENUM_101,
    DDRPHY_TOOLBOXC_ENUM_102,
    DDRPHY_TOOLBOXC_ENUM_103,
    DDRPHY_TOOLBOXC_ENUM_104,
    DDRPHY_TOOLBOXC_ENUM_105,
    DDRPHY_TOOLBOXC_ENUM_106,
    DDRPHY_TOOLBOXC_ENUM_107,
    DDRPHY_TOOLBOXC_ENUM_108,
    DDRPHY_TOOLBOXC_ENUM_109,
    DDRPHY_TOOLBOXC_ENUM_110,
    DDRPHY_TOOLBOXC_ENUM_111,
    DDRPHY_TOOLBOXC_ENUM_112,
    DDRPHY_TOOLBOXC_ENUM_113,
    DDRPHY_TOOLBOXC_ENUM_114,
    DDRPHY_TOOLBOXC_ENUM_115,
    DDRPHY_TOOLBOXC_ENUM_116,
    DDRPHY_TOOLBOXC_ENUM_117,
    DDRPHY_TOOLBOXC_ENUM_118,
    DDRPHY_TOOLBOXC_ENUM_119,
    DDRPHY_TOOLBOXC_ENUM_120,
    DDRPHY_TOOLBOXC_ENUM_121,
    DDRPHY_TOOLBOXC_ENUM_122,
    DDRPHY_TOOLBOXC_ENUM_123,
    DDRPHY_TOOLBOXC_ENUM_124,
    DDRPHY_TOOLBOXC_ENUM_125,
    DDRPHY_TOOLBOXC_ENUM_126,
    DDRPHY_TOOLBOXC_ENUM_127,
    DDRPHY_TOOLBOXC_ENUM_128,
    DDRPHY_TOOLBOXC_ENUM_129,
    DDRPHY_TOOLBOXC_ENUM_130,
    DDRPHY_TOOLBOXC_ENUM_131,
    DDRPHY_TOOLBOXC_ENUM_132,
    DDRPHY_TOOLBOXC_ENUM_133,
    DDRPHY_TOOLBOXC_ENUM_134,
    DDRPHY_TOOLBOXC_ENUM_135,
    DDRPHY_TOOLBOXC_ENUM_136,
    DDRPHY_TOOLBOXC_ENUM_137,
    DDRPHY_TOOLBOXC_ENUM_138,
    DDRPHY_TOOLBOXC_ENUM_139,
    DDRPHY_TOOLBOXC_ENUM_140,
    DDRPHY_TOOLBOXC_ENUM_141,
    DDRPHY_TOOLBOXC_ENUM_142,
    DDRPHY_TOOLBOXC_ENUM_143,
    DDRPHY_TOOLBOXC_ENUM_144,
    DDRPHY_TOOLBOXC_ENUM_145,
    DDRPHY_TOOLBOXC_ENUM_146,
    DDRPHY_TOOLBOXC_ENUM_147,
    DDRPHY_TOOLBOXC_ENUM_148,
    DDRPHY_TOOLBOXC_ENUM_149,
    DDRPHY_TOOLBOXC_ENUM_150,
    DDRPHY_TOOLBOXC_ENUM_151,
    DDRPHY_TOOLBOXC_ENUM_152,
    DDRPHY_TOOLBOXC_ENUM_153,
    DDRPHY_TOOLBOXC_ENUM_154,
    DDRPHY_TOOLBOXC_ENUM_155,
    DDRPHY_TOOLBOXC_ENUM_156,
    DDRPHY_TOOLBOXC_ENUM_157,
    DDRPHY_TOOLBOXC_ENUM_158,
    DDRPHY_TOOLBOXC_ENUM_159,
    DDRPHY_TOOLBOXC_ENUM_160,
    DDRPHY_TOOLBOXC_ENUM_161,
    DDRPHY_TOOLBOXC_ENUM_162,
    DDRPHY_TOOLBOXC_ENUM_163,
    DDRPHY_TOOLBOXC_ENUM_164,
    DDRPHY_TOOLBOXC_ENUM_165,
    DDRPHY_TOOLBOXC_ENUM_166,
    DDRPHY_TOOLBOXC_ENUM_167,
    DDRPHY_TOOLBOXC_ENUM_168,
    DDRPHY_TOOLBOXC_ENUM_169,
    DDRPHY_TOOLBOXC_ENUM_170,
    DDRPHY_TOOLBOXC_ENUM_171,
    DDRPHY_TOOLBOXC_ENUM_172,
    DDRPHY_TOOLBOXC_ENUM_173,
    DDRPHY_TOOLBOXC_ENUM_174,
    DDRPHY_TOOLBOXC_ENUM_175,
    DDRPHY_TOOLBOXC_ENUM_176,
    DDRPHY_TOOLBOXC_ENUM_177,
    DDRPHY_TOOLBOXC_ENUM_178,
    DDRPHY_TOOLBOXC_ENUM_179,
    DDRPHY_TOOLBOXC_ENUM_180,
    DDRPHY_TOOLBOXC_ENUM_181,
    DDRPHY_TOOLBOXC_ENUM_182,
    DDRPHY_TOOLBOXC_ENUM_183,
    DDRPHY_TOOLBOXC_ENUM_184,
    DDRPHY_TOOLBOXC_ENUM_185,
    DDRPHY_TOOLBOXC_ENUM_186,
    DDRPHY_TOOLBOXC_ENUM_187,
    DDRPHY_TOOLBOXC_ENUM_188,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_0,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_1,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_2,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_3,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_4,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_5,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_6,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_7,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_8,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_9,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_10,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_11,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_12,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_13,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_14,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_15,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_16,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_17,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_18,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_19,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_20,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_21,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_22,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_23,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_24,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_25,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_26,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_27,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_28,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_29,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_30,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_31,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_32,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_33,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_34,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_35,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_36,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_37,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_38,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_39,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_40,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_41,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_42,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_43,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_44,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_45,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_46,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_47,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_48,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_49,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_50,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_51,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_52,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_53,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_54,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_55,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_56,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_57,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_58,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_59,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_60,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_61,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_62,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_63,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_64,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_65,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_66,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_67,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_68,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_69,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_70,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_71,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_72,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_73,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_74,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_75,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_76,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_77,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_78,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_79,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_80,
    DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_81,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_0,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_1,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_2,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_3,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_4,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_5,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_6,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_7,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_8,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_9,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_10,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_11,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_12,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_13,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_14,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_15,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_16,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_17,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_18,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_19,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_20,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_21,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_22,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_23,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_24,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_25,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_26,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_27,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_28,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_29,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_30,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_31,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_32,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_33,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_34,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_35,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_36,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_37,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_38,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_39,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_40,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_41,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_42,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_43,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_44,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_45,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_46,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_47,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_48,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_49,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_50,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_51,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_52,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_53,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_54,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_55,
    DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_56,
    DWC_DDRPHY_PHYINIT_ENTERMBINFOC_ENUM_0,
    DWC_DDRPHY_PHYINIT_ENTERMBINFOC_ENUM_1,
    DWC_DDRPHY_PHYINIT_ENTERMBINFOC_ENUM_2,
    DWC_DDRPHY_PHYINIT_ENTERMBINFOC_ENUM_3,
    DWC_DDRPHY_PHYINIT_ENTERMBINFOC_ENUM_4,
    DWC_DDRPHY_PHYINIT_ENTERMBINFOC_ENUM_5,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR3C_ENUM_0,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR3C_ENUM_1,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR3_RDIMMC_ENUM_0,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR3_RDIMMC_ENUM_1,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4C_ENUM_0,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4C_ENUM_1,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4C_ENUM_2,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4C_ENUM_3,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_LRDIMMC_ENUM_0,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_LRDIMMC_ENUM_1,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_LRDIMMC_ENUM_2,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_LRDIMMC_ENUM_3,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_RDIMMC_ENUM_0,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_RDIMMC_ENUM_1,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_RDIMMC_ENUM_2,
    DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_RDIMMC_ENUM_3,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_0,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_1,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_2,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_3,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_4,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_5,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_6,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_7,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_8,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_9,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_10,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_11,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_12,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_13,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_14,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_15,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_16,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_17,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_18,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_19,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_20,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_21,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_22,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_23,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_24,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_25,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_26,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_27,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_28,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_29,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_30,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_31,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_32,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_33,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_34,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_35,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_36,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_37,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_38,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_39,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_40,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_41,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_42,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_43,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_44,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_45,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_46,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_47,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_48,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_49,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_50,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_51,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_52,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_53,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_54,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_55,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_56,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_57,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_58,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_59,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_60,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_61,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_62,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_63,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_64,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_65,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_66,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_67,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_68,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_69,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_70,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_71,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_72,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_73,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_74,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_75,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_76,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_77,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_78,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_79,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_80,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_81,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_82,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_83,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_84,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_85,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_86,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_87,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_88,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_89,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_90,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_91,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_92,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_93,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_94,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_95,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_96,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_97,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_98,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_99,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_100,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_101,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_102,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_103,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_104,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_105,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_106,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_107,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_108,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_109,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_110,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_111,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_112,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_113,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_114,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_115,
    DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_116,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_0,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_1,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_2,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_3,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_4,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_5,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_6,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_7,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_8,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_9,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_10,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_11,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_12,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_13,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_14,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_15,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_16,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_17,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_18,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_19,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_20,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_21,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_22,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_23,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_24,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_25,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_26,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_27,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_28,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_29,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_30,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_31,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_32,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_33,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_34,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_35,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_36,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_37,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_38,
    DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_39,
    DWC_DDRPHY_PHYINIT_MAINC_ENUM_0,
    DWC_DDRPHY_PHYINIT_MAINC_ENUM_1,
    DWC_DDRPHY_PHYINIT_MAINC_ENUM_2,
    DWC_DDRPHY_PHYINIT_MAINC_ENUM_3,
    DWC_DDRPHY_PHYINIT_MAINC_ENUM_4,
    DWC_DDRPHY_PHYINIT_MAINC_ENUM_5,
    DWC_DDRPHY_PHYINIT_PRINTMBC_ENUM_0,
    DWC_DDRPHY_PHYINIT_PRINTMBC_ENUM_1,
    DWC_DDRPHY_PHYINIT_PRINTMBC_ENUM_2,
    DWC_DDRPHY_PHYINIT_PRINTMBC_ENUM_3,
    DWC_DDRPHY_PHYINIT_PRINTMBC_ENUM_4,
    DWC_DDRPHY_PHYINIT_PRINTMBC_ENUM_5,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_0,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_1,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_2,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_3,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_4,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_5,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_6,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_7,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_8,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_9,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_10,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_11,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_12,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_13,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_14,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_15,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_16,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_17,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_18,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_19,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_20,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_21,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_22,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_23,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_24,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_25,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_26,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_27,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_28,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_29,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_30,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_31,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_32,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_33,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_34,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_35,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_36,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_0,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_1,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_2,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_3,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_4,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_5,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_6,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_7,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_8,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_9,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_10,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_11,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_12,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_13,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_14,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_15,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_16,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_17,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_18,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_19,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_20,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_21,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_22,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_23,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_24,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_25,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_26,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_27,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_28,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_29,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_30,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_31,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_32,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_33,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_34,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_35,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_36,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_37,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_38,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_39,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_40,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_41,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_42,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_43,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_44,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_45,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_46,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_47,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_48,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_49,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_50,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_51,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_52,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_53,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_54,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_55,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_56,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_57,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_58,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_59,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_60,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_61,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_62,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_63,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_64,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_65,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_66,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_67,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_68,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_0,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_1,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_2,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_3,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_4,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_5,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_6,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_7,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_8,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_9,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_10,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_11,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_12,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_13,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_14,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_15,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_16,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_17,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_18,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_19,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_20,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_21,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_22,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_23,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_24,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_25,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_26,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_27,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_28,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_29,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_30,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_31,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_32,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_33,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_34,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_35,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_36,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_37,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_38,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_39,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_40,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_41,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_42,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_43,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_44,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_45,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_46,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_47,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_48,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_49,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_50,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_51,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_52,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_53,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_54,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_55,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_56,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_57,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_58,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_59,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_60,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_61,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_62,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_63,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_64,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_65,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_66,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_67,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_68,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_69,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_70,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_71,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_72,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_73,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_74,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_75,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_76,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_77,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_78,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_79,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_80,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_81,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_82,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_83,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_84,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_85,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_86,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_87,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_88,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_89,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_90,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_91,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_92,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_93,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_94,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_95,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_96,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_97,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_98,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_99,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_100,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_101,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_102,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_103,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_104,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_105,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_106,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_107,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_108,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_109,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_110,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_111,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_112,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_113,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_114,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_115,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_116,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_117,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_118,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_119,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_120,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_121,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_122,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_123,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_124,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_125,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_126,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_127,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_128,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_129,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_130,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_131,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_132,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_133,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_134,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_135,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_136,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_137,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_138,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_139,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_140,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_141,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_142,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_143,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_144,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_145,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_146,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_147,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_148,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_149,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_150,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_151,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_152,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_153,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_154,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_155,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_156,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_157,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_158,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_159,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_160,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_161,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_162,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_163,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_164,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_165,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_166,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_167,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_168,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_169,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_170,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_171,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_172,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_173,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_174,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_175,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_176,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_177,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_178,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_179,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_180,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_181,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_182,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_183,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_184,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_185,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_186,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_187,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_188,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_189,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_190,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_191,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_192,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_193,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_194,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_195,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_196,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_197,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_198,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_199,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_200,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_201,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_202,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_203,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_204,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_205,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_206,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_207,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_208,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_209,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_210,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_211,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_212,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_213,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_214,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_215,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_216,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_217,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_218,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_219,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_220,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_221,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_222,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_223,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_224,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_225,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_226,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_227,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_228,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_229,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_230,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_231,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_232,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_233,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_234,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_235,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_236,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_237,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_238,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_239,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_240,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_241,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_242,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_243,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_244,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_245,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_246,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_247,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_248,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_249,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_250,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_251,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_252,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_253,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_254,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_255,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_256,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_257,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_258,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_259,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_260,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_261,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_262,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_263,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_264,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_265,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_266,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_267,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_268,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_269,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_270,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_0,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_1,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_2,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_3,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_4,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_5,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_6,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_7,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_8,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_9,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_10,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_11,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_12,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_13,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_14,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_15,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_16,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_17,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_18,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_19,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_20,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_21,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_22,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_23,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_24,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_25,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_26,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_27,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_28,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_29,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_30,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_31,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_32,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_33,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_34,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_35,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_36,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_37,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_38,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_39,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_40,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_41,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_42,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_43,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_44,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_45,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_46,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_47,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_48,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_49,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_50,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_51,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_52,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_53,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_54,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_55,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_56,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_57,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_58,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_59,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_60,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_61,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_62,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_63,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_64,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_65,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_66,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_67,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_68,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_69,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_70,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_71,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_72,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_73,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_74,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_75,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_76,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_77,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_78,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_79,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_80,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_81,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_82,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_83,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_84,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_85,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_86,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_87,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_88,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_89,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_90,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_91,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_92,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_93,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_94,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_95,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_96,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_97,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_98,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_99,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_100,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_101,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_102,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_103,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_104,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_105,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_106,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_107,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_108,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_109,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_110,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_111,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_112,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_113,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_114,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_115,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_116,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_117,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_118,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_119,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_120,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_121,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_122,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_123,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_124,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_125,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_126,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_127,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_128,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_129,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_130,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_131,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_132,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_133,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_134,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_135,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_136,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_137,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_138,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_139,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_140,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_141,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_142,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_143,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_144,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_145,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_146,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_147,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_148,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_149,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_150,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_151,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_152,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_153,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_154,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_155,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_156,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_157,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_158,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_159,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_160,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_161,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_162,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_163,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_164,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_165,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_166,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_167,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_168,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_169,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_170,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_171,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_172,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_173,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_174,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_175,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_176,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_177,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_178,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_179,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_180,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_181,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_182,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_183,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_184,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_185,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_186,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_187,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_188,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_189,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_190,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_191,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_192,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_193,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_194,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_195,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_196,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_197,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_198,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_199,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_200,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_201,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_202,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_203,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_204,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_205,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_206,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_207,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_208,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_209,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_210,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_211,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_212,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_213,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_214,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_215,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_216,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_217,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_218,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_219,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_220,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_221,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_222,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_223,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_224,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_225,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_226,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_227,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_228,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_229,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_230,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_231,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_232,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_233,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_234,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_235,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_236,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_237,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_238,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_239,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_240,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_241,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_242,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_243,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_244,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_245,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_246,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_247,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_248,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_249,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_250,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_251,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_252,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_253,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_254,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_255,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_256,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_257,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_258,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_259,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_260,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_261,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_262,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_263,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_264,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_265,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_266,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_267,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_268,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_269,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_270,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_271,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_272,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_273,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_274,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_275,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_276,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_277,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_278,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_279,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_280,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_281,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_282,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_283,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_284,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_285,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_286,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_287,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_288,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_289,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_290,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_291,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_292,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_293,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_294,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_295,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_296,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_297,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_298,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_299,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_300,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_301,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_302,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_303,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_304,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_305,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_306,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_307,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_308,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_309,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_310,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_311,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_312,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_313,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_314,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_315,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_316,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_317,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_318,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_319,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_320,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_321,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_322,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_323,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_324,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_325,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_326,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_327,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_328,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_329,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_330,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_331,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_332,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_333,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_334,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_335,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_336,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_337,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_338,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_339,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_340,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_341,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_342,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_343,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_344,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_345,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_346,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_347,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_348,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_349,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_350,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_351,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_352,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_353,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_354,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_355,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_356,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_357,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_358,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_359,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_360,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_361,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_362,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_363,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_364,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_365,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_366,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_367,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_368,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_369,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_370,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_371,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_372,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_373,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_374,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_375,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_376,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_377,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_378,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_379,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_380,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_381,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_382,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_383,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_384,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_385,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_386,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_387,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_388,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_389,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_390,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_391,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_392,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_393,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_394,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_395,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_396,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_397,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_398,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_399,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_400,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_401,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_402,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_403,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_404,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_405,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_406,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_407,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_408,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_409,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_410,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_411,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_412,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_413,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_414,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_415,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_416,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_417,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_418,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_419,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_420,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_421,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_422,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_423,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_424,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_425,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_426,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_427,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_428,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_429,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_430,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_431,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_432,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_433,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_434,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_435,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_436,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_437,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_438,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_439,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_440,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_441,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_442,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_443,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_444,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_445,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_446,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_447,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_448,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_449,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_450,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_451,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_452,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_453,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_454,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_455,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_456,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_457,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_458,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_459,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_460,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_461,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_462,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_463,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_464,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_465,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_466,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_467,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_468,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_469,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_470,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_471,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_472,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_473,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_474,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_475,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_476,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_477,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_478,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_479,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_480,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_481,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_482,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_483,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_484,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_485,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_486,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_487,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_488,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_489,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_490,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_491,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_492,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_493,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_494,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_495,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_496,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_497,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_498,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_499,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_500,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_501,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_502,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_503,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_504,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_505,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_506,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_507,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_508,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_509,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_510,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_511,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_512,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_513,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_514,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_515,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_516,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_517,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_518,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_519,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_520,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_521,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_522,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_523,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_524,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_525,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_526,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_527,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_528,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_529,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_530,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_531,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_532,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_533,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_534,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_535,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_536,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_537,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_538,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_539,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_540,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_541,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_542,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_543,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_544,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_545,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_546,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_547,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_548,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_549,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_550,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_551,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_552,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_553,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_554,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_555,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_556,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_557,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_558,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_559,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_560,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_561,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_562,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_563,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_564,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_565,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_566,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_567,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_568,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_569,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_570,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_571,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_572,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_573,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_574,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_575,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_576,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_577,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_578,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_579,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_580,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_581,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_582,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_583,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_584,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_585,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_586,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_587,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_588,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_589,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_590,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_591,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_592,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_593,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_594,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_595,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_596,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_597,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_598,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_599,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_600,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_601,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_602,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_603,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_604,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_605,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_606,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_607,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_608,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_609,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_610,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_611,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_612,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_613,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_614,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_615,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_616,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_617,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_618,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_619,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_620,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_621,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_622,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_623,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_624,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_625,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_626,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_627,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_628,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_629,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_630,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_631,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_632,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_633,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_634,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_635,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_636,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_637,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_638,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_639,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_640,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_641,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_642,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_643,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_644,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_645,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_646,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_647,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_648,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_649,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_650,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_651,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_652,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_653,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_654,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_655,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_656,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_657,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_658,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_659,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_660,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_661,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_662,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_663,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_664,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_665,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_666,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_667,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_668,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_669,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_670,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_671,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_672,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_673,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_674,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_675,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_676,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_677,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_678,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_679,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_680,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_681,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_682,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_683,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_684,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_685,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_686,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_687,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_688,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_689,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_690,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_691,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_692,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_693,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_694,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_695,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_696,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_697,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_698,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_699,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_700,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_701,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_702,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_703,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_704,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_705,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_706,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_707,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_708,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_709,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_710,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_711,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_712,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_713,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_714,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_715,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_716,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_717,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_718,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_0,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_1,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_2,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_3,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_4,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_5,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_6,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_7,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_8,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_9,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_10,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_11,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_12,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_13,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_14,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_15,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_16,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_17,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_18,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_19,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_20,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_21,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_22,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_23,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_24,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_25,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_26,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_27,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_28,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_29,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_30,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_31,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_32,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_33,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_34,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_35,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_36,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_37,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_38,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_39,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_40,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_41,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_42,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_43,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_44,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_45,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_46,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_47,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_48,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_49,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_50,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_51,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_52,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_53,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_54,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_55,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_56,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_57,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_58,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_59,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_60,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_61,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_62,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_63,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_64,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_65,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_66,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_67,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_68,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_69,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_70,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_71,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_72,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_73,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_74,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_75,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_76,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_77,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_78,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_79,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_80,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_81,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_82,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_83,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_84,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_85,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_86,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_87,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_88,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_89,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_90,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_91,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_92,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_93,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_94,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_95,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_96,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_97,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_98,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_99,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_100,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_101,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_102,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_103,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_104,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_105,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_106,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_107,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_108,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_109,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_110,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_111,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_112,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_113,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_114,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_115,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_116,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_117,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_118,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_119,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_120,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_121,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_122,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_123,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_124,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_125,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_126,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_127,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_128,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_129,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_130,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_131,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_132,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_133,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_134,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_135,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_136,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_137,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_138,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_139,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_140,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_141,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_142,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_143,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_144,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_145,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_146,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_147,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_148,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_149,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_150,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_151,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_152,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_153,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_154,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_155,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_156,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_157,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_158,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_159,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_160,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_161,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_162,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_163,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_164,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_165,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_166,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_167,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_168,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_169,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_170,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_171,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_172,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_173,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_174,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_175,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_176,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_177,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_178,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_179,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_180,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_181,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_182,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_183,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_184,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_185,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_186,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_187,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_188,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_189,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_190,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_191,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_192,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_193,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_194,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_195,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_196,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_197,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_198,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_199,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_200,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_201,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_202,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_203,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_204,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_205,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_206,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_207,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_208,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_209,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_210,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_211,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_212,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_213,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_214,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_215,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_216,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_217,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_218,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_219,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_220,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_221,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_222,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_223,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_224,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_225,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_226,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_227,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_228,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_229,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_230,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_231,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_232,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_233,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_234,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_235,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_236,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_237,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_238,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_239,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_240,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_241,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_242,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_243,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_244,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_245,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_246,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_247,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_248,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_249,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_250,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_251,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_252,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_253,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_254,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_255,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_256,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_257,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_258,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_259,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_260,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_261,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_262,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_263,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_264,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_265,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_266,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_267,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_268,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_269,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_270,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_271,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_272,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_273,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_274,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_275,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_276,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_277,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_278,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_279,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_280,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_281,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_282,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_283,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_284,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_285,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_286,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_287,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_288,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_289,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_290,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_291,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_292,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_293,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_294,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_295,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_296,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_297,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_298,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_299,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_300,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_301,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_302,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_303,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_304,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_305,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_306,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_307,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_308,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_309,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_310,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_311,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_312,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_313,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_314,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_315,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_316,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_317,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_318,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_319,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_320,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_321,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_322,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_323,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_324,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_325,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_326,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_327,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_328,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_329,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_330,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_331,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_332,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_333,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_334,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_335,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_336,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_337,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_338,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_339,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_340,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_341,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_342,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_343,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_344,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_345,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_346,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_347,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_348,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_349,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_350,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_351,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_352,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_353,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_354,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_355,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_356,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_357,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_358,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_359,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_360,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_361,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_362,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_363,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_364,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_365,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_366,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_367,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_368,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_369,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_370,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_371,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_372,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_373,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_374,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_375,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_376,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_377,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_378,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_379,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_380,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_381,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_382,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_383,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_384,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_385,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_386,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_387,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_388,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_389,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_390,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_391,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_392,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_393,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_394,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_395,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_396,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_397,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_398,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_399,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_400,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_401,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_402,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_403,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_404,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_405,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_406,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_407,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_408,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_409,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_410,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_411,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_412,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_413,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_414,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_415,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_416,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_417,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_418,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_419,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_420,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_421,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_422,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_423,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_424,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_425,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_426,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_427,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_428,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_429,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_430,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_431,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_432,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_433,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_434,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_435,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_436,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_437,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_438,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_439,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_440,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_441,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_442,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_443,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_444,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_445,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_446,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_447,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_448,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_449,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_450,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_451,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_452,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_453,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_454,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_455,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_456,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_457,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_458,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_459,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_460,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_461,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_462,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_463,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_464,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_465,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_466,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_467,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_468,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_469,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_470,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_471,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_472,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_473,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_474,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_475,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_476,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_477,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_478,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_479,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_480,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_481,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_482,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_483,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_484,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_485,
    DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_486,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_0,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_1,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_2,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_3,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_4,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_5,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_6,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_7,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_8,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_9,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_10,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_11,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_12,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_13,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_14,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_15,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_16,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_17,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_18,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_19,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_20,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_21,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_22,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_23,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_24,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_25,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_26,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_27,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_28,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_29,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_30,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_31,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_32,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_33,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_34,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_35,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_36,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_37,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_38,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_39,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_40,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_41,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_42,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_43,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_44,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_45,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_46,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_47,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_48,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_49,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_50,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_51,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_52,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_53,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_54,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_55,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_56,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_57,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_58,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_59,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_60,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_61,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_62,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_63,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_64,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_65,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_66,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_67,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_68,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_69,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_70,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_71,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_72,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_73,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_74,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_75,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_76,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_77,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_78,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_79,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_80,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_81,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_82,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_83,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_84,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_85,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_86,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_87,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_88,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_89,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_90,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_91,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_92,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_93,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_94,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_95,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_96,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_97,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_98,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_99,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_100,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_101,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_102,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_103,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_104,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_105,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_106,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_107,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_108,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_109,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_110,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_111,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_112,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_113,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_114,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_115,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_116,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_117,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_118,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_119,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_120,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_121,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_122,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_123,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_124,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_125,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_126,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_127,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_128,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_129,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_130,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_131,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_132,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_133,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_134,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_135,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_136,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_137,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_138,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_139,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_140,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_141,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_142,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_143,
    DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_144,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_0,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_1,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_2,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_3,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_4,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_5,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_6,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_7,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_8,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_9,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_10,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_11,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_12,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_13,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_14,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_15,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_16,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_17,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_18,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_19,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_20,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_21,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_22,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_23,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_24,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_25,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_26,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_27,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_28,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_29,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_30,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_31,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_32,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_33,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_34,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_35,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_36,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_37,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_38,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_39,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_40,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_41,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_42,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_43,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_44,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_45,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_46,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_47,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_48,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_49,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_50,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_51,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_52,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_53,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_54,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_55,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_56,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_57,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_58,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_59,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_60,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_61,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_62,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_63,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_64,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_65,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_66,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_67,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_68,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_69,
    DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_70,
    DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_0,
    DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_1,
    DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_2,
    DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_3,
    DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_4,
    DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_5,
    DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_6,
    DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_7,
    DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_8,
    DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_9,
    DWC_DDRPHY_PHYINIT_SETDEFAULTC_ENUM_0,
    DWC_DDRPHY_PHYINIT_SETDEFAULTC_ENUM_1,
    DWC_DDRPHY_PHYINIT_SETMBC_ENUM_0,
    DWC_DDRPHY_PHYINIT_SETMBC_ENUM_1,
    DWC_DDRPHY_PHYINIT_SETMBC_ENUM_2,
    DWC_DDRPHY_PHYINIT_SETMBC_ENUM_3,
    DWC_DDRPHY_PHYINIT_SETMBC_ENUM_4,
    DWC_DDRPHY_PHYINIT_SETMBC_ENUM_5,
    DWC_DDRPHY_PHYINIT_SETMB_DDR3C_ENUM_0,
    DWC_DDRPHY_PHYINIT_SETMB_DDR3C_ENUM_1,
    DWC_DDRPHY_PHYINIT_SETMB_DDR3_RDIMMC_ENUM_0,
    DWC_DDRPHY_PHYINIT_SETMB_DDR3_RDIMMC_ENUM_1,
    DWC_DDRPHY_PHYINIT_SETMB_DDR4C_ENUM_0,
    DWC_DDRPHY_PHYINIT_SETMB_DDR4C_ENUM_1,
    DWC_DDRPHY_PHYINIT_SETMB_DDR4C_ENUM_2,
    DWC_DDRPHY_PHYINIT_SETMB_DDR4C_ENUM_3,
    DWC_DDRPHY_PHYINIT_SETMB_DDR4_LRDIMMC_ENUM_0,
    DWC_DDRPHY_PHYINIT_SETMB_DDR4_LRDIMMC_ENUM_1,
    DWC_DDRPHY_PHYINIT_SETMB_DDR4_LRDIMMC_ENUM_2,
    DWC_DDRPHY_PHYINIT_SETMB_DDR4_LRDIMMC_ENUM_3,
    DWC_DDRPHY_PHYINIT_SETMB_DDR4_RDIMMC_ENUM_0,
    DWC_DDRPHY_PHYINIT_SETMB_DDR4_RDIMMC_ENUM_1,
    DWC_DDRPHY_PHYINIT_SETMB_DDR4_RDIMMC_ENUM_2,
    DWC_DDRPHY_PHYINIT_SETMB_DDR4_RDIMMC_ENUM_3,
    DWC_DDRPHY_PHYINIT_SETUSERINPUTC_ENUM_0,
    DWC_DDRPHY_PHYINIT_SETUSERINPUTC_ENUM_1,
    DWC_DDRPHY_PHYINIT_SETUSERINPUTC_ENUM_2,
    DDRPHY_BOARD_TOF_UVMC_ENUM_0,
    DDRPHY_BOARD_TOF_UVMC_ENUM_1,
    DDRPHY_BOARD_TOF_UVMC_ENUM_2,
    DDRPHY_BOARD_TOF_UVMC_ENUM_3,
    DDRPHY_BOARD_TOF_UVMC_ENUM_4,
    DDRPHY_BOARD_TOF_UVMC_ENUM_5,
    DDRPHY_DIAGNOSTICC_ENUM_0,
    DDRPHY_DIAGNOSTICC_ENUM_1,
    DDRPHY_DIAGNOSTICC_ENUM_2,
    DDRPHY_DIAGNOSTICC_ENUM_3,
    DDRPHY_DIAGNOSTICC_ENUM_4,
    DDRPHY_DIAGNOSTICC_ENUM_5,
    DDRPHY_DIAGNOSTICC_ENUM_6,
    DDRPHY_DIAGNOSTICC_ENUM_7,
    DDRPHY_DIAGNOSTICC_ENUM_8,
    DDRPHY_DIAGNOSTICC_ENUM_9,
    DDRPHY_DIAGNOSTICC_ENUM_10,
    DDRPHY_DIAGNOSTICC_ENUM_11,
    DDRPHY_DIAGNOSTICC_ENUM_12,
    DDRPHY_DIAGNOSTICC_ENUM_13,
    DDRPHY_DIAGNOSTICC_ENUM_14,
    DDRPHY_DIAGNOSTICC_ENUM_15,
    DDRPHY_DIAGNOSTICC_ENUM_16,
    DDRPHY_DIAGNOSTICC_ENUM_17,
    DDRPHY_DIAGNOSTICC_ENUM_18,
    DDRPHY_DIAGNOSTICC_ENUM_19,
    DDRPHY_DIAGNOSTICC_ENUM_20,
    DDRPHY_DIAGNOSTICC_ENUM_21,
    DDRPHY_DIAGNOSTICC_ENUM_22,
    DDRPHY_DIAGNOSTICC_ENUM_23,
    DDRPHY_DIAGNOSTICC_ENUM_24,
    DDRPHY_DIAGNOSTICC_ENUM_25,
    DDRPHY_DIAGNOSTICC_ENUM_26,
    DDRPHY_DIAGNOSTICC_ENUM_27,
    DDRPHY_DIAGNOSTICC_ENUM_28,
    DDRPHY_DIAGNOSTICC_ENUM_29,
    DDRPHY_DIAGNOSTICC_ENUM_30,
    DDRPHY_DIAGNOSTICC_ENUM_31,
    DDRPHY_DIAGNOSTICC_ENUM_32,
    DDRPHY_DIAGNOSTICC_ENUM_33,
    DDRPHY_DIAGNOSTICC_ENUM_34,
    DDRPHY_DIAGNOSTICC_ENUM_35,
    DDRPHY_DIAGNOSTICC_ENUM_36,
    DDRPHY_DIAGNOSTICC_ENUM_37,
    DDRPHY_DIAGNOSTICC_ENUM_38,
    DDRPHY_DIAGNOSTICC_ENUM_39,
    DDRPHY_DIAGNOSTICC_ENUM_40,
    DDRPHY_DIAGNOSTICC_ENUM_41,
    DDRPHY_DIAGNOSTICC_ENUM_42,
    DDRPHY_DIAGNOSTICC_ENUM_43,
    DDRPHY_DIAGNOSTICC_ENUM_44,
    DDRPHY_DIAGNOSTICC_ENUM_45,
    DDRPHY_DIAGNOSTICC_ENUM_46,
    DDRPHY_DIAGNOSTICC_ENUM_47,
    DDRPHY_DIAGNOSTICC_ENUM_48,
    DDRPHY_DIAGNOSTICC_ENUM_49,
    DDRPHY_DIAGNOSTICC_ENUM_50,
    DDRPHY_DIAGNOSTICC_ENUM_51,
    DDRPHY_DIAGNOSTICC_ENUM_52,
    DDRPHY_DIAGNOSTICC_ENUM_53,
    DDRPHY_DIAGNOSTICC_ENUM_54,
    DDRPHY_DIAGNOSTICC_ENUM_55,
    DDRPHY_DIAGNOSTICC_ENUM_56,
    DDRPHY_DIAGNOSTICC_ENUM_57,
    DDRPHY_DIAGNOSTICC_ENUM_58,
    DDRPHY_DIAGNOSTICC_ENUM_59,
    DDRPHY_DIAGNOSTICC_ENUM_60,
    DDRPHY_DIAGNOSTICC_ENUM_61,
    DDRPHY_DIAGNOSTICC_ENUM_62,
    DDRPHY_DIAGNOSTICC_ENUM_63,
    DDRPHY_DIAGNOSTICC_ENUM_64,
    DDRPHY_DIAGNOSTICC_ENUM_65,
    DDRPHY_DIAGNOSTICC_ENUM_66,
    DDRPHY_DIAGNOSTICC_ENUM_67,
    DDRPHY_DIAGNOSTICC_ENUM_68,
    DDRPHY_DIAGNOSTICC_ENUM_69,
    DDRPHY_DIAGNOSTICC_ENUM_70,
    DDRPHY_DIAGNOSTICC_ENUM_71,
    DDRPHY_DIAGNOSTICC_ENUM_72,
    DDRPHY_DIAGNOSTICC_ENUM_73,
    DDRPHY_DIAGNOSTICC_ENUM_74,
    DDRPHY_DIAGNOSTICC_ENUM_75,
    DDRPHY_DIAGNOSTICC_ENUM_76,
    DDRPHY_DIAGNOSTICC_ENUM_77,
    DDRPHY_DIAGNOSTICC_ENUM_78,
    DDRPHY_DIAGNOSTICC_ENUM_79,
    DDRPHY_DIAGNOSTICC_ENUM_80,
    DDRPHY_DIAGNOSTICC_ENUM_81,
    DDRPHY_DIAGNOSTICC_ENUM_82,
    DDRPHY_DIAGNOSTICC_ENUM_83,
    DDRPHY_DIAGNOSTICC_ENUM_84,
    DDRPHY_DIAGNOSTICC_ENUM_85,
    DDRPHY_DIAGNOSTICC_ENUM_86,
    DDRPHY_DIAGNOSTICC_ENUM_87,
    DDRPHY_DIAGNOSTICC_ENUM_88,
    DDRPHY_DIAGNOSTICC_ENUM_89,
    DDRPHY_DIAGNOSTICC_ENUM_90,
    DDRPHY_DIAGNOSTICC_ENUM_91,
    DDRPHY_DIAGNOSTICC_ENUM_92,
    DDRPHY_DIAGNOSTICC_ENUM_93,
    DDRPHY_DIAGNOSTICC_ENUM_94,
    DDRPHY_DIAGNOSTICC_ENUM_95,
    DDRPHY_DIAGNOSTICC_ENUM_96,
    DDRPHY_DIAGNOSTICC_ENUM_97,
    DDRPHY_DIAGNOSTICC_ENUM_98,
    DDRPHY_DIAGNOSTICC_ENUM_99,
    DDRPHY_DIAGNOSTICC_ENUM_100,
    DDRPHY_DIAGNOSTICC_ENUM_101,
    DDRPHY_DIAGNOSTICC_ENUM_102,
    DDRPHY_DIAGNOSTICC_ENUM_103,
    DDRPHY_DIAGNOSTICC_ENUM_104,
    DDRPHY_DIAGNOSTICC_ENUM_105,
    DDRPHY_DIAGNOSTICC_ENUM_106,
    DDRPHY_DIAGNOSTICC_ENUM_107,
    DDRPHY_DIAGNOSTICC_ENUM_108,
    DDRPHY_DIAGNOSTICC_ENUM_109,
    DDRPHY_DIAGNOSTICC_ENUM_110,
    DDRPHY_DIAGNOSTICC_ENUM_111,
    DDRPHY_DIAGNOSTICC_ENUM_112,
    DDRPHY_DIAGNOSTICC_ENUM_113,
    DDRPHY_DIAGNOSTICC_ENUM_114,
    DDRPHY_DIAGNOSTICC_ENUM_115,
    DDRPHY_DIAGNOSTICC_ENUM_116,
    DDRPHY_DIAGNOSTICC_ENUM_117,
    DDRPHY_DIAGNOSTICC_ENUM_118,
    DDRPHY_DIAGNOSTICC_ENUM_119,
    DDRPHY_DIAGNOSTICC_ENUM_120,
    DDRPHY_DIAGNOSTICC_ENUM_121,
    DDRPHY_DIAGNOSTICC_ENUM_122,
    DDRPHY_DIAGNOSTICC_ENUM_123,
    DDRPHY_DIAGNOSTICC_ENUM_124,
    DDRPHY_DIAGNOSTICC_ENUM_125,
    DDRPHY_DIAGNOSTICC_ENUM_126,
    DDRPHY_DIAGNOSTICC_ENUM_127,
    DDRPHY_DIAGNOSTICC_ENUM_128,
    DDRPHY_DIAGNOSTICC_ENUM_129,
    DDRPHY_DIAGNOSTICC_ENUM_130,
    DDRPHY_DIAGNOSTICC_ENUM_131,
    DDRPHY_DIAGNOSTICC_ENUM_132,
    DDRPHY_DIAGNOSTICC_ENUM_133,
    DDRPHY_DIAGNOSTICC_ENUM_134,
    DDRPHY_DIAGNOSTICC_ENUM_135,
    DDRPHY_DIAGNOSTICC_ENUM_136,
    DDRPHY_DIAGNOSTICC_ENUM_137,
    DDRPHY_DIAGNOSTICC_ENUM_138,
    DDRPHY_DIAGNOSTICC_ENUM_139,
    DDRPHY_DIAGNOSTICC_ENUM_140,
    DDRPHY_DIAGNOSTICC_ENUM_141,
    DDRPHY_DIAGNOSTICC_ENUM_142,
    DDRPHY_DIAGNOSTICC_ENUM_143,
    DDRPHY_DIAGNOSTICC_ENUM_144,
    DDRPHY_DIAGNOSTICC_ENUM_145,
    DDRPHY_DIAGNOSTICC_ENUM_146,
    DDRPHY_DIAGNOSTICC_ENUM_147,
    DDRPHY_DIAGNOSTICC_ENUM_148,
    DDRPHY_DIAGNOSTICC_ENUM_149,
    DDRPHY_DIAGNOSTICC_ENUM_150,
    DDRPHY_DIAGNOSTICC_ENUM_151,
    DDRPHY_DIAGNOSTICC_ENUM_152,
    DDRPHY_DIAGNOSTICC_ENUM_153,
    DDRPHY_DIAGNOSTICC_ENUM_154,
    DDRPHY_DIAGNOSTICC_ENUM_155,
    DDRPHY_DIAGNOSTICC_ENUM_156,
    DDRPHY_DIAGNOSTICC_ENUM_157,
    DDRPHY_DIAGNOSTICC_ENUM_158,
    DDRPHY_DIAGNOSTICC_ENUM_159,
    DDRPHY_DIAGNOSTICC_ENUM_160,
    DDRPHY_DIAGNOSTICC_ENUM_161,
    DDRPHY_DIAGNOSTICC_ENUM_162,
    DDRPHY_DIAGNOSTICC_ENUM_163,
    DDRPHY_DIAGNOSTICC_ENUM_164,
    DDRPHY_DIAGNOSTICC_ENUM_165,
    DDRPHY_DIAGNOSTICC_ENUM_166,
    DDRPHY_DIAGNOSTICC_ENUM_167,
    DDRPHY_DIAGNOSTICC_ENUM_168,
    DDRPHY_DIAGNOSTICC_ENUM_169,
    DDRPHY_DIAGNOSTICC_ENUM_170,
    DDRPHY_DIAGNOSTICC_ENUM_171,
    DDRPHY_DIAGNOSTICC_ENUM_172,
    DDRPHY_DIAGNOSTICC_ENUM_173,
    DDRPHY_DIAGNOSTICC_ENUM_174,
    DDRPHY_DIAGNOSTICC_ENUM_175,
    DDRPHY_DIAGNOSTICC_ENUM_176,
    DDRPHY_DIAGNOSTICC_ENUM_177,
    DDRPHY_DIAGNOSTICC_ENUM_178,
    DDRPHY_DIAGNOSTICC_ENUM_179,
    DDRPHY_DIAGNOSTICC_ENUM_180,
    DDRPHY_DIAGNOSTICC_ENUM_181,
    DDRPHY_DIAGNOSTICC_ENUM_182,
    DDRPHY_DIAGNOSTICC_ENUM_183,
    DDRPHY_DIAGNOSTICC_ENUM_184,
    DDRPHY_DIAGNOSTICC_ENUM_185,
    DDRPHY_DIAGNOSTICC_ENUM_186,
    DDRPHY_DIAGNOSTICC_ENUM_187,
    DDRPHY_DIAGNOSTICC_ENUM_188,
    DDRPHY_DIAGNOSTICC_ENUM_189,
    DDRPHY_DIAGNOSTICC_ENUM_190,
    DDRPHY_DIAGNOSTICC_ENUM_191,
    DDRPHY_DIAGNOSTICC_ENUM_192,
    DDRPHY_DIAGNOSTICC_ENUM_193,
    DDRPHY_DIAGNOSTICC_ENUM_194,
    DDRPHY_DIAGNOSTICC_ENUM_195,
    DDRPHY_DIAGNOSTICC_ENUM_196,
    DDRPHY_DIAGNOSTICC_ENUM_197,
    DDRPHY_DIAGNOSTICC_ENUM_198,
    DDRPHY_DIAGNOSTICC_ENUM_199,
    DDRPHY_DIAGNOSTICC_ENUM_200,
    DDRPHY_DIAGNOSTICC_ENUM_201,
    DDRPHY_DIAGNOSTICC_ENUM_202,
    DDRPHY_DIAGNOSTICC_ENUM_203,
    DDRPHY_DIAGNOSTICC_ENUM_204,
    DDRPHY_DIAGNOSTICC_ENUM_205,
    DDRPHY_DIAGNOSTICC_ENUM_206,
    DDRPHY_DIAGNOSTICC_ENUM_207,
    DDRPHY_DIAGNOSTICC_ENUM_208,
    DDRPHY_DIAGNOSTICC_ENUM_209,
    DDRPHY_DIAGNOSTICC_ENUM_210,
    DPI_INTFC_ENUM_0,
    DPI_INTFC_ENUM_1,
    DPI_INTFC_ENUM_2,
    DPI_INTFC_ENUM_3,
    DPI_INTFC_ENUM_4,
    DPI_INTFC_ENUM_5,
    DPI_INTFC_ENUM_6,
    DPI_INTFC_ENUM_7,
    DPI_INTFC_ENUM_8,
    DPI_INTFC_ENUM_9,
    DPI_INTFC_ENUM_10,
    DPI_INTFC_ENUM_11,
    DPI_INTFC_ENUM_12,
    DPI_INTFC_ENUM_13,
    DPI_INTFC_ENUM_14,
    DPI_INTFC_ENUM_15,
    DPI_INTFC_ENUM_16,
    DPI_INTFC_ENUM_17,
    DPI_INTFC_ENUM_18,
    DPI_INTFC_ENUM_19,
    DPI_INTFC_ENUM_20,
    DPI_INTFC_ENUM_21,
    DPI_INTFC_ENUM_22,
    DPI_INTFC_ENUM_23,
    DPI_INTFC_ENUM_24,
    DPI_INTFC_ENUM_25,
    DPI_INTFC_ENUM_26,
    DPI_INTFC_ENUM_27,
    DPI_INTFC_ENUM_28,
    DPI_INTFC_ENUM_29,
    DPI_INTFC_ENUM_30,
    DPI_INTFC_ENUM_31,
    DPI_INTFC_ENUM_32,
    DPI_INTFC_ENUM_33,
    DPI_INTFC_ENUM_34,
    DPI_INTFC_ENUM_35,
    DPI_INTFC_ENUM_36,
    DPI_INTFC_ENUM_37,
    DPI_INTFC_ENUM_38,
    DPI_INTFC_ENUM_39,
    DPI_INTFC_ENUM_40,
    DPI_INTFC_ENUM_41,
    DPI_INTFC_ENUM_42,
    DPI_INTFC_ENUM_43,
    DPI_INTFC_ENUM_44,
    DPI_INTFC_ENUM_45,
    DPI_INTFC_ENUM_46,
    DPI_INTFC_ENUM_47,
    DPI_INTFC_ENUM_48,
    DPI_INTFC_ENUM_49,
    DPI_INTFC_ENUM_50,
    DPI_INTFC_ENUM_51,
    DPI_INTFC_ENUM_52,
    DPI_INTFC_ENUM_53,
    DPI_INTFC_ENUM_54,
    DPI_INTFC_ENUM_55,
    DPI_INTFC_ENUM_56,
    DPI_INTFC_ENUM_57,
    DPI_INTFC_ENUM_58,
    DPI_INTFC_ENUM_59,
    DPI_INTFC_ENUM_60,
    DPI_INTFC_ENUM_61,
    DPI_INTFC_ENUM_62,
    DPI_INTFC_ENUM_63,
    DPI_INTFC_ENUM_64,
    DPI_INTFC_ENUM_65,
    DPI_INTFC_ENUM_66,
    DPI_INTFC_ENUM_67,
    DPI_INTFC_ENUM_68,
    DPI_INTFC_ENUM_69,
    DPI_INTFC_ENUM_70,
    DPI_INTFC_ENUM_71,
    DPI_INTFC_ENUM_72,
    DPI_INTFC_ENUM_73,
    DPI_INTFC_ENUM_74,
    DPI_INTFC_ENUM_75,
    DPI_INTFC_ENUM_76,
    DPI_INTFC_ENUM_77,
    DPI_INTFC_ENUM_78,
    DPI_INTFC_ENUM_79,
    DPI_INTFC_ENUM_80,
    DPI_INTFC_ENUM_81,
    DPI_INTFC_ENUM_82,
    DPI_INTFC_ENUM_83,
    DPI_INTFC_ENUM_84,
    DPI_INTFC_ENUM_85,
    DPI_INTFC_ENUM_86,
    DPI_INTFC_ENUM_87,
    DPI_INTFC_ENUM_88,
    DPI_INTFC_ENUM_89,
    DPI_INTFC_ENUM_90,
    DPI_INTFC_ENUM_91,
    DPI_INTFC_ENUM_92,
    DPI_INTFC_ENUM_93,
    DPI_INTFC_ENUM_94,
    DPI_INTFC_ENUM_95,
    DPI_INTFC_ENUM_96,
    DPI_INTFC_ENUM_97,
    DPI_INTFC_ENUM_98,
    DPI_INTFC_ENUM_99,
    DPI_INTFC_ENUM_100,
    DPI_INTFC_ENUM_101,
    DPI_INTFC_ENUM_102,
    DPI_INTFC_ENUM_103,
    DPI_INTFC_ENUM_104,
    DPI_INTFC_ENUM_105,
    DPI_INTFC_ENUM_106,
    DPI_INTFC_ENUM_107,
    DPI_INTFC_ENUM_108,
    DPI_INTFC_ENUM_109,
    DPI_INTFC_ENUM_110,
    DPI_INTFC_ENUM_111,
    DPI_INTFC_ENUM_112,
    DPI_INTFC_ENUM_113,
    DPI_INTFC_ENUM_114,
    DPI_INTFC_ENUM_115,
    DPI_INTFC_ENUM_116,
    DPI_INTFC_ENUM_117,
    DPI_INTFC_ENUM_118,
    DPI_INTFC_ENUM_119,
    DPI_INTFC_ENUM_120,
    DPI_INTFC_ENUM_121,
    DPI_INTFC_ENUM_122,
    DPI_INTFC_ENUM_123,
    DPI_INTFC_ENUM_124,
    DPI_INTFC_ENUM_125,
    DPI_INTFC_ENUM_126,
    DPI_INTFC_ENUM_127,
    DPI_INTFC_ENUM_128,
    DPI_INTFC_ENUM_129,
    DPI_INTFC_ENUM_130,
    DPI_INTFC_ENUM_131,
    DPI_INTFC_ENUM_132,
    DPI_INTFC_ENUM_133,
    DPI_INTFC_ENUM_134,
    DPI_INTFC_ENUM_135,
    DPI_INTFC_ENUM_136,
    DPI_INTFC_ENUM_137,
    DPI_INTFC_ENUM_138,
    DPI_INTFC_ENUM_139,
    DPI_INTFC_ENUM_140,
    DPI_INTFC_ENUM_141,
    DPI_INTFC_ENUM_142,
    DPI_INTFC_ENUM_143,
    DPI_INTFC_ENUM_144,
    DPI_INTFC_ENUM_145,
    DPI_INTFC_ENUM_146,
    DPI_INTFC_ENUM_147,
    DPI_INTFC_ENUM_148,
    DPI_INTFC_ENUM_149,
    DPI_INTFC_ENUM_150,
    DPI_INTFC_ENUM_151,
    DPI_INTFC_ENUM_152,
    DPI_INTFC_ENUM_153,
    DPI_INTFC_ENUM_154,
    DPI_INTFC_ENUM_155,
    DPI_INTFC_ENUM_156,
    DPI_INTFC_ENUM_157,
    DPI_INTFC_ENUM_158,
    DPI_INTFC_ENUM_159,
    DPI_INTFC_ENUM_160,
    DPI_INTFC_ENUM_161,
    DPI_INTFC_ENUM_162,
    DPI_INTFC_ENUM_163,
    DPI_INTFC_ENUM_164,
    DPI_INTFC_ENUM_165,
    DPI_INTFC_ENUM_166,
    DPI_INTFC_ENUM_167,
    DPI_INTFC_ENUM_168,
    DPI_INTFC_ENUM_169,
    DPI_INTFC_ENUM_170,
    DPI_INTFC_ENUM_171,
    NUM_TRACE_ENTRIES,
} trace_entry_enum;

#define DDRPHY_SETMSDGC_0 DDRPHY_SETMSDGC_ENUM_0, "", "Start of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_1 DDRPHY_SETMSDGC_ENUM_1, "", "End of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_0 DDRPHY_SETMSDGC_ENUM_0, "", "Start of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_1 DDRPHY_SETMSDGC_ENUM_1, "", "End of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_0 DDRPHY_SETMSDGC_ENUM_0, "", "Start of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_1 DDRPHY_SETMSDGC_ENUM_1, "", "End of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_0 DDRPHY_SETMSDGC_ENUM_0, "", "Start of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_1 DDRPHY_SETMSDGC_ENUM_1, "", "End of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_0 DDRPHY_SETMSDGC_ENUM_0, "", "Start of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_1 DDRPHY_SETMSDGC_ENUM_1, "", "End of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_0 DDRPHY_SETMSDGC_ENUM_0, "", "Start of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_1 DDRPHY_SETMSDGC_ENUM_1, "", "End of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_0 DDRPHY_SETMSDGC_ENUM_0, "", "Start of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_1 DDRPHY_SETMSDGC_ENUM_1, "", "End of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_0 DDRPHY_SETMSDGC_ENUM_0, "", "Start of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_1 DDRPHY_SETMSDGC_ENUM_1, "", "End of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_0 DDRPHY_SETMSDGC_ENUM_0, "", "Start of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_1 DDRPHY_SETMSDGC_ENUM_1, "", "End of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_0 DDRPHY_SETMSDGC_ENUM_0, "", "Start of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_1 DDRPHY_SETMSDGC_ENUM_1, "", "End of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_0 DDRPHY_SETMSDGC_ENUM_0, "", "Start of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_1 DDRPHY_SETMSDGC_ENUM_1, "", "End of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_0 DDRPHY_SETMSDGC_ENUM_0, "", "Start of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_1 DDRPHY_SETMSDGC_ENUM_1, "", "End of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_0 DDRPHY_SETMSDGC_ENUM_0, "", "Start of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_1 DDRPHY_SETMSDGC_ENUM_1, "", "End of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_0 DDRPHY_SETMSDGC_ENUM_0, "", "Start of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_1 DDRPHY_SETMSDGC_ENUM_1, "", "End of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_0 DDRPHY_SETMSDGC_ENUM_0, "", "Start of ddrphy_setMsdg()\n"
#define DDRPHY_SETMSDGC_1 DDRPHY_SETMSDGC_ENUM_1, "", "End of ddrphy_setMsdg()\n"
#define DDRPHY_DFIBISTC_0 DDRPHY_DFIBISTC_ENUM_0, "%0x %0x %0x", "DDR DEBUG:     ddrSetBistMask(0x%0x, 0x%0x, 0x%0x)\n"
#define DDRPHY_DFIBISTC_1 DDRPHY_DFIBISTC_ENUM_1, "", "ddrBistSetup: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_DFIBISTC_2 DDRPHY_DFIBISTC_ENUM_2, "", "ddrBistSetup: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_DFIBISTC_3 DDRPHY_DFIBISTC_ENUM_3, "", "ddrBistSetup: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_DFIBISTC_4 DDRPHY_DFIBISTC_ENUM_4, "", "ddrBistSetup: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_DFIBISTC_5 DDRPHY_DFIBISTC_ENUM_5, "", "ddrBistSetup: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_DFIBISTC_6 DDRPHY_DFIBISTC_ENUM_6, "", "ddrBistSetup: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_DFIBISTC_7 DDRPHY_DFIBISTC_ENUM_7, "", "ddrBistSetup: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_DFIBISTC_8 DDRPHY_DFIBISTC_ENUM_8, "", "ddrBistSetup: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_DFIBISTC_9 DDRPHY_DFIBISTC_ENUM_9, "", "ddrBistSetup: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_DFIBISTC_10 DDRPHY_DFIBISTC_ENUM_10, "", "ddrBistSetup: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_DFIBISTC_11 DDRPHY_DFIBISTC_ENUM_11, "", "ddrBistSetup: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_DFIBISTC_12 DDRPHY_DFIBISTC_ENUM_12, "", "ddrBistSetup: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_DFIBISTC_13 DDRPHY_DFIBISTC_ENUM_13, "", "DDR DEBUG: DFI BIST FAILURE SUMMARY:\n"
#define DDRPHY_DFIBISTC_14 DDRPHY_DFIBISTC_ENUM_14, "%d", "DDR DEBUG:     Number of Word Errors = %d\n"
#define DDRPHY_DFIBISTC_15 DDRPHY_DFIBISTC_ENUM_15, "%d", "DDR DEBUG:     Parity Error = %d\n"
#define DDRPHY_DFIBISTC_16 DDRPHY_DFIBISTC_ENUM_16, "%d", "DDR DEBUG:     Alert_N value = %d\n"
#define DDRPHY_DFIBISTC_17 DDRPHY_DFIBISTC_ENUM_17, "%04x %08x %08x", "DDR DEBUG:     Bit Failures = 0x%04x_%08x_%08x\n"
#define DDRPHY_DFIBISTC_18 DDRPHY_DFIBISTC_ENUM_18, "%04x %08x %08x", "DDR DEBUG:     Expected Data = 0x%04x_%08x_%08x\n"
#define DDRPHY_DFIBISTC_19 DDRPHY_DFIBISTC_ENUM_19, "%04x %08x %08x", "DDR DEBUG:     Actual Data = 0x%04x_%08x_%08x\n"
#define DDRPHY_DFIBISTC_20 DDRPHY_DFIBISTC_ENUM_20, "%d", "DDR DEBUG:     Failed Rank(s) = %d\n"
#define DDRPHY_DFIBISTC_21 DDRPHY_DFIBISTC_ENUM_21, "%d", "DDR DEBUG:     Failed Logic Rank = %d\n"
#define DDRPHY_DFIBISTC_22 DDRPHY_DFIBISTC_ENUM_22, "%d", "DDR DEBUG:     Failed Bank Group = %d\n"
#define DDRPHY_DFIBISTC_23 DDRPHY_DFIBISTC_ENUM_23, "%d", "DDR DEBUG:     Failed Bank = %d\n"
#define DDRPHY_DFIBISTC_24 DDRPHY_DFIBISTC_ENUM_24, "%d", "DDR DEBUG:     Failed Column Address = %d\n"
#define DDRPHY_DFIBISTC_25 DDRPHY_DFIBISTC_ENUM_25, "%d", "DDR DEBUG:     Failed Row Address = %d\n"
#define DDRPHY_DFIBISTC_26 DDRPHY_DFIBISTC_ENUM_26, "%04x %08x %08x", "DDR DEBUG:     Write mask = 0x%04x_%08x_%08x\n"
#define DDRPHY_DFIBISTC_27 DDRPHY_DFIBISTC_ENUM_27, "%04x %08x %08x", "DDR DEBUG:     Read mask = 0x%04x_%08x_%08x\n"
#define DDRPHY_DFIBISTC_28 DDRPHY_DFIBISTC_ENUM_28, "%d", "DDR DEBUG:     Pattern = %d\n"
#define DDRPHY_DFIBISTC_29 DDRPHY_DFIBISTC_ENUM_29, "%d", "DDR DEBUG:     Size = %d\n"
#define DDRPHY_DFIBISTC_30 DDRPHY_DFIBISTC_ENUM_30, "", "DDR DEBUG: DFI BIST SUCCESS:\n"
#define DDRPHY_DFIBISTC_31 DDRPHY_DFIBISTC_ENUM_31, "", "// ####################################################\n"
#define DDRPHY_DFIBISTC_32 DDRPHY_DFIBISTC_ENUM_32, "", "// \n"
#define DDRPHY_DFIBISTC_33 DDRPHY_DFIBISTC_ENUM_33, "", "// Printing Setup of DFI BIST\n"
#define DDRPHY_DFIBISTC_34 DDRPHY_DFIBISTC_ENUM_34, "", "// \n"
#define DDRPHY_DFIBISTC_35 DDRPHY_DFIBISTC_ENUM_35, "", "// ####################################################\n"
#define DDRPHY_DFIBISTC_36 DDRPHY_DFIBISTC_ENUM_36, "%d", "bistSetup.addressTest = %d\n"
#define DDRPHY_DFIBISTC_37 DDRPHY_DFIBISTC_ENUM_37, "%d", "bistSetup.addrIncr = %d\n"
#define DDRPHY_DFIBISTC_38 DDRPHY_DFIBISTC_ENUM_38, "%d", "bistSetup.rankIndex = %d\n"
#define DDRPHY_DFIBISTC_39 DDRPHY_DFIBISTC_ENUM_39, "%d", "bistSetup.cid = %d\n"
#define DDRPHY_DFIBISTC_40 DDRPHY_DFIBISTC_ENUM_40, "%d", "bistSetup.bank = %d\n"
#define DDRPHY_DFIBISTC_41 DDRPHY_DFIBISTC_ENUM_41, "%d", "bistSetup.bg = %d\n"
#define DDRPHY_DFIBISTC_42 DDRPHY_DFIBISTC_ENUM_42, "%d", "bistSetup.rowAddr = %d\n"
#define DDRPHY_DFIBISTC_43 DDRPHY_DFIBISTC_ENUM_43, "%d", "bistSetup.startColAddr = %d\n"
#define DDRPHY_DFIBISTC_44 DDRPHY_DFIBISTC_ENUM_44, "%d", "bistSetup.length = %d\n"
#define DDRPHY_DFIBISTC_45 DDRPHY_DFIBISTC_ENUM_45, "%d", "bistSetup.numReadWrite = %d\n"
#define DDRPHY_DFIBISTC_46 DDRPHY_DFIBISTC_ENUM_46, "%d", "bistSetup.patternStyle = %d\n"
#define DDRPHY_DFIBISTC_47 DDRPHY_DFIBISTC_ENUM_47, "%d", "bistSetup.addressMode = %d\n"
#define DDRPHY_DFIBISTC_48 DDRPHY_DFIBISTC_ENUM_48, "%d", "bistSetup.dqsJitter = %d\n"
#define DDRPHY_DFIBISTC_49 DDRPHY_DFIBISTC_ENUM_49, "%d", "bistSetup.tPRE = %d\n"
#define DDRPHY_DFIBISTC_50 DDRPHY_DFIBISTC_ENUM_50, "%d", "bistSetup.tWrRd = %d\n"
#define DDRPHY_DFIBISTC_51 DDRPHY_DFIBISTC_ENUM_51, "%d", "bistSetup.tWrWr = %d\n"
#define DDRPHY_DFIBISTC_52 DDRPHY_DFIBISTC_ENUM_52, "%d", "bistSetup.tACT = %d\n"
#define DDRPHY_DFIBISTC_53 DDRPHY_DFIBISTC_ENUM_53, "%d", "bistSetup.tToPRE = %d\n"
#define DDRPHY_DFIBISTC_54 DDRPHY_DFIBISTC_ENUM_54, "%d", "bistSetup.tRdWr = %d\n"
#define DDRPHY_DFIBISTC_55 DDRPHY_DFIBISTC_ENUM_55, "%d", "bistSetup.tRdRd = %d\n"
#define DDRPHY_DFIBISTC_56 DDRPHY_DFIBISTC_ENUM_56, "%x", "bistSetup.userData0 = 0x%x\n"
#define DDRPHY_DFIBISTC_57 DDRPHY_DFIBISTC_ENUM_57, "%x", "bistSetup.userData1 = 0x%x\n"
#define DDRPHY_DFIBISTC_58 DDRPHY_DFIBISTC_ENUM_58, "%d", "bistSetup.datamaskTest = %d\n"
#define DDRPHY_DFIBISTC_59 DDRPHY_DFIBISTC_ENUM_59, "%d", "bistSetup.crossRkTest = %d\n"
#define DDRPHY_DFIBISTC_60 DDRPHY_DFIBISTC_ENUM_60, "%d", "bistSetup.crossRkMax = %d\n"
#define DDRPHY_DFIBISTC_61 DDRPHY_DFIBISTC_ENUM_61, "%x", "bistSetup.crossRkCmd = 0x%x\n"
#define DDRPHY_DFIBISTC_62 DDRPHY_DFIBISTC_ENUM_62, "%d", "bistSetup.crossRkRk = %d\n"
#define DDRPHY_DFIBISTC_63 DDRPHY_DFIBISTC_ENUM_63, "%d", "bistSetup.crossRkCid = %d\n"
#define DDRPHY_DFIBISTC_64 DDRPHY_DFIBISTC_ENUM_64, "%d", "bistSetup.crossRkLength = %d\n"
#define DDRPHY_DFIBISTC_65 DDRPHY_DFIBISTC_ENUM_65, "%d", "bistSetup.cabusMode = %d\n"
#define DDRPHY_DFIBISTC_66 DDRPHY_DFIBISTC_ENUM_66, "%x", "bistSetup.writeMask_31_00 = 0x%x\n"
#define DDRPHY_DFIBISTC_67 DDRPHY_DFIBISTC_ENUM_67, "%x", "bistSetup.writeMask_63_32 = 0x%x\n"
#define DDRPHY_DFIBISTC_68 DDRPHY_DFIBISTC_ENUM_68, "%x", "bistSetup.writeMask_79_64 = 0x%x\n"
#define DDRPHY_DFIBISTC_69 DDRPHY_DFIBISTC_ENUM_69, "%x", "bistSetup.readMask_31_00 = 0x%x\n"
#define DDRPHY_DFIBISTC_70 DDRPHY_DFIBISTC_ENUM_70, "%x", "bistSetup.readMask_63_32 = 0x%x\n"
#define DDRPHY_DFIBISTC_71 DDRPHY_DFIBISTC_ENUM_71, "%x", "bistSetup.readMask_79_64 = 0x%x\n"
#define DDRPHY_DFIBISTC_72 DDRPHY_DFIBISTC_ENUM_72, "", "ddrRunBistCmd: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_DFIBISTC_73 DDRPHY_DFIBISTC_ENUM_73, "", "ddrRunBistCmd: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_DFIBISTC_74 DDRPHY_DFIBISTC_ENUM_74, "", "ddrRunBistCmd: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_DFIBISTC_75 DDRPHY_DFIBISTC_ENUM_75, "", "ddrRunBistCmd: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_DFIBISTC_76 DDRPHY_DFIBISTC_ENUM_76, "", "ddrRunBistCmd: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_DFIBISTC_77 DDRPHY_DFIBISTC_ENUM_77, "", "ddrRunBistCmd: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_DFIBISTC_78 DDRPHY_DFIBISTC_ENUM_78, "", "ddrRunBistCmd: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_DFIBISTC_79 DDRPHY_DFIBISTC_ENUM_79, "", "ddrRunBistCmd: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_DFIBISTC_80 DDRPHY_DFIBISTC_ENUM_80, "", "ddrRunBistCmd: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_DFIBISTC_81 DDRPHY_DFIBISTC_ENUM_81, "", "ddrRunBistCmd: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_DFIBISTC_82 DDRPHY_DFIBISTC_ENUM_82, "", "ddrRunBistCmd: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_DFIBISTC_83 DDRPHY_DFIBISTC_ENUM_83, "", "ddrRunBistCmd: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_DFIBISTC_84 DDRPHY_DFIBISTC_ENUM_84, "%x", "ddrWaitForPhyWrapBitmask() rc=0x%x\n"
#define DDRPHY_DFIBISTC_85 DDRPHY_DFIBISTC_ENUM_85, "", "C domain (ddrBist): Entering ddrBistMRLTrainingEntry()\n"
#define DDRPHY_DFIBISTC_86 DDRPHY_DFIBISTC_ENUM_86, "%x", "ddrBistZQCL(csn = 0x%x)\n"
#define DDRPHY_DFIBISTC_87 DDRPHY_DFIBISTC_ENUM_87, "%x", "ddrBistZQCL Error! csn = 0x%x\n"
#define DDRPHY_DFIBISTC_88 DDRPHY_DFIBISTC_ENUM_88, "%x %d", "ddrBistREF(csn = 0x%x, cid = %d)\n"
#define DDRPHY_DFIBISTC_89 DDRPHY_DFIBISTC_ENUM_89, "%x %d", "ddrBistREF Error! csn = 0x%x, cid = %d\n"
#define DDRPHY_DFIBISTC_90 DDRPHY_DFIBISTC_ENUM_90, "", "C domain (ddrBist): Exiting ddrBistMRLTrainingEntry()\n"
#define DDRPHY_DFIBISTC_91 DDRPHY_DFIBISTC_ENUM_91, "", "C domain (ddrBist): Exiting ddrBistMRLTrainingExit()\n"
#define DDRPHY_DFIBISTC_92 DDRPHY_DFIBISTC_ENUM_92, "%x %x", "ddrBistSRE(csn = 0x%x, cke = 0x%x)\n"
#define DDRPHY_DFIBISTC_93 DDRPHY_DFIBISTC_ENUM_93, "%x %x", "ddrBistSRE Error! csn = 0x%x, cke = 0x%x\n"
#define DDRPHY_DFIBISTC_94 DDRPHY_DFIBISTC_ENUM_94, "%x %x", "ddrBistSRE(csn = 0x%x, cke = 0x%x)\n"
#define DDRPHY_DFIBISTC_95 DDRPHY_DFIBISTC_ENUM_95, "%x %x", "ddrBistSRE Error! csn = 0x%x, cke = 0x%x\n"
#define DDRPHY_DFIBISTC_96 DDRPHY_DFIBISTC_ENUM_96, "", "C domain (ddrBist): Exiting ddrBistMRLTrainingExit()\n"
#define DDRPHY_DFIBISTC_97 DDRPHY_DFIBISTC_ENUM_97, "", "// ####################################################\n"
#define DDRPHY_DFIBISTC_98 DDRPHY_DFIBISTC_ENUM_98, "", "// \n"
#define DDRPHY_DFIBISTC_99 DDRPHY_DFIBISTC_ENUM_99, "\"%s\"", "// Printing MRL Training Status = %s\n"
#define DDRPHY_DFIBISTC_100 DDRPHY_DFIBISTC_ENUM_100, "%d", "// DFIMRL_DDRCLK is set to %d\n"
#define DDRPHY_DFIBISTC_101 DDRPHY_DFIBISTC_ENUM_101, "%x", "// Selected pattern 0x%x\n"
#define DDRPHY_DFIBISTC_102 DDRPHY_DFIBISTC_ENUM_102, "%d %x", "// Rank %d: Failed pattern 0x%x\n"
#define DDRPHY_DFIBISTC_103 DDRPHY_DFIBISTC_ENUM_103, "", "// \n"
#define DDRPHY_DFIBISTC_104 DDRPHY_DFIBISTC_ENUM_104, "", "// ####################################################\n"
#define DDRPHY_DFIBISTC_105 DDRPHY_DFIBISTC_ENUM_105, "", "C Domain (ddrBist): Entered ddrBistMRLTrainingRun\n"
#define DDRPHY_DFIBISTC_106 DDRPHY_DFIBISTC_ENUM_106, "%x", "ddrBistRunningMRLTraining timeout, rc = 0x%x\n"
#define DDRPHY_DFIBISTC_107 DDRPHY_DFIBISTC_ENUM_107, "%x", "ddrBistRunningMRLTraining timeout, rc = 0x%x\n"
#define DDRPHY_DFIBISTC_108 DDRPHY_DFIBISTC_ENUM_108, "%d", "ddrBistMRLTrainingRun search finished: trained DFIMRL_DDRCLK = %d\n"
#define DDRPHY_DFIBISTC_109 DDRPHY_DFIBISTC_ENUM_109, "%d", "ddrBistMRLTrainingRun search finished: trained DFIMRL_DDRCLK = %d and passes, The lowest value for DFIMRL_DDRCLK.\n"
#define DDRPHY_DFIBISTC_110 DDRPHY_DFIBISTC_ENUM_110, "%d", "ddrBistMRLTrainingRun search continues: passing DFIMRL_DDRCLK = %d\n"
#define DDRPHY_DFIBISTC_111 DDRPHY_DFIBISTC_ENUM_111, "%x", "ddrBistRunningMRLTraining timeout, rc = 0x%x\n"
#define DDRPHY_DFIBISTC_112 DDRPHY_DFIBISTC_ENUM_112, "%x", "Save DFIMRL_DDRCLK_trained = 0x%x\n"
#define DDRPHY_DFIBISTC_113 DDRPHY_DFIBISTC_ENUM_113, "", "C Domain (ddrBist): Exiting ddrBistMRLTrainingRun\n"
#define DDRPHY_DFIBISTC_114 DDRPHY_DFIBISTC_ENUM_114, "%d %d %d", "Starting bist run, rank = %d, ddrRunBistSequence(pattern = %d, Timeout = %d)\n"
#define DDRPHY_DFIBISTC_115 DDRPHY_DFIBISTC_ENUM_115, "%d %d %x", "Bist Run Failed: rank = %d, fail = %d, failing DFIMRL_DDRCLK = 0x%x\n"
#define DDRPHY_DFIBISTC_116 DDRPHY_DFIBISTC_ENUM_116, "%d %d %x", "BIST Run Passed: rank = %d, fail = %d, passing DFIMRL_DDRCLK = 0x%x\n"
#define DDRPHY_DFIBISTC_117 DDRPHY_DFIBISTC_ENUM_117, "%x", "ddrRunBistSequence timeout, rc = 0x%x\n"
#define DDRPHY_GETMB_DDR4LRC_0 DDRPHY_GETMB_DDR4LRC_ENUM_0, "\"%s\"", "[ddrphy_getMb_DDR4LR_1D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_GETMB_DDR4LRC_1 DDRPHY_GETMB_DDR4LRC_ENUM_1, "%d \"%s\" %x", "[ddrphy_getMb_DDR4LR_1D]: Getting mb_DDR4LR_1D[%d]->%s = 0x%x\n"
#define DDRPHY_GETMB_DDR4LRC_2 DDRPHY_GETMB_DDR4LRC_ENUM_2, "\"%s\"", "[ddrphy_getMb_DDR4LR_2D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_GETMB_DDR4LRC_3 DDRPHY_GETMB_DDR4LRC_ENUM_3, "%d \"%s\" %x", "[ddrphy_getMb_DDR4LR_2D]: Getting mb_DDR4LR_2D[%d]->%s = 0x%x\n"
#define DDRPHY_GETMB_DDR4RC_0 DDRPHY_GETMB_DDR4RC_ENUM_0, "\"%s\"", "[ddrphy_getMb_DDR4R_1D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_GETMB_DDR4RC_1 DDRPHY_GETMB_DDR4RC_ENUM_1, "%d \"%s\" %x", "[ddrphy_getMb_DDR4R_1D]: Getting mb_DDR4R_1D[%d]->%s = 0x%x\n"
#define DDRPHY_GETMB_DDR4RC_2 DDRPHY_GETMB_DDR4RC_ENUM_2, "\"%s\"", "[ddrphy_getMb_DDR4R_2D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_GETMB_DDR4RC_3 DDRPHY_GETMB_DDR4RC_ENUM_3, "%d \"%s\" %x", "[ddrphy_getMb_DDR4R_2D]: Getting mb_DDR4R_2D[%d]->%s = 0x%x\n"
#define DDRPHY_GETMB_DDR4UC_0 DDRPHY_GETMB_DDR4UC_ENUM_0, "\"%s\"", "[ddrphy_getMb_DDR4U_1D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_GETMB_DDR4UC_1 DDRPHY_GETMB_DDR4UC_ENUM_1, "%d \"%s\" %x", "[ddrphy_getMb_DDR4U_1D]: Getting mb_DDR4U_1D[%d]->%s = 0x%x\n"
#define DDRPHY_GETMB_DDR4UC_2 DDRPHY_GETMB_DDR4UC_ENUM_2, "\"%s\"", "[ddrphy_getMb_DDR4U_2D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_GETMB_DDR4UC_3 DDRPHY_GETMB_DDR4UC_ENUM_3, "%d \"%s\" %x", "[ddrphy_getMb_DDR4U_2D]: Getting mb_DDR4U_2D[%d]->%s = 0x%x\n"
#define DDRPHY_GETUSERINPUTC_0 DDRPHY_GETUSERINPUTC_ENUM_0, "\"%s\"", "[ddrphy_getUserInput]: ERROR: unknown phyinit field name '%s'\n"
#define DDRPHY_GETUSERINPUTC_1 DDRPHY_GETUSERINPUTC_ENUM_1, "\"%s\" %x", "[ddrphy_getUserInput]: Getting PHYINIT field '%s' = 0x%x\n"
#define DDRPHY_GET_MAILC_0 DDRPHY_GET_MAILC_ENUM_0, "", "\n//########## MAJOR MESSAGE #################\n"
#define DDRPHY_GET_MAILC_1 DDRPHY_GET_MAILC_ENUM_1, "", "MAJOR MESSAGE: Training has run successfully (firmware complete)\n"
#define DDRPHY_GET_MAILC_2 DDRPHY_GET_MAILC_ENUM_2, "", "MAJOR MESSAGE: Training has failed (firmware complete)\n"
#define DDRPHY_GET_MAILC_3 DDRPHY_GET_MAILC_ENUM_3, "", "MAJOR MESSAGE: End of Initialization\n"
#define DDRPHY_GET_MAILC_4 DDRPHY_GET_MAILC_ENUM_4, "", "MAJOR MESSAGE: End of fine write leveling\n"
#define DDRPHY_GET_MAILC_5 DDRPHY_GET_MAILC_ENUM_5, "", "MAJOR MESSAGE: End of read enable training\n"
#define DDRPHY_GET_MAILC_6 DDRPHY_GET_MAILC_ENUM_6, "", "MAJOR MESSAGE: End of read delay center optimization\n"
#define DDRPHY_GET_MAILC_7 DDRPHY_GET_MAILC_ENUM_7, "", "MAJOR MESSAGE: End of write delay center optimization\n"
#define DDRPHY_GET_MAILC_8 DDRPHY_GET_MAILC_ENUM_8, "", "MAJOR MESSAGE: End of 2D read delay/voltage center optimization\n"
#define DDRPHY_GET_MAILC_9 DDRPHY_GET_MAILC_ENUM_9, "", "MAJOR MESSAGE: End of 2D write delay/voltage center optimization\n"
#define DDRPHY_GET_MAILC_10 DDRPHY_GET_MAILC_ENUM_10, "", "MAJOR MESSAGE: End of max read latency training\n"
#define DDRPHY_GET_MAILC_11 DDRPHY_GET_MAILC_ENUM_11, "", "MAJOR MESSAGE: End of read dq deskew training\n"
#define DDRPHY_GET_MAILC_12 DDRPHY_GET_MAILC_ENUM_12, "", "MAJOR MESSAGE: End of LCDL offset calibration\n"
#define DDRPHY_GET_MAILC_13 DDRPHY_GET_MAILC_ENUM_13, "", "MAJOR MESSAGE: End of LRDIMM Specific training (DWL, MREP, MRD and MWD)\n"
#define DDRPHY_GET_MAILC_14 DDRPHY_GET_MAILC_ENUM_14, "", "MAJOR MESSAGE: End of CA training\n"
#define DDRPHY_GET_MAILC_15 DDRPHY_GET_MAILC_ENUM_15, "", "MAJOR MESSAGE: End of MPR read delay center optimization\n"
#define DDRPHY_GET_MAILC_16 DDRPHY_GET_MAILC_ENUM_16, "", "MAJOR MESSAGE: End of Write leveling coarse delay\n"
#define DDRPHY_GET_MAILC_17 DDRPHY_GET_MAILC_ENUM_17, "", "MAJOR MESSAGE: Start streaming message mode\n"
#define DDRPHY_GET_MAILC_18 DDRPHY_GET_MAILC_ENUM_18, "", "MAJOR MESSAGE: Unrecognized Major Message\n"
#define DDRPHY_GET_MAILC_19 DDRPHY_GET_MAILC_ENUM_19, "", "\n//########## MAJOR MESSAGE #################\n"
#define DDRPHY_GET_MAILC_21 DDRPHY_GET_MAILC_ENUM_21, "", "\n//########## STREAM MESSAGE #################\n"
#define DDRPHY_GET_MAILC_23 DDRPHY_GET_MAILC_ENUM_23, "\"%s\" %d", "%s %d\n"
#define DDRPHY_GET_MAILC_25 DDRPHY_GET_MAILC_ENUM_25, "\"%s\" %d %d", "%s %d %d\n"
#define DDRPHY_GET_MAILC_27 DDRPHY_GET_MAILC_ENUM_27, "\"%s\" %d %d %d", "%s %d %d %d\n"
#define DDRPHY_GET_MAILC_29 DDRPHY_GET_MAILC_ENUM_29, "\"%s\" %d %d %d %d", "%s%d %d %d %d\n"
#define DDRPHY_GET_MAILC_31 DDRPHY_GET_MAILC_ENUM_31, "\"%s\" %d %d %d %d %d", "%s %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_33 DDRPHY_GET_MAILC_ENUM_33, "\"%s\" %d %d %d %d %d %d", "%s %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_35 DDRPHY_GET_MAILC_ENUM_35, "\"%s\" %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_37 DDRPHY_GET_MAILC_ENUM_37, "\"%s\" %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_39 DDRPHY_GET_MAILC_ENUM_39, "\"%s\" %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_41 DDRPHY_GET_MAILC_ENUM_41, "\"%s\" %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_43 DDRPHY_GET_MAILC_ENUM_43, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_45 DDRPHY_GET_MAILC_ENUM_45, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_47 DDRPHY_GET_MAILC_ENUM_47, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_49 DDRPHY_GET_MAILC_ENUM_49, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_51 DDRPHY_GET_MAILC_ENUM_51, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_53 DDRPHY_GET_MAILC_ENUM_53, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_55 DDRPHY_GET_MAILC_ENUM_55, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_57 DDRPHY_GET_MAILC_ENUM_57, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_59 DDRPHY_GET_MAILC_ENUM_59, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_61 DDRPHY_GET_MAILC_ENUM_61, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_63 DDRPHY_GET_MAILC_ENUM_63, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_65 DDRPHY_GET_MAILC_ENUM_65, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_67 DDRPHY_GET_MAILC_ENUM_67, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_69 DDRPHY_GET_MAILC_ENUM_69, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_71 DDRPHY_GET_MAILC_ENUM_71, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_73 DDRPHY_GET_MAILC_ENUM_73, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_75 DDRPHY_GET_MAILC_ENUM_75, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_77 DDRPHY_GET_MAILC_ENUM_77, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_79 DDRPHY_GET_MAILC_ENUM_79, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_81 DDRPHY_GET_MAILC_ENUM_81, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_83 DDRPHY_GET_MAILC_ENUM_83, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_85 DDRPHY_GET_MAILC_ENUM_85, "\"%s\" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n"
#define DDRPHY_GET_MAILC_86 DDRPHY_GET_MAILC_ENUM_86, "", "Not supported stream message\n"
#define DDRPHY_GET_MAILC_87 DDRPHY_GET_MAILC_ENUM_87, "", "No data buffer provided to save eye.\n"
#define DDRPHY_GET_MAILC_88 DDRPHY_GET_MAILC_ENUM_88, "", "\n//########## STREAM MESSAGE #################\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_0 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_0, "\"%s\"", "[ddrphy_getMb_ATE]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_1 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_1, "%d \"%s\" %x", "[ddrphy_getMb_ATE]: Getting mb_ATE[%d]->%s = 0x%x\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_2 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_2, "\"%s\"", "[ddrphy_getMb_DDR4U_1D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_3 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_3, "%d \"%s\" %x", "[ddrphy_getMb_DDR4U_1D]: Getting mb_DDR4U_1D[%d]->%s = 0x%x\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_4 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_4, "\"%s\"", "[ddrphy_getMb_DDR4U_2D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_5 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_5, "%d \"%s\" %x", "[ddrphy_getMb_DDR4U_2D]: Getting mb_DDR4U_2D[%d]->%s = 0x%x\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_6 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_6, "\"%s\"", "[ddrphy_getMb_DDR4LR_1D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_7 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_7, "%d \"%s\" %x", "[ddrphy_getMb_DDR4LR_1D]: Getting mb_DDR4LR_1D[%d]->%s = 0x%x\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_8 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_8, "\"%s\"", "[ddrphy_getMb_DDR4LR_2D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_9 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_9, "%d \"%s\" %x", "[ddrphy_getMb_DDR4LR_2D]: Getting mb_DDR4LR_2D[%d]->%s = 0x%x\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_10 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_10, "\"%s\"", "[ddrphy_getMb_DDR4R_1D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_11 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_11, "%d \"%s\" %x", "[ddrphy_getMb_DDR4R_1D]: Getting mb_DDR4R_1D[%d]->%s = 0x%x\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_12 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_12, "\"%s\"", "[ddrphy_getMb_DDR4R_2D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_13 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_13, "%d \"%s\" %x", "[ddrphy_getMb_DDR4R_2D]: Getting mb_DDR4R_2D[%d]->%s = 0x%x\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_14 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_14, "\"%s\"", "[ddrphy_getMb_MDSLR_1D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_GET_MESSAGE_BLOCKC_15 DDRPHY_GET_MESSAGE_BLOCKC_ENUM_15, "%d \"%s\" %x", "[ddrphy_getMb_MDSLR_1D]: Getting mb_MDSLR_1D[%d]->%s = 0x%x\n"
#define DDRPHY_LOW_LEVEL_IOC_0 DDRPHY_LOW_LEVEL_IOC_ENUM_0, "%x %x", "C domain: DDR Read PHY: addr=0x%x data=0x%x\n"
#define DDRPHY_LOW_LEVEL_IOC_1 DDRPHY_LOW_LEVEL_IOC_ENUM_1, "%x %x", "C domain: DDR Write PHY: addr=0x%x data=0x%x\n"
#define DDRPHY_LOW_LEVEL_IOC_2 DDRPHY_LOW_LEVEL_IOC_ENUM_2, "%x %x", "C domain: DDR Read Wrapper: addr=0x%x data=0x%x\n"
#define DDRPHY_LOW_LEVEL_IOC_3 DDRPHY_LOW_LEVEL_IOC_ENUM_3, "%x %x", "C domain: DDR Write Wrapper: addr=0x%x data=0x%x\n"
#define DDRPHY_LOW_LEVEL_IOC_4 DDRPHY_LOW_LEVEL_IOC_ENUM_4, "%d", "C domain: wait for %d us\n"
#define DDRPHY_LOW_LEVEL_IOC_5 DDRPHY_LOW_LEVEL_IOC_ENUM_5, "%d", "C domain: wait for %d ns\n"
#define DDRPHY_LOW_LEVEL_IOC_6 DDRPHY_LOW_LEVEL_IOC_ENUM_6, "%d", "C domain: getCCount %d \n"
#define DDRPHY_LOW_LEVEL_IOC_7 DDRPHY_LOW_LEVEL_IOC_ENUM_7, "%x %x", "CUSTOMER_API_COMMENT: dwc_ddrphy_apb_wr(32'h%x,16'h%x);\n"
#define DDRPHY_LOW_LEVEL_IOC_8 DDRPHY_LOW_LEVEL_IOC_ENUM_8, "%x", "CUSTOMER_API_COMMENT: dwc_ddrphy_apb_rd(32'h%x);\n"
#define DDRPHY_LOW_LEVEL_IOC_9 DDRPHY_LOW_LEVEL_IOC_ENUM_9, "%08x %d %08x %08x", "CUSTOMER_API_COMMENT: wait_io_read16 start: addr=0x%08x, timeout_us=%d, bitMask=0x%08x, bitPattern=0x%08x\n"
#define DDRPHY_LOW_LEVEL_IOC_10 DDRPHY_LOW_LEVEL_IOC_ENUM_10, "%08x %d %08x %08x", "C domain: DDR POLLING start: addr=0x%08x, timeout_us=%d, bitMask=0x%08x, bitPattern=0x%08x\n"
#define DDRPHY_LOW_LEVEL_IOC_11 DDRPHY_LOW_LEVEL_IOC_ENUM_11, "%08x %d %08x %08x", "CUSTOMER_API_COMMENT: wait_io_read16 success: addr=0x%08x, timeout_us=%d, bitMask=0x%08x, bitPattern=0x%08x\n"
#define DDRPHY_LOW_LEVEL_IOC_12 DDRPHY_LOW_LEVEL_IOC_ENUM_12, "%08x %d %08x %08x", "C domain: DDR POLLING end: addr=0x%08x, timeout_us=%d, bitMask=0x%08x, bitPattern=0x%08x\n"
#define DDRPHY_LOW_LEVEL_IOC_13 DDRPHY_LOW_LEVEL_IOC_ENUM_13, "%08x %d %08x %08x", "CUSTOMER_API_COMMENT: wait_io_read16 timeout: addr=0x%08x, timeout_us=%d, bitMask=0x%08x, bitPattern=0x%08x\n"
#define DDRPHY_LOW_LEVEL_IOC_14 DDRPHY_LOW_LEVEL_IOC_ENUM_14, "%08x %d %08x %08x", "C domain: DDR POLLING timeout: addr=0x%08x, timeout_us=%d, bitMask=0x%08x, bitPattern=0x%08x\n"
#define DDRPHY_LOW_LEVEL_IOC_15 DDRPHY_LOW_LEVEL_IOC_ENUM_15, "%08x %d %08x %08x", "CUSTOMER_API_COMMENT: wait_io_read16 start: addr=0x%08x, timeout_us=%d, bitMask=0x%08x, bitPattern=0x%08x\n"
#define DDRPHY_LOW_LEVEL_IOC_16 DDRPHY_LOW_LEVEL_IOC_ENUM_16, "%08x %d %08x %08x", "C domain: DDR POLLING start: addr=0x%08x, timeout_us=%d, bitMask=0x%08x, bitPattern=0x%08x\n"
#define DDRPHY_LOW_LEVEL_IOC_17 DDRPHY_LOW_LEVEL_IOC_ENUM_17, "%08x %d %08x %08x", "CUSTOMER_API_COMMENT: wait_io_read16 success: addr=0x%08x, timeout_us=%d, bitMask=0x%08x, bitPattern=0x%08x\n"
#define DDRPHY_LOW_LEVEL_IOC_18 DDRPHY_LOW_LEVEL_IOC_ENUM_18, "%08x %d %08x %08x", "C domain: DDR POLLING end: addr=0x%08x, timeout_us=%d, bitMask=0x%08x, bitPattern=0x%08x\n"
#define DDRPHY_LOW_LEVEL_IOC_19 DDRPHY_LOW_LEVEL_IOC_ENUM_19, "%08x %d %08x %08x", "CUSTOMER_API_COMMENT: wait_io_read16 timeout: addr=0x%08x, timeout_us=%d, bitMask=0x%08x, bitPattern=0x%08x\n"
#define DDRPHY_LOW_LEVEL_IOC_20 DDRPHY_LOW_LEVEL_IOC_ENUM_20, "%08x %d %08x %08x", "C domain: DDR POLLING timeout: addr=0x%08x, timeout_us=%d, bitMask=0x%08x, bitPattern=0x%08x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_0 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_0, "%x", "mb_ATE.TestsToRun = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1, "%x", "mb_ATE.PassFailResults = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2, "%x", "mb_ATE.TestOptions = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3, "%x", "mb_ATE.Technology = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4, "%x", "mb_ATE.AteImemRevision = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5, "%x", "mb_ATE.AteDmemRevision = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6, "%x", "mb_ATE.NumDbytes = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_7 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_7, "%x", "mb_ATE.NumAnibs = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_8 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_8, "%x", "mb_ATE.NumBitsPerDbyte = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_9 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_9, "%x", "mb_ATE.X4Mode = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_10 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_10, "%x", "mb_ATE.CalDrvStr0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_11 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_11, "%x", "mb_ATE.Vref = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_12 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_12, "%x", "mb_ATE.DfiClkFreq = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_13 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_13, "%x", "mb_ATE.TxImpedanceDq = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_14 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_14, "%x", "mb_ATE.ATxImpedance = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_15 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_15, "%x", "mb_ATE.ContinuousCal = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_16 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_16, "%x", "mb_ATE.CalInterval = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_17 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_17, "%x", "mb_ATE.MemClkToggle = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_18 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_18, "%x", "mb_ATE.MemClkTime = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_19 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_19, "%x", "mb_ATE.LcdlClksToRun = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_20 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_20, "%x", "mb_ATE.LcdlStartPhase = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_21 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_21, "%x", "mb_ATE.LcdlEndPhase = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_22 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_22, "%x", "mb_ATE.LcdlStride = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_23 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_23, "%x", "mb_ATE.LcdlPassPercent = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_24 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_24, "%x", "mb_ATE.Lcdl0_ObserveCfg = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_25 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_25, "%x", "mb_ATE.Lcdl1_ObserveCfg = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_26 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_26, "%x", "mb_ATE.Lcdl2_ObserveCfg = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_27 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_27, "%x", "mb_ATE.Lcdl3_ObserveCfg = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_28 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_28, "%x", "mb_ATE.AcLoopLaneMask_01_00 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_29 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_29, "%x", "mb_ATE.AcLoopLaneMask_03_02 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_30 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_30, "%x", "mb_ATE.AcLoopLaneMask_05_04 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_31 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_31, "%x", "mb_ATE.AcLoopLaneMask_07_06 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_32 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_32, "%x", "mb_ATE.AcLoopLaneMask_09_08 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_33 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_33, "%x", "mb_ATE.AcLoopLaneMask_11_10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_34 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_34, "%x", "mb_ATE.AcLoop_rsvd_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_35 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_35, "%x", "mb_ATE.AcLoop_rsvd_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_36 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_36, "%x", "mb_ATE.AcLoopClksToRun = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_37 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_37, "%x", "mb_ATE.AcLoopDataRate = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_38 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_38, "%x", "mb_ATE.AcLoopCoreLoopBk = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_39 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_39, "%x", "mb_ATE.AcMinEyeWidth = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_40 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_40, "%x", "mb_ATE.DatLoopPatLen = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_41 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_41, "%x", "mb_ATE.DatLoopCoreLoopBk = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_42 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_42, "%x", "mb_ATE.MinPadLpbkPwr = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_43 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_43, "%x", "mb_ATE.DataLoop_rsvd_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_44 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_44, "%x", "mb_ATE.TxSlewRate = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_45 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_45, "%x", "mb_ATE.DqDqsRcvCntrl = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_46 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_46, "%x", "mb_ATE.TxDqsDly = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_47 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_47, "%x", "mb_ATE.RxEnDly = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_48 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_48, "%x", "mb_ATE.RxPBDly = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_49 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_49, "%x", "mb_ATE.VrefDAC0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_50 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_50, "%x", "mb_ATE.DatLoop1dminEyeWidth = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_51 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_51, "%x", "mb_ATE.DatLoop2dByte = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_52 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_52, "%x", "mb_ATE.DatLoop2dBit = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_53 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_53, "%x", "mb_ATE.DatLoop2dVrefIncr = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_54 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_54, "%x", "mb_ATE.TxCalBinP = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_55 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_55, "%x", "mb_ATE.TxCalBinN = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_56 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_56, "%x", "mb_ATE.CalPExt = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_57 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_57, "%x", "mb_ATE.CalNInt = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_58 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_58, "%x", "mb_ATE.CalCmpr5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_59 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_59, "%x", "mb_ATE.LcdlErrCnt_TxLn0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_60 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_60, "%x", "mb_ATE.LcdlErrCnt_TxLn0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_61 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_61, "%x", "mb_ATE.LcdlErrCnt_TxLn0_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_62 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_62, "%x", "mb_ATE.LcdlErrCnt_TxLn0_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_63 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_63, "%x", "mb_ATE.LcdlErrCnt_TxLn0_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_64 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_64, "%x", "mb_ATE.LcdlErrCnt_TxLn0_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_65 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_65, "%x", "mb_ATE.LcdlErrCnt_TxLn0_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_66 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_66, "%x", "mb_ATE.LcdlErrCnt_TxLn0_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_67 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_67, "%x", "mb_ATE.LcdlErrCnt_TxLn0_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_68 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_68, "%x", "mb_ATE.LcdlErrCnt_TxLn0_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_69 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_69, "%x", "mb_ATE.LcdlErrCnt_TxLn1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_70 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_70, "%x", "mb_ATE.LcdlErrCnt_TxLn1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_71 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_71, "%x", "mb_ATE.LcdlErrCnt_TxLn1_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_72 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_72, "%x", "mb_ATE.LcdlErrCnt_TxLn1_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_73 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_73, "%x", "mb_ATE.LcdlErrCnt_TxLn1_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_74 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_74, "%x", "mb_ATE.LcdlErrCnt_TxLn1_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_75 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_75, "%x", "mb_ATE.LcdlErrCnt_TxLn1_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_76 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_76, "%x", "mb_ATE.LcdlErrCnt_TxLn1_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_77 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_77, "%x", "mb_ATE.LcdlErrCnt_TxLn1_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_78 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_78, "%x", "mb_ATE.LcdlErrCnt_TxLn1_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_79 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_79, "%x", "mb_ATE.LcdlErrCnt_TxLn2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_80 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_80, "%x", "mb_ATE.LcdlErrCnt_TxLn2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_81 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_81, "%x", "mb_ATE.LcdlErrCnt_TxLn2_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_82 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_82, "%x", "mb_ATE.LcdlErrCnt_TxLn2_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_83 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_83, "%x", "mb_ATE.LcdlErrCnt_TxLn2_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_84 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_84, "%x", "mb_ATE.LcdlErrCnt_TxLn2_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_85 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_85, "%x", "mb_ATE.LcdlErrCnt_TxLn2_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_86 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_86, "%x", "mb_ATE.LcdlErrCnt_TxLn2_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_87 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_87, "%x", "mb_ATE.LcdlErrCnt_TxLn2_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_88 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_88, "%x", "mb_ATE.LcdlErrCnt_TxLn2_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_89 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_89, "%x", "mb_ATE.LcdlErrCnt_TxLn3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_90 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_90, "%x", "mb_ATE.LcdlErrCnt_TxLn3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_91 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_91, "%x", "mb_ATE.LcdlErrCnt_TxLn3_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_92 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_92, "%x", "mb_ATE.LcdlErrCnt_TxLn3_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_93 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_93, "%x", "mb_ATE.LcdlErrCnt_TxLn3_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_94 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_94, "%x", "mb_ATE.LcdlErrCnt_TxLn3_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_95 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_95, "%x", "mb_ATE.LcdlErrCnt_TxLn3_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_96 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_96, "%x", "mb_ATE.LcdlErrCnt_TxLn3_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_97 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_97, "%x", "mb_ATE.LcdlErrCnt_TxLn3_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_98 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_98, "%x", "mb_ATE.LcdlErrCnt_TxLn3_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_99 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_99, "%x", "mb_ATE.LcdlErrCnt_TxLn4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_100 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_100, "%x", "mb_ATE.LcdlErrCnt_TxLn4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_101 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_101, "%x", "mb_ATE.LcdlErrCnt_TxLn4_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_102 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_102, "%x", "mb_ATE.LcdlErrCnt_TxLn4_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_103 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_103, "%x", "mb_ATE.LcdlErrCnt_TxLn4_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_104 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_104, "%x", "mb_ATE.LcdlErrCnt_TxLn4_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_105 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_105, "%x", "mb_ATE.LcdlErrCnt_TxLn4_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_106 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_106, "%x", "mb_ATE.LcdlErrCnt_TxLn4_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_107 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_107, "%x", "mb_ATE.LcdlErrCnt_TxLn4_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_108 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_108, "%x", "mb_ATE.LcdlErrCnt_TxLn4_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_109 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_109, "%x", "mb_ATE.LcdlErrCnt_TxLn5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_110 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_110, "%x", "mb_ATE.LcdlErrCnt_TxLn5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_111 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_111, "%x", "mb_ATE.LcdlErrCnt_TxLn5_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_112 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_112, "%x", "mb_ATE.LcdlErrCnt_TxLn5_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_113 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_113, "%x", "mb_ATE.LcdlErrCnt_TxLn5_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_114 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_114, "%x", "mb_ATE.LcdlErrCnt_TxLn5_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_115 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_115, "%x", "mb_ATE.LcdlErrCnt_TxLn5_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_116 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_116, "%x", "mb_ATE.LcdlErrCnt_TxLn5_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_117 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_117, "%x", "mb_ATE.LcdlErrCnt_TxLn5_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_118 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_118, "%x", "mb_ATE.LcdlErrCnt_TxLn5_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_119 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_119, "%x", "mb_ATE.LcdlErrCnt_TxLn6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_120 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_120, "%x", "mb_ATE.LcdlErrCnt_TxLn6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_121 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_121, "%x", "mb_ATE.LcdlErrCnt_TxLn6_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_122 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_122, "%x", "mb_ATE.LcdlErrCnt_TxLn6_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_123 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_123, "%x", "mb_ATE.LcdlErrCnt_TxLn6_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_124 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_124, "%x", "mb_ATE.LcdlErrCnt_TxLn6_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_125 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_125, "%x", "mb_ATE.LcdlErrCnt_TxLn6_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_126 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_126, "%x", "mb_ATE.LcdlErrCnt_TxLn6_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_127 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_127, "%x", "mb_ATE.LcdlErrCnt_TxLn6_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_128 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_128, "%x", "mb_ATE.LcdlErrCnt_TxLn6_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_129 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_129, "%x", "mb_ATE.LcdlErrCnt_TxLn7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_130 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_130, "%x", "mb_ATE.LcdlErrCnt_TxLn7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_131 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_131, "%x", "mb_ATE.LcdlErrCnt_TxLn7_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_132 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_132, "%x", "mb_ATE.LcdlErrCnt_TxLn7_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_133 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_133, "%x", "mb_ATE.LcdlErrCnt_TxLn7_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_134 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_134, "%x", "mb_ATE.LcdlErrCnt_TxLn7_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_135 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_135, "%x", "mb_ATE.LcdlErrCnt_TxLn7_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_136 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_136, "%x", "mb_ATE.LcdlErrCnt_TxLn7_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_137 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_137, "%x", "mb_ATE.LcdlErrCnt_TxLn7_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_138 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_138, "%x", "mb_ATE.LcdlErrCnt_TxLn7_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_139 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_139, "%x", "mb_ATE.LcdlErrCnt_TxLn8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_140 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_140, "%x", "mb_ATE.LcdlErrCnt_TxLn8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_141 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_141, "%x", "mb_ATE.LcdlErrCnt_TxLn8_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_142 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_142, "%x", "mb_ATE.LcdlErrCnt_TxLn8_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_143 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_143, "%x", "mb_ATE.LcdlErrCnt_TxLn8_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_144 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_144, "%x", "mb_ATE.LcdlErrCnt_TxLn8_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_145 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_145, "%x", "mb_ATE.LcdlErrCnt_TxLn8_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_146 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_146, "%x", "mb_ATE.LcdlErrCnt_TxLn8_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_147 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_147, "%x", "mb_ATE.LcdlErrCnt_TxLn8_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_148 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_148, "%x", "mb_ATE.LcdlErrCnt_TxLn8_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_149 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_149, "%x", "mb_ATE.LcdlErrCnt_TxLn9_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_150 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_150, "%x", "mb_ATE.LcdlErrCnt_TxLn9_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_151 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_151, "%x", "mb_ATE.LcdlErrCnt_TxLn9_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_152 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_152, "%x", "mb_ATE.LcdlErrCnt_TxLn9_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_153 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_153, "%x", "mb_ATE.LcdlErrCnt_TxLn9_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_154 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_154, "%x", "mb_ATE.LcdlErrCnt_TxLn9_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_155 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_155, "%x", "mb_ATE.LcdlErrCnt_TxLn9_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_156 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_156, "%x", "mb_ATE.LcdlErrCnt_TxLn9_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_157 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_157, "%x", "mb_ATE.LcdlErrCnt_TxLn9_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_158 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_158, "%x", "mb_ATE.LcdlErrCnt_TxLn9_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_159 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_159, "%x", "mb_ATE.LcdlErrCnt_RxEn0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_160 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_160, "%x", "mb_ATE.LcdlErrCnt_RxEn0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_161 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_161, "%x", "mb_ATE.LcdlErrCnt_RxEn0_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_162 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_162, "%x", "mb_ATE.LcdlErrCnt_RxEn0_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_163 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_163, "%x", "mb_ATE.LcdlErrCnt_RxEn0_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_164 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_164, "%x", "mb_ATE.LcdlErrCnt_RxEn0_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_165 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_165, "%x", "mb_ATE.LcdlErrCnt_RxEn0_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_166 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_166, "%x", "mb_ATE.LcdlErrCnt_RxEn0_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_167 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_167, "%x", "mb_ATE.LcdlErrCnt_RxEn0_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_168 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_168, "%x", "mb_ATE.LcdlErrCnt_RxEn0_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_169 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_169, "%x", "mb_ATE.LcdlErrCnt_RxEn1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_170 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_170, "%x", "mb_ATE.LcdlErrCnt_RxEn1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_171 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_171, "%x", "mb_ATE.LcdlErrCnt_RxEn1_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_172 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_172, "%x", "mb_ATE.LcdlErrCnt_RxEn1_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_173 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_173, "%x", "mb_ATE.LcdlErrCnt_RxEn1_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_174 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_174, "%x", "mb_ATE.LcdlErrCnt_RxEn1_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_175 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_175, "%x", "mb_ATE.LcdlErrCnt_RxEn1_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_176 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_176, "%x", "mb_ATE.LcdlErrCnt_RxEn1_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_177 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_177, "%x", "mb_ATE.LcdlErrCnt_RxEn1_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_178 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_178, "%x", "mb_ATE.LcdlErrCnt_RxEn1_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_179 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_179, "%x", "mb_ATE.LcdlErrCnt_RxClk0C_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_180 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_180, "%x", "mb_ATE.LcdlErrCnt_RxClk0C_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_181 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_181, "%x", "mb_ATE.LcdlErrCnt_RxClk0C_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_182 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_182, "%x", "mb_ATE.LcdlErrCnt_RxClk0C_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_183 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_183, "%x", "mb_ATE.LcdlErrCnt_RxClk0C_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_184 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_184, "%x", "mb_ATE.LcdlErrCnt_RxClk0C_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_185 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_185, "%x", "mb_ATE.LcdlErrCnt_RxClk0C_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_186 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_186, "%x", "mb_ATE.LcdlErrCnt_RxClk0C_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_187 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_187, "%x", "mb_ATE.LcdlErrCnt_RxClk0C_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_188 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_188, "%x", "mb_ATE.LcdlErrCnt_RxClk0C_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_189 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_189, "%x", "mb_ATE.LcdlErrCnt_RxClk1C_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_190 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_190, "%x", "mb_ATE.LcdlErrCnt_RxClk1C_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_191 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_191, "%x", "mb_ATE.LcdlErrCnt_RxClk1C_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_192 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_192, "%x", "mb_ATE.LcdlErrCnt_RxClk1C_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_193 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_193, "%x", "mb_ATE.LcdlErrCnt_RxClk1C_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_194 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_194, "%x", "mb_ATE.LcdlErrCnt_RxClk1C_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_195 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_195, "%x", "mb_ATE.LcdlErrCnt_RxClk1C_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_196 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_196, "%x", "mb_ATE.LcdlErrCnt_RxClk1C_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_197 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_197, "%x", "mb_ATE.LcdlErrCnt_RxClk1C_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_198 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_198, "%x", "mb_ATE.LcdlErrCnt_RxClk1C_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_199 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_199, "%x", "mb_ATE.LcdlErrCnt_RxClk0T_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_200 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_200, "%x", "mb_ATE.LcdlErrCnt_RxClk0T_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_201 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_201, "%x", "mb_ATE.LcdlErrCnt_RxClk0T_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_202 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_202, "%x", "mb_ATE.LcdlErrCnt_RxClk0T_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_203 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_203, "%x", "mb_ATE.LcdlErrCnt_RxClk0T_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_204 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_204, "%x", "mb_ATE.LcdlErrCnt_RxClk0T_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_205 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_205, "%x", "mb_ATE.LcdlErrCnt_RxClk0T_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_206 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_206, "%x", "mb_ATE.LcdlErrCnt_RxClk0T_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_207 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_207, "%x", "mb_ATE.LcdlErrCnt_RxClk0T_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_208 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_208, "%x", "mb_ATE.LcdlErrCnt_RxClk0T_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_209 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_209, "%x", "mb_ATE.LcdlErrCnt_RxClk1T_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_210 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_210, "%x", "mb_ATE.LcdlErrCnt_RxClk1T_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_211 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_211, "%x", "mb_ATE.LcdlErrCnt_RxClk1T_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_212 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_212, "%x", "mb_ATE.LcdlErrCnt_RxClk1T_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_213 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_213, "%x", "mb_ATE.LcdlErrCnt_RxClk1T_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_214 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_214, "%x", "mb_ATE.LcdlErrCnt_RxClk1T_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_215 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_215, "%x", "mb_ATE.LcdlErrCnt_RxClk1T_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_216 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_216, "%x", "mb_ATE.LcdlErrCnt_RxClk1T_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_217 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_217, "%x", "mb_ATE.LcdlErrCnt_RxClk1T_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_218 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_218, "%x", "mb_ATE.LcdlErrCnt_RxClk1T_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_219 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_219, "%x", "mb_ATE.BdlErrCnt_RxLn0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_220 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_220, "%x", "mb_ATE.BdlErrCnt_RxLn0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_221 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_221, "%x", "mb_ATE.BdlErrCnt_RxLn0_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_222 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_222, "%x", "mb_ATE.BdlErrCnt_RxLn0_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_223 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_223, "%x", "mb_ATE.BdlErrCnt_RxLn0_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_224 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_224, "%x", "mb_ATE.BdlErrCnt_RxLn0_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_225 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_225, "%x", "mb_ATE.BdlErrCnt_RxLn0_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_226 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_226, "%x", "mb_ATE.BdlErrCnt_RxLn0_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_227 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_227, "%x", "mb_ATE.BdlErrCnt_RxLn0_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_228 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_228, "%x", "mb_ATE.BdlErrCnt_RxLn0_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_229 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_229, "%x", "mb_ATE.BdlErrCnt_RxLn1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_230 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_230, "%x", "mb_ATE.BdlErrCnt_RxLn1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_231 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_231, "%x", "mb_ATE.BdlErrCnt_RxLn1_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_232 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_232, "%x", "mb_ATE.BdlErrCnt_RxLn1_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_233 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_233, "%x", "mb_ATE.BdlErrCnt_RxLn1_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_234 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_234, "%x", "mb_ATE.BdlErrCnt_RxLn1_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_235 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_235, "%x", "mb_ATE.BdlErrCnt_RxLn1_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_236 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_236, "%x", "mb_ATE.BdlErrCnt_RxLn1_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_237 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_237, "%x", "mb_ATE.BdlErrCnt_RxLn1_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_238 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_238, "%x", "mb_ATE.BdlErrCnt_RxLn1_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_239 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_239, "%x", "mb_ATE.BdlErrCnt_RxLn2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_240 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_240, "%x", "mb_ATE.BdlErrCnt_RxLn2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_241 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_241, "%x", "mb_ATE.BdlErrCnt_RxLn2_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_242 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_242, "%x", "mb_ATE.BdlErrCnt_RxLn2_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_243 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_243, "%x", "mb_ATE.BdlErrCnt_RxLn2_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_244 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_244, "%x", "mb_ATE.BdlErrCnt_RxLn2_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_245 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_245, "%x", "mb_ATE.BdlErrCnt_RxLn2_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_246 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_246, "%x", "mb_ATE.BdlErrCnt_RxLn2_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_247 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_247, "%x", "mb_ATE.BdlErrCnt_RxLn2_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_248 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_248, "%x", "mb_ATE.BdlErrCnt_RxLn2_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_249 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_249, "%x", "mb_ATE.BdlErrCnt_RxLn3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_250 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_250, "%x", "mb_ATE.BdlErrCnt_RxLn3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_251 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_251, "%x", "mb_ATE.BdlErrCnt_RxLn3_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_252 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_252, "%x", "mb_ATE.BdlErrCnt_RxLn3_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_253 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_253, "%x", "mb_ATE.BdlErrCnt_RxLn3_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_254 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_254, "%x", "mb_ATE.BdlErrCnt_RxLn3_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_255 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_255, "%x", "mb_ATE.BdlErrCnt_RxLn3_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_256 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_256, "%x", "mb_ATE.BdlErrCnt_RxLn3_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_257 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_257, "%x", "mb_ATE.BdlErrCnt_RxLn3_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_258 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_258, "%x", "mb_ATE.BdlErrCnt_RxLn3_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_259 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_259, "%x", "mb_ATE.BdlErrCnt_RxLn4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_260 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_260, "%x", "mb_ATE.BdlErrCnt_RxLn4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_261 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_261, "%x", "mb_ATE.BdlErrCnt_RxLn4_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_262 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_262, "%x", "mb_ATE.BdlErrCnt_RxLn4_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_263 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_263, "%x", "mb_ATE.BdlErrCnt_RxLn4_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_264 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_264, "%x", "mb_ATE.BdlErrCnt_RxLn4_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_265 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_265, "%x", "mb_ATE.BdlErrCnt_RxLn4_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_266 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_266, "%x", "mb_ATE.BdlErrCnt_RxLn4_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_267 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_267, "%x", "mb_ATE.BdlErrCnt_RxLn4_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_268 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_268, "%x", "mb_ATE.BdlErrCnt_RxLn4_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_269 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_269, "%x", "mb_ATE.BdlErrCnt_RxLn5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_270 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_270, "%x", "mb_ATE.BdlErrCnt_RxLn5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_271 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_271, "%x", "mb_ATE.BdlErrCnt_RxLn5_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_272 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_272, "%x", "mb_ATE.BdlErrCnt_RxLn5_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_273 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_273, "%x", "mb_ATE.BdlErrCnt_RxLn5_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_274 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_274, "%x", "mb_ATE.BdlErrCnt_RxLn5_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_275 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_275, "%x", "mb_ATE.BdlErrCnt_RxLn5_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_276 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_276, "%x", "mb_ATE.BdlErrCnt_RxLn5_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_277 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_277, "%x", "mb_ATE.BdlErrCnt_RxLn5_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_278 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_278, "%x", "mb_ATE.BdlErrCnt_RxLn5_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_279 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_279, "%x", "mb_ATE.BdlErrCnt_RxLn6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_280 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_280, "%x", "mb_ATE.BdlErrCnt_RxLn6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_281 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_281, "%x", "mb_ATE.BdlErrCnt_RxLn6_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_282 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_282, "%x", "mb_ATE.BdlErrCnt_RxLn6_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_283 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_283, "%x", "mb_ATE.BdlErrCnt_RxLn6_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_284 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_284, "%x", "mb_ATE.BdlErrCnt_RxLn6_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_285 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_285, "%x", "mb_ATE.BdlErrCnt_RxLn6_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_286 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_286, "%x", "mb_ATE.BdlErrCnt_RxLn6_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_287 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_287, "%x", "mb_ATE.BdlErrCnt_RxLn6_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_288 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_288, "%x", "mb_ATE.BdlErrCnt_RxLn6_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_289 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_289, "%x", "mb_ATE.BdlErrCnt_RxLn7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_290 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_290, "%x", "mb_ATE.BdlErrCnt_RxLn7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_291 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_291, "%x", "mb_ATE.BdlErrCnt_RxLn7_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_292 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_292, "%x", "mb_ATE.BdlErrCnt_RxLn7_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_293 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_293, "%x", "mb_ATE.BdlErrCnt_RxLn7_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_294 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_294, "%x", "mb_ATE.BdlErrCnt_RxLn7_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_295 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_295, "%x", "mb_ATE.BdlErrCnt_RxLn7_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_296 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_296, "%x", "mb_ATE.BdlErrCnt_RxLn7_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_297 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_297, "%x", "mb_ATE.BdlErrCnt_RxLn7_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_298 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_298, "%x", "mb_ATE.BdlErrCnt_RxLn7_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_299 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_299, "%x", "mb_ATE.BdlErrCnt_RxLn8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_300 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_300, "%x", "mb_ATE.BdlErrCnt_RxLn8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_301 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_301, "%x", "mb_ATE.BdlErrCnt_RxLn8_D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_302 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_302, "%x", "mb_ATE.BdlErrCnt_RxLn8_D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_303 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_303, "%x", "mb_ATE.BdlErrCnt_RxLn8_D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_304 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_304, "%x", "mb_ATE.BdlErrCnt_RxLn8_D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_305 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_305, "%x", "mb_ATE.BdlErrCnt_RxLn8_D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_306 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_306, "%x", "mb_ATE.BdlErrCnt_RxLn8_D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_307 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_307, "%x", "mb_ATE.BdlErrCnt_RxLn8_D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_308 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_308, "%x", "mb_ATE.BdlErrCnt_RxLn8_D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_309 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_309, "%x", "mb_ATE.LcdlErrCnt_ACX4_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_310 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_310, "%x", "mb_ATE.LcdlErrCnt_ACX4_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_311 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_311, "%x", "mb_ATE.LcdlErrCnt_ACX4_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_312 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_312, "%x", "mb_ATE.LcdlErrCnt_ACX4_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_313 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_313, "%x", "mb_ATE.LcdlErrCnt_ACX4_4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_314 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_314, "%x", "mb_ATE.LcdlErrCnt_ACX4_5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_315 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_315, "%x", "mb_ATE.LcdlErrCnt_ACX4_6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_316 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_316, "%x", "mb_ATE.LcdlErrCnt_ACX4_7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_317 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_317, "%x", "mb_ATE.LcdlErrCnt_ACX4_8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_318 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_318, "%x", "mb_ATE.LcdlErrCnt_ACX4_9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_319 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_319, "%x", "mb_ATE.LcdlErrCnt_ACX4_10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_320 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_320, "%x", "mb_ATE.LcdlErrCnt_ACX4_11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_321 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_321, "%d %x", "mb_ATE.Lcdl_count_values_0[%d] = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_322 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_322, "%d %x", "mb_ATE.Lcdl_count_values_1[%d] = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_323 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_323, "%d %x", "mb_ATE.Lcdl_count_values_2[%d] = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_324 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_324, "%d %x", "mb_ATE.Lcdl_count_values_3[%d] = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_325 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_325, "%x", "mb_ATE.Lcdl_out_Rsvd_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_326 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_326, "%x", "mb_ATE.UI0ErrCnt_AcLane_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_327 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_327, "%x", "mb_ATE.UI0ErrCnt_AcLane_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_328 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_328, "%x", "mb_ATE.UI0ErrCnt_AcLane_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_329 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_329, "%x", "mb_ATE.UI0ErrCnt_AcLane_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_330 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_330, "%x", "mb_ATE.UI0ErrCnt_AcLane_4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_331 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_331, "%x", "mb_ATE.UI0ErrCnt_AcLane_5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_332 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_332, "%x", "mb_ATE.UI0ErrCnt_AcLane_6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_333 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_333, "%x", "mb_ATE.UI0ErrCnt_AcLane_7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_334 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_334, "%x", "mb_ATE.UI0ErrCnt_AcLane_8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_335 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_335, "%x", "mb_ATE.UI0ErrCnt_AcLane_9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_336 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_336, "%x", "mb_ATE.UI0ErrCnt_AcLane_10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_337 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_337, "%x", "mb_ATE.UI0ErrCnt_AcLane_11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_338 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_338, "%x", "mb_ATE.UI0ErrCnt_AcLane_12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_339 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_339, "%x", "mb_ATE.UI0ErrCnt_AcLane_13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_340 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_340, "%x", "mb_ATE.UI0ErrCnt_AcLane_14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_341 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_341, "%x", "mb_ATE.UI0ErrCnt_AcLane_15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_342 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_342, "%x", "mb_ATE.UI0ErrCnt_AcLane_16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_343 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_343, "%x", "mb_ATE.UI0ErrCnt_AcLane_17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_344 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_344, "%x", "mb_ATE.UI0ErrCnt_AcLane_18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_345 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_345, "%x", "mb_ATE.UI0ErrCnt_AcLane_19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_346 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_346, "%x", "mb_ATE.UI0ErrCnt_AcLane_20 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_347 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_347, "%x", "mb_ATE.UI0ErrCnt_AcLane_21 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_348 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_348, "%x", "mb_ATE.UI0ErrCnt_AcLane_22 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_349 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_349, "%x", "mb_ATE.UI0ErrCnt_AcLane_23 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_350 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_350, "%x", "mb_ATE.UI0ErrCnt_AcLane_24 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_351 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_351, "%x", "mb_ATE.UI0ErrCnt_AcLane_25 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_352 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_352, "%x", "mb_ATE.UI0ErrCnt_AcLane_26 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_353 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_353, "%x", "mb_ATE.UI0ErrCnt_AcLane_27 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_354 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_354, "%x", "mb_ATE.UI0ErrCnt_AcLane_28 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_355 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_355, "%x", "mb_ATE.UI0ErrCnt_AcLane_29 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_356 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_356, "%x", "mb_ATE.UI0ErrCnt_AcLane_30 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_357 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_357, "%x", "mb_ATE.UI0ErrCnt_AcLane_31 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_358 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_358, "%x", "mb_ATE.UI0ErrCnt_AcLane_32 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_359 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_359, "%x", "mb_ATE.UI0ErrCnt_AcLane_33 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_360 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_360, "%x", "mb_ATE.UI0ErrCnt_AcLane_34 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_361 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_361, "%x", "mb_ATE.UI0ErrCnt_AcLane_35 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_362 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_362, "%x", "mb_ATE.UI0ErrCnt_AcLane_36 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_363 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_363, "%x", "mb_ATE.UI0ErrCnt_AcLane_37 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_364 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_364, "%x", "mb_ATE.UI0ErrCnt_AcLane_38 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_365 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_365, "%x", "mb_ATE.UI0ErrCnt_AcLane_39 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_366 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_366, "%x", "mb_ATE.UI0ErrCnt_AcLane_40 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_367 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_367, "%x", "mb_ATE.UI0ErrCnt_AcLane_41 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_368 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_368, "%x", "mb_ATE.UI0ErrCnt_AcLane_42 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_369 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_369, "%x", "mb_ATE.UI0ErrCnt_AcLane_43 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_370 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_370, "%x", "mb_ATE.UI0ErrCnt_AcLane_44 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_371 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_371, "%x", "mb_ATE.UI0ErrCnt_AcLane_45 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_372 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_372, "%x", "mb_ATE.UI0ErrCnt_AcLane_46 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_373 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_373, "%x", "mb_ATE.UI0ErrCnt_AcLane_47 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_374 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_374, "%x", "mb_ATE.UI1ErrCnt_AcLane_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_375 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_375, "%x", "mb_ATE.UI1ErrCnt_AcLane_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_376 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_376, "%x", "mb_ATE.UI1ErrCnt_AcLane_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_377 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_377, "%x", "mb_ATE.UI1ErrCnt_AcLane_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_378 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_378, "%x", "mb_ATE.UI1ErrCnt_AcLane_4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_379 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_379, "%x", "mb_ATE.UI1ErrCnt_AcLane_5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_380 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_380, "%x", "mb_ATE.UI1ErrCnt_AcLane_6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_381 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_381, "%x", "mb_ATE.UI1ErrCnt_AcLane_7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_382 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_382, "%x", "mb_ATE.UI1ErrCnt_AcLane_8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_383 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_383, "%x", "mb_ATE.UI1ErrCnt_AcLane_9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_384 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_384, "%x", "mb_ATE.UI1ErrCnt_AcLane_10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_385 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_385, "%x", "mb_ATE.UI1ErrCnt_AcLane_11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_386 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_386, "%x", "mb_ATE.UI1ErrCnt_AcLane_12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_387 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_387, "%x", "mb_ATE.UI1ErrCnt_AcLane_13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_388 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_388, "%x", "mb_ATE.UI1ErrCnt_AcLane_14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_389 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_389, "%x", "mb_ATE.UI1ErrCnt_AcLane_15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_390 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_390, "%x", "mb_ATE.UI1ErrCnt_AcLane_16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_391 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_391, "%x", "mb_ATE.UI1ErrCnt_AcLane_17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_392 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_392, "%x", "mb_ATE.UI1ErrCnt_AcLane_18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_393 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_393, "%x", "mb_ATE.UI1ErrCnt_AcLane_19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_394 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_394, "%x", "mb_ATE.UI1ErrCnt_AcLane_20 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_395 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_395, "%x", "mb_ATE.UI1ErrCnt_AcLane_21 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_396 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_396, "%x", "mb_ATE.UI1ErrCnt_AcLane_22 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_397 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_397, "%x", "mb_ATE.UI1ErrCnt_AcLane_23 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_398 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_398, "%x", "mb_ATE.UI1ErrCnt_AcLane_24 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_399 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_399, "%x", "mb_ATE.UI1ErrCnt_AcLane_25 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_400 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_400, "%x", "mb_ATE.UI1ErrCnt_AcLane_26 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_401 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_401, "%x", "mb_ATE.UI1ErrCnt_AcLane_27 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_402 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_402, "%x", "mb_ATE.UI1ErrCnt_AcLane_28 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_403 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_403, "%x", "mb_ATE.UI1ErrCnt_AcLane_29 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_404 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_404, "%x", "mb_ATE.UI1ErrCnt_AcLane_30 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_405 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_405, "%x", "mb_ATE.UI1ErrCnt_AcLane_31 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_406 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_406, "%x", "mb_ATE.UI1ErrCnt_AcLane_32 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_407 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_407, "%x", "mb_ATE.UI1ErrCnt_AcLane_33 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_408 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_408, "%x", "mb_ATE.UI1ErrCnt_AcLane_34 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_409 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_409, "%x", "mb_ATE.UI1ErrCnt_AcLane_35 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_410 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_410, "%x", "mb_ATE.UI1ErrCnt_AcLane_36 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_411 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_411, "%x", "mb_ATE.UI1ErrCnt_AcLane_37 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_412 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_412, "%x", "mb_ATE.UI1ErrCnt_AcLane_38 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_413 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_413, "%x", "mb_ATE.UI1ErrCnt_AcLane_39 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_414 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_414, "%x", "mb_ATE.UI1ErrCnt_AcLane_40 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_415 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_415, "%x", "mb_ATE.UI1ErrCnt_AcLane_41 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_416 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_416, "%x", "mb_ATE.UI1ErrCnt_AcLane_42 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_417 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_417, "%x", "mb_ATE.UI1ErrCnt_AcLane_43 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_418 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_418, "%x", "mb_ATE.UI1ErrCnt_AcLane_44 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_419 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_419, "%x", "mb_ATE.UI1ErrCnt_AcLane_45 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_420 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_420, "%x", "mb_ATE.UI1ErrCnt_AcLane_46 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_421 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_421, "%x", "mb_ATE.UI1ErrCnt_AcLane_47 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_422 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_422, "%x", "mb_ATE.DatLoop1dErrUI0_D0_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_423 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_423, "%x", "mb_ATE.DatLoop1dErrUI0_D0_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_424 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_424, "%x", "mb_ATE.DatLoop1dErrUI0_D0_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_425 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_425, "%x", "mb_ATE.DatLoop1dErrUI0_D0_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_426 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_426, "%x", "mb_ATE.DatLoop1dErrUI0_D0_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_427 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_427, "%x", "mb_ATE.DatLoop1dErrUI0_D0_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_428 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_428, "%x", "mb_ATE.DatLoop1dErrUI0_D0_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_429 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_429, "%x", "mb_ATE.DatLoop1dErrUI0_D0_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_430 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_430, "%x", "mb_ATE.DatLoop1dErrUI0_D0_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_431 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_431, "%x", "mb_ATE.DatLoop1dErrUI0_D1_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_432 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_432, "%x", "mb_ATE.DatLoop1dErrUI0_D1_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_433 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_433, "%x", "mb_ATE.DatLoop1dErrUI0_D1_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_434 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_434, "%x", "mb_ATE.DatLoop1dErrUI0_D1_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_435 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_435, "%x", "mb_ATE.DatLoop1dErrUI0_D1_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_436 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_436, "%x", "mb_ATE.DatLoop1dErrUI0_D1_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_437 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_437, "%x", "mb_ATE.DatLoop1dErrUI0_D1_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_438 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_438, "%x", "mb_ATE.DatLoop1dErrUI0_D1_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_439 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_439, "%x", "mb_ATE.DatLoop1dErrUI0_D1_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_440 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_440, "%x", "mb_ATE.DatLoop1dErrUI0_D2_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_441 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_441, "%x", "mb_ATE.DatLoop1dErrUI0_D2_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_442 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_442, "%x", "mb_ATE.DatLoop1dErrUI0_D2_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_443 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_443, "%x", "mb_ATE.DatLoop1dErrUI0_D2_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_444 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_444, "%x", "mb_ATE.DatLoop1dErrUI0_D2_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_445 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_445, "%x", "mb_ATE.DatLoop1dErrUI0_D2_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_446 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_446, "%x", "mb_ATE.DatLoop1dErrUI0_D2_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_447 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_447, "%x", "mb_ATE.DatLoop1dErrUI0_D2_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_448 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_448, "%x", "mb_ATE.DatLoop1dErrUI0_D2_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_449 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_449, "%x", "mb_ATE.DatLoop1dErrUI0_D3_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_450 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_450, "%x", "mb_ATE.DatLoop1dErrUI0_D3_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_451 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_451, "%x", "mb_ATE.DatLoop1dErrUI0_D3_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_452 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_452, "%x", "mb_ATE.DatLoop1dErrUI0_D3_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_453 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_453, "%x", "mb_ATE.DatLoop1dErrUI0_D3_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_454 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_454, "%x", "mb_ATE.DatLoop1dErrUI0_D3_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_455 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_455, "%x", "mb_ATE.DatLoop1dErrUI0_D3_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_456 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_456, "%x", "mb_ATE.DatLoop1dErrUI0_D3_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_457 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_457, "%x", "mb_ATE.DatLoop1dErrUI0_D3_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_458 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_458, "%x", "mb_ATE.DatLoop1dErrUI0_D4_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_459 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_459, "%x", "mb_ATE.DatLoop1dErrUI0_D4_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_460 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_460, "%x", "mb_ATE.DatLoop1dErrUI0_D4_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_461 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_461, "%x", "mb_ATE.DatLoop1dErrUI0_D4_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_462 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_462, "%x", "mb_ATE.DatLoop1dErrUI0_D4_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_463 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_463, "%x", "mb_ATE.DatLoop1dErrUI0_D4_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_464 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_464, "%x", "mb_ATE.DatLoop1dErrUI0_D4_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_465 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_465, "%x", "mb_ATE.DatLoop1dErrUI0_D4_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_466 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_466, "%x", "mb_ATE.DatLoop1dErrUI0_D4_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_467 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_467, "%x", "mb_ATE.DatLoop1dErrUI0_D5_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_468 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_468, "%x", "mb_ATE.DatLoop1dErrUI0_D5_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_469 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_469, "%x", "mb_ATE.DatLoop1dErrUI0_D5_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_470 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_470, "%x", "mb_ATE.DatLoop1dErrUI0_D5_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_471 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_471, "%x", "mb_ATE.DatLoop1dErrUI0_D5_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_472 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_472, "%x", "mb_ATE.DatLoop1dErrUI0_D5_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_473 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_473, "%x", "mb_ATE.DatLoop1dErrUI0_D5_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_474 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_474, "%x", "mb_ATE.DatLoop1dErrUI0_D5_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_475 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_475, "%x", "mb_ATE.DatLoop1dErrUI0_D5_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_476 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_476, "%x", "mb_ATE.DatLoop1dErrUI0_D6_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_477 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_477, "%x", "mb_ATE.DatLoop1dErrUI0_D6_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_478 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_478, "%x", "mb_ATE.DatLoop1dErrUI0_D6_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_479 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_479, "%x", "mb_ATE.DatLoop1dErrUI0_D6_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_480 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_480, "%x", "mb_ATE.DatLoop1dErrUI0_D6_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_481 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_481, "%x", "mb_ATE.DatLoop1dErrUI0_D6_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_482 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_482, "%x", "mb_ATE.DatLoop1dErrUI0_D6_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_483 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_483, "%x", "mb_ATE.DatLoop1dErrUI0_D6_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_484 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_484, "%x", "mb_ATE.DatLoop1dErrUI0_D6_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_485 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_485, "%x", "mb_ATE.DatLoop1dErrUI0_D7_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_486 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_486, "%x", "mb_ATE.DatLoop1dErrUI0_D7_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_487 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_487, "%x", "mb_ATE.DatLoop1dErrUI0_D7_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_488 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_488, "%x", "mb_ATE.DatLoop1dErrUI0_D7_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_489 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_489, "%x", "mb_ATE.DatLoop1dErrUI0_D7_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_490 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_490, "%x", "mb_ATE.DatLoop1dErrUI0_D7_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_491 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_491, "%x", "mb_ATE.DatLoop1dErrUI0_D7_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_492 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_492, "%x", "mb_ATE.DatLoop1dErrUI0_D7_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_493 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_493, "%x", "mb_ATE.DatLoop1dErrUI0_D7_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_494 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_494, "%x", "mb_ATE.DatLoop1dErrUI0_D8_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_495 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_495, "%x", "mb_ATE.DatLoop1dErrUI0_D8_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_496 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_496, "%x", "mb_ATE.DatLoop1dErrUI0_D8_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_497 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_497, "%x", "mb_ATE.DatLoop1dErrUI0_D8_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_498 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_498, "%x", "mb_ATE.DatLoop1dErrUI0_D8_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_499 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_499, "%x", "mb_ATE.DatLoop1dErrUI0_D8_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_500 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_500, "%x", "mb_ATE.DatLoop1dErrUI0_D8_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_501 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_501, "%x", "mb_ATE.DatLoop1dErrUI0_D8_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_502 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_502, "%x", "mb_ATE.DatLoop1dErrUI0_D8_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_503 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_503, "%x", "mb_ATE.DatLoop1dErrUI0_D9_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_504 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_504, "%x", "mb_ATE.DatLoop1dErrUI0_D9_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_505 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_505, "%x", "mb_ATE.DatLoop1dErrUI0_D9_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_506 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_506, "%x", "mb_ATE.DatLoop1dErrUI0_D9_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_507 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_507, "%x", "mb_ATE.DatLoop1dErrUI0_D9_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_508 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_508, "%x", "mb_ATE.DatLoop1dErrUI0_D9_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_509 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_509, "%x", "mb_ATE.DatLoop1dErrUI0_D9_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_510 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_510, "%x", "mb_ATE.DatLoop1dErrUI0_D9_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_511 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_511, "%x", "mb_ATE.DatLoop1dErrUI0_D9_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_512 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_512, "%x", "mb_ATE.DatLoop1dErrUI1_D0_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_513 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_513, "%x", "mb_ATE.DatLoop1dErrUI1_D0_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_514 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_514, "%x", "mb_ATE.DatLoop1dErrUI1_D0_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_515 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_515, "%x", "mb_ATE.DatLoop1dErrUI1_D0_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_516 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_516, "%x", "mb_ATE.DatLoop1dErrUI1_D0_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_517 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_517, "%x", "mb_ATE.DatLoop1dErrUI1_D0_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_518 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_518, "%x", "mb_ATE.DatLoop1dErrUI1_D0_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_519 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_519, "%x", "mb_ATE.DatLoop1dErrUI1_D0_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_520 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_520, "%x", "mb_ATE.DatLoop1dErrUI1_D0_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_521 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_521, "%x", "mb_ATE.DatLoop1dErrUI1_D1_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_522 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_522, "%x", "mb_ATE.DatLoop1dErrUI1_D1_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_523 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_523, "%x", "mb_ATE.DatLoop1dErrUI1_D1_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_524 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_524, "%x", "mb_ATE.DatLoop1dErrUI1_D1_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_525 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_525, "%x", "mb_ATE.DatLoop1dErrUI1_D1_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_526 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_526, "%x", "mb_ATE.DatLoop1dErrUI1_D1_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_527 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_527, "%x", "mb_ATE.DatLoop1dErrUI1_D1_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_528 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_528, "%x", "mb_ATE.DatLoop1dErrUI1_D1_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_529 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_529, "%x", "mb_ATE.DatLoop1dErrUI1_D1_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_530 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_530, "%x", "mb_ATE.DatLoop1dErrUI1_D2_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_531 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_531, "%x", "mb_ATE.DatLoop1dErrUI1_D2_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_532 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_532, "%x", "mb_ATE.DatLoop1dErrUI1_D2_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_533 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_533, "%x", "mb_ATE.DatLoop1dErrUI1_D2_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_534 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_534, "%x", "mb_ATE.DatLoop1dErrUI1_D2_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_535 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_535, "%x", "mb_ATE.DatLoop1dErrUI1_D2_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_536 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_536, "%x", "mb_ATE.DatLoop1dErrUI1_D2_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_537 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_537, "%x", "mb_ATE.DatLoop1dErrUI1_D2_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_538 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_538, "%x", "mb_ATE.DatLoop1dErrUI1_D2_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_539 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_539, "%x", "mb_ATE.DatLoop1dErrUI1_D3_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_540 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_540, "%x", "mb_ATE.DatLoop1dErrUI1_D3_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_541 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_541, "%x", "mb_ATE.DatLoop1dErrUI1_D3_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_542 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_542, "%x", "mb_ATE.DatLoop1dErrUI1_D3_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_543 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_543, "%x", "mb_ATE.DatLoop1dErrUI1_D3_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_544 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_544, "%x", "mb_ATE.DatLoop1dErrUI1_D3_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_545 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_545, "%x", "mb_ATE.DatLoop1dErrUI1_D3_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_546 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_546, "%x", "mb_ATE.DatLoop1dErrUI1_D3_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_547 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_547, "%x", "mb_ATE.DatLoop1dErrUI1_D3_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_548 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_548, "%x", "mb_ATE.DatLoop1dErrUI1_D4_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_549 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_549, "%x", "mb_ATE.DatLoop1dErrUI1_D4_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_550 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_550, "%x", "mb_ATE.DatLoop1dErrUI1_D4_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_551 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_551, "%x", "mb_ATE.DatLoop1dErrUI1_D4_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_552 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_552, "%x", "mb_ATE.DatLoop1dErrUI1_D4_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_553 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_553, "%x", "mb_ATE.DatLoop1dErrUI1_D4_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_554 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_554, "%x", "mb_ATE.DatLoop1dErrUI1_D4_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_555 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_555, "%x", "mb_ATE.DatLoop1dErrUI1_D4_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_556 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_556, "%x", "mb_ATE.DatLoop1dErrUI1_D4_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_557 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_557, "%x", "mb_ATE.DatLoop1dErrUI1_D5_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_558 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_558, "%x", "mb_ATE.DatLoop1dErrUI1_D5_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_559 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_559, "%x", "mb_ATE.DatLoop1dErrUI1_D5_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_560 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_560, "%x", "mb_ATE.DatLoop1dErrUI1_D5_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_561 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_561, "%x", "mb_ATE.DatLoop1dErrUI1_D5_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_562 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_562, "%x", "mb_ATE.DatLoop1dErrUI1_D5_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_563 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_563, "%x", "mb_ATE.DatLoop1dErrUI1_D5_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_564 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_564, "%x", "mb_ATE.DatLoop1dErrUI1_D5_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_565 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_565, "%x", "mb_ATE.DatLoop1dErrUI1_D5_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_566 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_566, "%x", "mb_ATE.DatLoop1dErrUI1_D6_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_567 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_567, "%x", "mb_ATE.DatLoop1dErrUI1_D6_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_568 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_568, "%x", "mb_ATE.DatLoop1dErrUI1_D6_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_569 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_569, "%x", "mb_ATE.DatLoop1dErrUI1_D6_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_570 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_570, "%x", "mb_ATE.DatLoop1dErrUI1_D6_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_571 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_571, "%x", "mb_ATE.DatLoop1dErrUI1_D6_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_572 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_572, "%x", "mb_ATE.DatLoop1dErrUI1_D6_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_573 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_573, "%x", "mb_ATE.DatLoop1dErrUI1_D6_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_574 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_574, "%x", "mb_ATE.DatLoop1dErrUI1_D6_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_575 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_575, "%x", "mb_ATE.DatLoop1dErrUI1_D7_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_576 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_576, "%x", "mb_ATE.DatLoop1dErrUI1_D7_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_577 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_577, "%x", "mb_ATE.DatLoop1dErrUI1_D7_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_578 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_578, "%x", "mb_ATE.DatLoop1dErrUI1_D7_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_579 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_579, "%x", "mb_ATE.DatLoop1dErrUI1_D7_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_580 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_580, "%x", "mb_ATE.DatLoop1dErrUI1_D7_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_581 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_581, "%x", "mb_ATE.DatLoop1dErrUI1_D7_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_582 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_582, "%x", "mb_ATE.DatLoop1dErrUI1_D7_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_583 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_583, "%x", "mb_ATE.DatLoop1dErrUI1_D7_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_584 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_584, "%x", "mb_ATE.DatLoop1dErrUI1_D8_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_585 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_585, "%x", "mb_ATE.DatLoop1dErrUI1_D8_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_586 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_586, "%x", "mb_ATE.DatLoop1dErrUI1_D8_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_587 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_587, "%x", "mb_ATE.DatLoop1dErrUI1_D8_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_588 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_588, "%x", "mb_ATE.DatLoop1dErrUI1_D8_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_589 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_589, "%x", "mb_ATE.DatLoop1dErrUI1_D8_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_590 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_590, "%x", "mb_ATE.DatLoop1dErrUI1_D8_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_591 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_591, "%x", "mb_ATE.DatLoop1dErrUI1_D8_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_592 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_592, "%x", "mb_ATE.DatLoop1dErrUI1_D8_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_593 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_593, "%x", "mb_ATE.DatLoop1dErrUI1_D9_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_594 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_594, "%x", "mb_ATE.DatLoop1dErrUI1_D9_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_595 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_595, "%x", "mb_ATE.DatLoop1dErrUI1_D9_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_596 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_596, "%x", "mb_ATE.DatLoop1dErrUI1_D9_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_597 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_597, "%x", "mb_ATE.DatLoop1dErrUI1_D9_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_598 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_598, "%x", "mb_ATE.DatLoop1dErrUI1_D9_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_599 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_599, "%x", "mb_ATE.DatLoop1dErrUI1_D9_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_600 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_600, "%x", "mb_ATE.DatLoop1dErrUI1_D9_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_601 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_601, "%x", "mb_ATE.DatLoop1dErrUI1_D9_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_602 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_602, "%x", "mb_ATE.DatLoop1dErrUI2_D0_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_603 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_603, "%x", "mb_ATE.DatLoop1dErrUI2_D0_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_604 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_604, "%x", "mb_ATE.DatLoop1dErrUI2_D0_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_605 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_605, "%x", "mb_ATE.DatLoop1dErrUI2_D0_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_606 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_606, "%x", "mb_ATE.DatLoop1dErrUI2_D0_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_607 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_607, "%x", "mb_ATE.DatLoop1dErrUI2_D0_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_608 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_608, "%x", "mb_ATE.DatLoop1dErrUI2_D0_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_609 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_609, "%x", "mb_ATE.DatLoop1dErrUI2_D0_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_610 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_610, "%x", "mb_ATE.DatLoop1dErrUI2_D0_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_611 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_611, "%x", "mb_ATE.DatLoop1dErrUI2_D1_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_612 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_612, "%x", "mb_ATE.DatLoop1dErrUI2_D1_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_613 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_613, "%x", "mb_ATE.DatLoop1dErrUI2_D1_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_614 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_614, "%x", "mb_ATE.DatLoop1dErrUI2_D1_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_615 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_615, "%x", "mb_ATE.DatLoop1dErrUI2_D1_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_616 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_616, "%x", "mb_ATE.DatLoop1dErrUI2_D1_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_617 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_617, "%x", "mb_ATE.DatLoop1dErrUI2_D1_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_618 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_618, "%x", "mb_ATE.DatLoop1dErrUI2_D1_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_619 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_619, "%x", "mb_ATE.DatLoop1dErrUI2_D1_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_620 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_620, "%x", "mb_ATE.DatLoop1dErrUI2_D2_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_621 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_621, "%x", "mb_ATE.DatLoop1dErrUI2_D2_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_622 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_622, "%x", "mb_ATE.DatLoop1dErrUI2_D2_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_623 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_623, "%x", "mb_ATE.DatLoop1dErrUI2_D2_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_624 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_624, "%x", "mb_ATE.DatLoop1dErrUI2_D2_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_625 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_625, "%x", "mb_ATE.DatLoop1dErrUI2_D2_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_626 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_626, "%x", "mb_ATE.DatLoop1dErrUI2_D2_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_627 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_627, "%x", "mb_ATE.DatLoop1dErrUI2_D2_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_628 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_628, "%x", "mb_ATE.DatLoop1dErrUI2_D2_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_629 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_629, "%x", "mb_ATE.DatLoop1dErrUI2_D3_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_630 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_630, "%x", "mb_ATE.DatLoop1dErrUI2_D3_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_631 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_631, "%x", "mb_ATE.DatLoop1dErrUI2_D3_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_632 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_632, "%x", "mb_ATE.DatLoop1dErrUI2_D3_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_633 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_633, "%x", "mb_ATE.DatLoop1dErrUI2_D3_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_634 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_634, "%x", "mb_ATE.DatLoop1dErrUI2_D3_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_635 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_635, "%x", "mb_ATE.DatLoop1dErrUI2_D3_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_636 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_636, "%x", "mb_ATE.DatLoop1dErrUI2_D3_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_637 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_637, "%x", "mb_ATE.DatLoop1dErrUI2_D3_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_638 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_638, "%x", "mb_ATE.DatLoop1dErrUI2_D4_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_639 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_639, "%x", "mb_ATE.DatLoop1dErrUI2_D4_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_640 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_640, "%x", "mb_ATE.DatLoop1dErrUI2_D4_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_641 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_641, "%x", "mb_ATE.DatLoop1dErrUI2_D4_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_642 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_642, "%x", "mb_ATE.DatLoop1dErrUI2_D4_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_643 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_643, "%x", "mb_ATE.DatLoop1dErrUI2_D4_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_644 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_644, "%x", "mb_ATE.DatLoop1dErrUI2_D4_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_645 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_645, "%x", "mb_ATE.DatLoop1dErrUI2_D4_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_646 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_646, "%x", "mb_ATE.DatLoop1dErrUI2_D4_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_647 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_647, "%x", "mb_ATE.DatLoop1dErrUI2_D5_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_648 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_648, "%x", "mb_ATE.DatLoop1dErrUI2_D5_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_649 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_649, "%x", "mb_ATE.DatLoop1dErrUI2_D5_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_650 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_650, "%x", "mb_ATE.DatLoop1dErrUI2_D5_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_651 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_651, "%x", "mb_ATE.DatLoop1dErrUI2_D5_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_652 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_652, "%x", "mb_ATE.DatLoop1dErrUI2_D5_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_653 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_653, "%x", "mb_ATE.DatLoop1dErrUI2_D5_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_654 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_654, "%x", "mb_ATE.DatLoop1dErrUI2_D5_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_655 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_655, "%x", "mb_ATE.DatLoop1dErrUI2_D5_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_656 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_656, "%x", "mb_ATE.DatLoop1dErrUI2_D6_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_657 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_657, "%x", "mb_ATE.DatLoop1dErrUI2_D6_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_658 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_658, "%x", "mb_ATE.DatLoop1dErrUI2_D6_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_659 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_659, "%x", "mb_ATE.DatLoop1dErrUI2_D6_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_660 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_660, "%x", "mb_ATE.DatLoop1dErrUI2_D6_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_661 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_661, "%x", "mb_ATE.DatLoop1dErrUI2_D6_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_662 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_662, "%x", "mb_ATE.DatLoop1dErrUI2_D6_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_663 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_663, "%x", "mb_ATE.DatLoop1dErrUI2_D6_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_664 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_664, "%x", "mb_ATE.DatLoop1dErrUI2_D6_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_665 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_665, "%x", "mb_ATE.DatLoop1dErrUI2_D7_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_666 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_666, "%x", "mb_ATE.DatLoop1dErrUI2_D7_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_667 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_667, "%x", "mb_ATE.DatLoop1dErrUI2_D7_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_668 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_668, "%x", "mb_ATE.DatLoop1dErrUI2_D7_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_669 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_669, "%x", "mb_ATE.DatLoop1dErrUI2_D7_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_670 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_670, "%x", "mb_ATE.DatLoop1dErrUI2_D7_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_671 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_671, "%x", "mb_ATE.DatLoop1dErrUI2_D7_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_672 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_672, "%x", "mb_ATE.DatLoop1dErrUI2_D7_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_673 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_673, "%x", "mb_ATE.DatLoop1dErrUI2_D7_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_674 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_674, "%x", "mb_ATE.DatLoop1dErrUI2_D8_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_675 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_675, "%x", "mb_ATE.DatLoop1dErrUI2_D8_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_676 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_676, "%x", "mb_ATE.DatLoop1dErrUI2_D8_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_677 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_677, "%x", "mb_ATE.DatLoop1dErrUI2_D8_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_678 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_678, "%x", "mb_ATE.DatLoop1dErrUI2_D8_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_679 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_679, "%x", "mb_ATE.DatLoop1dErrUI2_D8_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_680 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_680, "%x", "mb_ATE.DatLoop1dErrUI2_D8_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_681 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_681, "%x", "mb_ATE.DatLoop1dErrUI2_D8_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_682 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_682, "%x", "mb_ATE.DatLoop1dErrUI2_D8_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_683 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_683, "%x", "mb_ATE.DatLoop1dErrUI2_D9_Ln0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_684 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_684, "%x", "mb_ATE.DatLoop1dErrUI2_D9_Ln1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_685 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_685, "%x", "mb_ATE.DatLoop1dErrUI2_D9_Ln2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_686 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_686, "%x", "mb_ATE.DatLoop1dErrUI2_D9_Ln3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_687 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_687, "%x", "mb_ATE.DatLoop1dErrUI2_D9_Ln4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_688 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_688, "%x", "mb_ATE.DatLoop1dErrUI2_D9_Ln5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_689 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_689, "%x", "mb_ATE.DatLoop1dErrUI2_D9_Ln6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_690 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_690, "%x", "mb_ATE.DatLoop1dErrUI2_D9_Ln7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_691 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_691, "%x", "mb_ATE.DatLoop1dErrUI2_D9_Ln8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_692 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_692, "%d %x", "mb_ATE.DatLoop2dVrefErrUI0[%d] = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_693 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_693, "%d %x", "mb_ATE.DatLoop2dVrefErrUI1[%d] = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_694 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_694, "%d %x", "mb_ATE.DatLoop2dVrefErrUI2[%d] = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_695 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_695, "%d %x", "mb_DDR4U_1D[%d].Reserved00 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_696 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_696, "%d %x", "mb_DDR4U_1D[%d].MsgMisc = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_697 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_697, "%d %x", "mb_DDR4U_1D[%d].PmuRevision = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_698 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_698, "%d %x", "mb_DDR4U_1D[%d].Pstate = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_699 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_699, "%d %x", "mb_DDR4U_1D[%d].PllBypassEn = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_700 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_700, "%d %x", "mb_DDR4U_1D[%d].DRAMFreq = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_701 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_701, "%d %x", "mb_DDR4U_1D[%d].DfiFreqRatio = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_702 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_702, "%d %x", "mb_DDR4U_1D[%d].BPZNResVal = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_703 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_703, "%d %x", "mb_DDR4U_1D[%d].PhyOdtImpedance = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_704 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_704, "%d %x", "mb_DDR4U_1D[%d].PhyDrvImpedance = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_705 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_705, "%d %x", "mb_DDR4U_1D[%d].PhyVref = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_706 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_706, "%d %x", "mb_DDR4U_1D[%d].DramType = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_707 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_707, "%d %x", "mb_DDR4U_1D[%d].DisabledDbyte = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_708 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_708, "%d %x", "mb_DDR4U_1D[%d].EnabledDQs = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_709 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_709, "%d %x", "mb_DDR4U_1D[%d].CsPresent = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_710 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_710, "%d %x", "mb_DDR4U_1D[%d].CsPresentD0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_711 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_711, "%d %x", "mb_DDR4U_1D[%d].CsPresentD1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_712 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_712, "%d %x", "mb_DDR4U_1D[%d].AddrMirror = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_713 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_713, "%d %x", "mb_DDR4U_1D[%d].CsTestFail = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_714 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_714, "%d %x", "mb_DDR4U_1D[%d].PhyCfg = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_715 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_715, "%d %x", "mb_DDR4U_1D[%d].SequenceCtrl = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_716 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_716, "%d %x", "mb_DDR4U_1D[%d].HdtCtrl = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_717 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_717, "%d %x", "mb_DDR4U_1D[%d].Reserved19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_718 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_718, "%d %x", "mb_DDR4U_1D[%d].Reserved1A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_719 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_719, "%d %x", "mb_DDR4U_1D[%d].Share2DVrefResult = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_720 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_720, "%d %x", "mb_DDR4U_1D[%d].Reserved1C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_721 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_721, "%d %x", "mb_DDR4U_1D[%d].Reserved1D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_722 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_722, "%d %x", "mb_DDR4U_1D[%d].Reserved1E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_723 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_723, "%d %x", "mb_DDR4U_1D[%d].Reserved1F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_724 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_724, "%d %x", "mb_DDR4U_1D[%d].Reserved20 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_725 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_725, "%d %x", "mb_DDR4U_1D[%d].Reserved21 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_726 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_726, "%d %x", "mb_DDR4U_1D[%d].PhyConfigOverride = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_727 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_727, "%d %x", "mb_DDR4U_1D[%d].DFIMRLMargin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_728 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_728, "%d %x", "mb_DDR4U_1D[%d].CDD_RR_3_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_729 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_729, "%d %x", "mb_DDR4U_1D[%d].CDD_RR_3_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_730 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_730, "%d %x", "mb_DDR4U_1D[%d].CDD_RR_3_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_731 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_731, "%d %x", "mb_DDR4U_1D[%d].CDD_RR_2_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_732 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_732, "%d %x", "mb_DDR4U_1D[%d].CDD_RR_2_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_733 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_733, "%d %x", "mb_DDR4U_1D[%d].CDD_RR_2_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_734 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_734, "%d %x", "mb_DDR4U_1D[%d].CDD_RR_1_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_735 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_735, "%d %x", "mb_DDR4U_1D[%d].CDD_RR_1_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_736 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_736, "%d %x", "mb_DDR4U_1D[%d].CDD_RR_1_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_737 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_737, "%d %x", "mb_DDR4U_1D[%d].CDD_RR_0_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_738 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_738, "%d %x", "mb_DDR4U_1D[%d].CDD_RR_0_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_739 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_739, "%d %x", "mb_DDR4U_1D[%d].CDD_RR_0_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_740 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_740, "%d %x", "mb_DDR4U_1D[%d].CDD_WW_3_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_741 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_741, "%d %x", "mb_DDR4U_1D[%d].CDD_WW_3_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_742 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_742, "%d %x", "mb_DDR4U_1D[%d].CDD_WW_3_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_743 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_743, "%d %x", "mb_DDR4U_1D[%d].CDD_WW_2_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_744 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_744, "%d %x", "mb_DDR4U_1D[%d].CDD_WW_2_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_745 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_745, "%d %x", "mb_DDR4U_1D[%d].CDD_WW_2_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_746 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_746, "%d %x", "mb_DDR4U_1D[%d].CDD_WW_1_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_747 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_747, "%d %x", "mb_DDR4U_1D[%d].CDD_WW_1_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_748 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_748, "%d %x", "mb_DDR4U_1D[%d].CDD_WW_1_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_749 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_749, "%d %x", "mb_DDR4U_1D[%d].CDD_WW_0_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_750 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_750, "%d %x", "mb_DDR4U_1D[%d].CDD_WW_0_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_751 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_751, "%d %x", "mb_DDR4U_1D[%d].CDD_WW_0_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_752 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_752, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_3_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_753 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_753, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_3_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_754 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_754, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_3_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_755 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_755, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_3_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_756 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_756, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_2_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_757 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_757, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_2_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_758 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_758, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_2_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_759 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_759, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_2_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_760 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_760, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_1_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_761 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_761, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_1_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_762 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_762, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_1_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_763 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_763, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_1_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_764 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_764, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_0_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_765 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_765, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_0_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_766 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_766, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_0_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_767 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_767, "%d %x", "mb_DDR4U_1D[%d].CDD_RW_0_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_768 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_768, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_3_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_769 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_769, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_3_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_770 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_770, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_3_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_771 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_771, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_3_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_772 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_772, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_2_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_773 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_773, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_2_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_774 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_774, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_2_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_775 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_775, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_2_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_776 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_776, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_1_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_777 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_777, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_1_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_778 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_778, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_1_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_779 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_779, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_1_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_780 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_780, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_0_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_781 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_781, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_0_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_782 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_782, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_0_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_783 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_783, "%d %x", "mb_DDR4U_1D[%d].CDD_WR_0_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_784 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_784, "%d %x", "mb_DDR4U_1D[%d].Reserved5D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_785 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_785, "%d %x", "mb_DDR4U_1D[%d].MR0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_786 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_786, "%d %x", "mb_DDR4U_1D[%d].MR1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_787 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_787, "%d %x", "mb_DDR4U_1D[%d].MR2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_788 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_788, "%d %x", "mb_DDR4U_1D[%d].MR3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_789 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_789, "%d %x", "mb_DDR4U_1D[%d].MR4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_790 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_790, "%d %x", "mb_DDR4U_1D[%d].MR5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_791 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_791, "%d %x", "mb_DDR4U_1D[%d].MR6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_792 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_792, "%d %x", "mb_DDR4U_1D[%d].X16Present = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_793 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_793, "%d %x", "mb_DDR4U_1D[%d].CsSetupGDDec = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_794 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_794, "%d %x", "mb_DDR4U_1D[%d].RTT_NOM_WR_PARK0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_795 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_795, "%d %x", "mb_DDR4U_1D[%d].RTT_NOM_WR_PARK1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_796 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_796, "%d %x", "mb_DDR4U_1D[%d].RTT_NOM_WR_PARK2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_797 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_797, "%d %x", "mb_DDR4U_1D[%d].RTT_NOM_WR_PARK3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_798 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_798, "%d %x", "mb_DDR4U_1D[%d].RTT_NOM_WR_PARK4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_799 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_799, "%d %x", "mb_DDR4U_1D[%d].RTT_NOM_WR_PARK5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_800 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_800, "%d %x", "mb_DDR4U_1D[%d].RTT_NOM_WR_PARK6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_801 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_801, "%d %x", "mb_DDR4U_1D[%d].RTT_NOM_WR_PARK7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_802 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_802, "%d %x", "mb_DDR4U_1D[%d].AcsmOdtCtrl0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_803 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_803, "%d %x", "mb_DDR4U_1D[%d].AcsmOdtCtrl1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_804 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_804, "%d %x", "mb_DDR4U_1D[%d].AcsmOdtCtrl2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_805 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_805, "%d %x", "mb_DDR4U_1D[%d].AcsmOdtCtrl3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_806 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_806, "%d %x", "mb_DDR4U_1D[%d].AcsmOdtCtrl4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_807 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_807, "%d %x", "mb_DDR4U_1D[%d].AcsmOdtCtrl5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_808 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_808, "%d %x", "mb_DDR4U_1D[%d].AcsmOdtCtrl6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_809 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_809, "%d %x", "mb_DDR4U_1D[%d].AcsmOdtCtrl7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_810 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_810, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_811 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_811, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_812 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_812, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_813 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_813, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_814 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_814, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_815 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_815, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_816 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_816, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_817 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_817, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_818 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_818, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_819 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_819, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_820 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_820, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_821 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_821, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_822 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_822, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_823 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_823, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_824 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_824, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_825 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_825, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_826 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_826, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_827 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_827, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_828 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_828, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_829 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_829, "%d %x", "mb_DDR4U_1D[%d].VrefDqR0Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_830 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_830, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_831 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_831, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_832 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_832, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_833 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_833, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_834 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_834, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_835 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_835, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_836 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_836, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_837 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_837, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_838 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_838, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_839 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_839, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_840 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_840, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_841 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_841, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_842 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_842, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_843 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_843, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_844 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_844, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_845 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_845, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_846 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_846, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_847 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_847, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_848 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_848, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_849 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_849, "%d %x", "mb_DDR4U_1D[%d].VrefDqR1Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_850 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_850, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_851 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_851, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_852 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_852, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_853 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_853, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_854 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_854, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_855 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_855, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_856 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_856, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_857 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_857, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_858 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_858, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_859 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_859, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_860 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_860, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_861 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_861, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_862 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_862, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_863 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_863, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_864 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_864, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_865 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_865, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_866 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_866, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_867 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_867, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_868 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_868, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_869 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_869, "%d %x", "mb_DDR4U_1D[%d].VrefDqR2Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_870 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_870, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_871 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_871, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_872 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_872, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_873 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_873, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_874 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_874, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_875 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_875, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_876 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_876, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_877 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_877, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_878 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_878, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_879 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_879, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_880 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_880, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_881 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_881, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_882 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_882, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_883 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_883, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_884 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_884, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_885 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_885, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_886 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_886, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_887 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_887, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_888 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_888, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_889 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_889, "%d %x", "mb_DDR4U_1D[%d].VrefDqR3Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_890 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_890, "%d %x", "mb_DDR4U_1D[%d].ReservedD6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_891 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_891, "%d %x", "mb_DDR4U_1D[%d].ReservedD7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_892 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_892, "%d %x", "mb_DDR4U_1D[%d].ReservedD8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_893 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_893, "%d %x", "mb_DDR4U_1D[%d].ReservedD9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_894 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_894, "%d %x", "mb_DDR4U_1D[%d].ReservedDA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_895 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_895, "%d %x", "mb_DDR4U_1D[%d].ReservedDB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_896 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_896, "%d %x", "mb_DDR4U_1D[%d].ReservedDC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_897 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_897, "%d %x", "mb_DDR4U_1D[%d].ReservedDD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_898 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_898, "%d %x", "mb_DDR4U_1D[%d].ReservedDE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_899 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_899, "%d %x", "mb_DDR4U_1D[%d].ReservedDF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_900 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_900, "%d %x", "mb_DDR4U_1D[%d].ReservedE0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_901 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_901, "%d %x", "mb_DDR4U_1D[%d].ReservedE1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_902 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_902, "%d %x", "mb_DDR4U_1D[%d].ReservedE2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_903 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_903, "%d %x", "mb_DDR4U_1D[%d].ReservedE3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_904 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_904, "%d %x", "mb_DDR4U_1D[%d].ReservedE4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_905 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_905, "%d %x", "mb_DDR4U_1D[%d].ReservedE5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_906 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_906, "%d %x", "mb_DDR4U_1D[%d].ReservedE6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_907 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_907, "%d %x", "mb_DDR4U_1D[%d].ReservedE7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_908 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_908, "%d %x", "mb_DDR4U_1D[%d].ReservedE8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_909 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_909, "%d %x", "mb_DDR4U_1D[%d].ReservedE9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_910 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_910, "%d %x", "mb_DDR4U_1D[%d].ReservedEA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_911 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_911, "%d %x", "mb_DDR4U_1D[%d].ReservedEB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_912 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_912, "%d %x", "mb_DDR4U_1D[%d].ReservedEC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_913 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_913, "%d %x", "mb_DDR4U_1D[%d].ReservedED = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_914 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_914, "%d %x", "mb_DDR4U_1D[%d].ReservedEE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_915 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_915, "%d %x", "mb_DDR4U_1D[%d].ReservedEF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_916 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_916, "%d %x", "mb_DDR4U_1D[%d].ReservedF0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_917 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_917, "%d %x", "mb_DDR4U_1D[%d].ReservedF1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_918 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_918, "%d %x", "mb_DDR4U_1D[%d].ReservedF2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_919 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_919, "%d %x", "mb_DDR4U_1D[%d].ReservedF3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_920 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_920, "%d %x", "mb_DDR4U_1D[%d].ReservedF4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_921 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_921, "%d %x", "mb_DDR4U_1D[%d].ReservedF5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_922 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_922, "%d %x", "mb_DDR4U_1D[%d].ReservedF6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_923 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_923, "%d %x", "mb_DDR4U_1D[%d].ReservedF7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_924 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_924, "%d %x", "mb_DDR4U_1D[%d].ReservedF8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_925 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_925, "%d %x", "mb_DDR4U_1D[%d].ReservedF9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_926 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_926, "%d %x", "mb_DDR4U_1D[%d].ReservedFA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_927 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_927, "%d %x", "mb_DDR4U_1D[%d].ReservedFB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_928 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_928, "%d %x", "mb_DDR4U_1D[%d].ReservedFC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_929 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_929, "%d %x", "mb_DDR4U_1D[%d].ReservedFD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_930 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_930, "%d %x", "mb_DDR4U_1D[%d].ReservedFE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_931 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_931, "%d %x", "mb_DDR4U_1D[%d].ReservedFF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_932 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_932, "%d %x", "mb_DDR4U_1D[%d].Reserved100 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_933 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_933, "%d %x", "mb_DDR4U_1D[%d].Reserved101 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_934 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_934, "%d %x", "mb_DDR4U_1D[%d].Reserved102 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_935 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_935, "%d %x", "mb_DDR4U_1D[%d].Reserved103 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_936 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_936, "%d %x", "mb_DDR4U_1D[%d].Reserved104 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_937 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_937, "%d %x", "mb_DDR4U_1D[%d].Reserved105 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_938 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_938, "%d %x", "mb_DDR4U_1D[%d].Reserved106 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_939 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_939, "%d %x", "mb_DDR4U_1D[%d].Reserved107 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_940 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_940, "%d %x", "mb_DDR4U_1D[%d].Reserved108 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_941 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_941, "%d %x", "mb_DDR4U_1D[%d].Reserved109 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_942 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_942, "%d %x", "mb_DDR4U_1D[%d].Reserved10A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_943 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_943, "%d %x", "mb_DDR4U_1D[%d].Reserved10B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_944 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_944, "%d %x", "mb_DDR4U_1D[%d].Reserved10C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_945 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_945, "%d %x", "mb_DDR4U_1D[%d].Reserved10D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_946 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_946, "%d %x", "mb_DDR4U_1D[%d].Reserved10E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_947 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_947, "%d %x", "mb_DDR4U_1D[%d].Reserved10F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_948 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_948, "%d %x", "mb_DDR4U_1D[%d].Reserved110 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_949 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_949, "%d %x", "mb_DDR4U_1D[%d].Reserved111 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_950 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_950, "%d %x", "mb_DDR4U_1D[%d].Reserved112 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_951 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_951, "%d %x", "mb_DDR4U_1D[%d].Reserved113 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_952 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_952, "%d %x", "mb_DDR4U_1D[%d].Reserved114 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_953 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_953, "%d %x", "mb_DDR4U_1D[%d].Reserved115 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_954 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_954, "%d %x", "mb_DDR4U_1D[%d].Reserved116 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_955 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_955, "%d %x", "mb_DDR4U_1D[%d].Reserved117 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_956 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_956, "%d %x", "mb_DDR4U_1D[%d].Reserved118 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_957 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_957, "%d %x", "mb_DDR4U_1D[%d].Reserved119 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_958 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_958, "%d %x", "mb_DDR4U_1D[%d].Reserved11A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_959 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_959, "%d %x", "mb_DDR4U_1D[%d].Reserved11B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_960 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_960, "%d %x", "mb_DDR4U_1D[%d].Reserved11C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_961 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_961, "%d %x", "mb_DDR4U_1D[%d].Reserved11D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_962 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_962, "%d %x", "mb_DDR4U_1D[%d].Reserved11E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_963 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_963, "%d %x", "mb_DDR4U_1D[%d].Reserved11F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_964 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_964, "%d %x", "mb_DDR4U_1D[%d].Reserved120 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_965 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_965, "%d %x", "mb_DDR4U_1D[%d].Reserved121 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_966 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_966, "%d %x", "mb_DDR4U_1D[%d].Reserved122 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_967 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_967, "%d %x", "mb_DDR4U_1D[%d].Reserved123 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_968 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_968, "%d %x", "mb_DDR4U_1D[%d].Reserved124 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_969 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_969, "%d %x", "mb_DDR4U_1D[%d].Reserved125 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_970 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_970, "%d %x", "mb_DDR4U_1D[%d].Reserved126 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_971 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_971, "%d %x", "mb_DDR4U_1D[%d].Reserved127 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_972 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_972, "%d %x", "mb_DDR4U_1D[%d].Reserved128 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_973 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_973, "%d %x", "mb_DDR4U_1D[%d].Reserved129 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_974 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_974, "%d %x", "mb_DDR4U_1D[%d].Reserved12A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_975 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_975, "%d %x", "mb_DDR4U_1D[%d].Reserved12B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_976 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_976, "%d %x", "mb_DDR4U_1D[%d].Reserved12C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_977 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_977, "%d %x", "mb_DDR4U_1D[%d].Reserved12D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_978 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_978, "%d %x", "mb_DDR4U_1D[%d].Reserved12E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_979 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_979, "%d %x", "mb_DDR4U_1D[%d].Reserved12F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_980 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_980, "%d %x", "mb_DDR4U_1D[%d].Reserved130 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_981 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_981, "%d %x", "mb_DDR4U_1D[%d].Reserved131 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_982 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_982, "%d %x", "mb_DDR4U_1D[%d].Reserved132 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_983 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_983, "%d %x", "mb_DDR4U_1D[%d].Reserved133 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_984 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_984, "%d %x", "mb_DDR4U_1D[%d].Reserved134 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_985 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_985, "%d %x", "mb_DDR4U_1D[%d].Reserved135 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_986 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_986, "%d %x", "mb_DDR4U_1D[%d].Reserved136 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_987 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_987, "%d %x", "mb_DDR4U_1D[%d].Reserved137 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_988 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_988, "%d %x", "mb_DDR4U_1D[%d].Reserved138 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_989 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_989, "%d %x", "mb_DDR4U_1D[%d].Reserved139 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_990 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_990, "%d %x", "mb_DDR4U_1D[%d].Reserved13A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_991 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_991, "%d %x", "mb_DDR4U_1D[%d].Reserved13B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_992 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_992, "%d %x", "mb_DDR4U_1D[%d].Reserved13C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_993 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_993, "%d %x", "mb_DDR4U_1D[%d].Reserved13D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_994 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_994, "%d %x", "mb_DDR4U_1D[%d].Reserved13E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_995 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_995, "%d %x", "mb_DDR4U_1D[%d].Reserved13F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_996 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_996, "%d %x", "mb_DDR4U_1D[%d].Reserved140 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_997 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_997, "%d %x", "mb_DDR4U_1D[%d].Reserved141 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_998 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_998, "%d %x", "mb_DDR4U_1D[%d].Reserved142 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_999 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_999, "%d %x", "mb_DDR4U_1D[%d].Reserved143 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1000 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1000, "%d %x", "mb_DDR4U_1D[%d].Reserved144 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1001 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1001, "%d %x", "mb_DDR4U_1D[%d].Reserved145 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1002 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1002, "%d %x", "mb_DDR4U_1D[%d].Reserved146 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1003 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1003, "%d %x", "mb_DDR4U_1D[%d].Reserved147 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1004 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1004, "%d %x", "mb_DDR4U_1D[%d].Reserved148 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1005 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1005, "%d %x", "mb_DDR4U_1D[%d].Reserved149 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1006 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1006, "%d %x", "mb_DDR4U_1D[%d].Reserved14A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1007 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1007, "%d %x", "mb_DDR4U_1D[%d].Reserved14B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1008 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1008, "%d %x", "mb_DDR4U_1D[%d].Reserved14C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1009 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1009, "%d %x", "mb_DDR4U_1D[%d].Reserved14D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1010 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1010, "%d %x", "mb_DDR4U_1D[%d].Reserved14E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1011 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1011, "%d %x", "mb_DDR4U_1D[%d].Reserved14F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1012 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1012, "%d %x", "mb_DDR4U_1D[%d].Reserved150 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1013 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1013, "%d %x", "mb_DDR4U_1D[%d].Reserved151 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1014 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1014, "%d %x", "mb_DDR4U_1D[%d].Reserved152 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1015 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1015, "%d %x", "mb_DDR4U_1D[%d].Reserved153 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1016 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1016, "%d %x", "mb_DDR4U_1D[%d].Reserved154 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1017 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1017, "%d %x", "mb_DDR4U_1D[%d].Reserved155 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1018 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1018, "%d %x", "mb_DDR4U_1D[%d].Reserved156 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1019 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1019, "%d %x", "mb_DDR4U_1D[%d].Reserved157 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1020 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1020, "%d %x", "mb_DDR4U_1D[%d].Reserved158 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1021 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1021, "%d %x", "mb_DDR4U_1D[%d].Reserved159 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1022 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1022, "%d %x", "mb_DDR4U_1D[%d].Reserved15A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1023 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1023, "%d %x", "mb_DDR4U_1D[%d].Reserved15B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1024 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1024, "%d %x", "mb_DDR4U_1D[%d].Reserved15C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1025 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1025, "%d %x", "mb_DDR4U_1D[%d].Reserved15D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1026 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1026, "%d %x", "mb_DDR4U_1D[%d].Reserved15E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1027 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1027, "%d %x", "mb_DDR4U_1D[%d].Reserved15F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1028 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1028, "%d %x", "mb_DDR4U_1D[%d].Reserved160 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1029 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1029, "%d %x", "mb_DDR4U_1D[%d].Reserved161 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1030 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1030, "%d %x", "mb_DDR4U_1D[%d].Reserved162 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1031 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1031, "%d %x", "mb_DDR4U_1D[%d].Reserved163 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1032 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1032, "%d %x", "mb_DDR4U_1D[%d].Reserved164 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1033 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1033, "%d %x", "mb_DDR4U_1D[%d].Reserved165 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1034 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1034, "%d %x", "mb_DDR4U_1D[%d].Reserved166 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1035 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1035, "%d %x", "mb_DDR4U_1D[%d].Reserved167 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1036 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1036, "%d %x", "mb_DDR4U_1D[%d].Reserved168 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1037 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1037, "%d %x", "mb_DDR4U_1D[%d].Reserved169 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1038 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1038, "%d %x", "mb_DDR4U_1D[%d].Reserved16A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1039 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1039, "%d %x", "mb_DDR4U_1D[%d].Reserved16B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1040 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1040, "%d %x", "mb_DDR4U_1D[%d].Reserved16C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1041 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1041, "%d %x", "mb_DDR4U_1D[%d].Reserved16D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1042 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1042, "%d %x", "mb_DDR4U_1D[%d].Reserved16E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1043 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1043, "%d %x", "mb_DDR4U_1D[%d].Reserved16F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1044 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1044, "%d %x", "mb_DDR4U_1D[%d].Reserved170 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1045 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1045, "%d %x", "mb_DDR4U_1D[%d].Reserved171 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1046 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1046, "%d %x", "mb_DDR4U_1D[%d].Reserved172 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1047 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1047, "%d %x", "mb_DDR4U_1D[%d].Reserved173 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1048 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1048, "%d %x", "mb_DDR4U_1D[%d].Reserved174 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1049 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1049, "%d %x", "mb_DDR4U_1D[%d].Reserved175 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1050 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1050, "%d %x", "mb_DDR4U_1D[%d].Reserved176 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1051 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1051, "%d %x", "mb_DDR4U_1D[%d].Reserved177 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1052 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1052, "%d %x", "mb_DDR4U_1D[%d].Reserved178 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1053 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1053, "%d %x", "mb_DDR4U_1D[%d].Reserved179 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1054 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1054, "%d %x", "mb_DDR4U_1D[%d].Reserved17A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1055 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1055, "%d %x", "mb_DDR4U_1D[%d].Reserved17B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1056 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1056, "%d %x", "mb_DDR4U_1D[%d].Reserved17C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1057 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1057, "%d %x", "mb_DDR4U_1D[%d].Reserved17D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1058 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1058, "%d %x", "mb_DDR4U_1D[%d].Reserved17E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1059 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1059, "%d %x", "mb_DDR4U_1D[%d].Reserved17F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1060 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1060, "%d %x", "mb_DDR4U_1D[%d].Reserved180 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1061 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1061, "%d %x", "mb_DDR4U_1D[%d].Reserved181 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1062 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1062, "%d %x", "mb_DDR4U_1D[%d].Reserved182 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1063 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1063, "%d %x", "mb_DDR4U_1D[%d].Reserved183 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1064 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1064, "%d %x", "mb_DDR4U_1D[%d].Reserved184 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1065 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1065, "%d %x", "mb_DDR4U_1D[%d].Reserved185 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1066 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1066, "%d %x", "mb_DDR4U_1D[%d].Reserved186 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1067 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1067, "%d %x", "mb_DDR4U_1D[%d].Reserved187 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1068 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1068, "%d %x", "mb_DDR4U_1D[%d].Reserved188 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1069 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1069, "%d %x", "mb_DDR4U_1D[%d].Reserved189 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1070 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1070, "%d %x", "mb_DDR4U_1D[%d].Reserved18A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1071 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1071, "%d %x", "mb_DDR4U_1D[%d].Reserved18B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1072 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1072, "%d %x", "mb_DDR4U_1D[%d].Reserved18C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1073 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1073, "%d %x", "mb_DDR4U_1D[%d].Reserved18D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1074 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1074, "%d %x", "mb_DDR4U_1D[%d].Reserved18E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1075 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1075, "%d %x", "mb_DDR4U_1D[%d].Reserved18F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1076 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1076, "%d %x", "mb_DDR4U_1D[%d].Reserved190 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1077 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1077, "%d %x", "mb_DDR4U_1D[%d].Reserved191 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1078 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1078, "%d %x", "mb_DDR4U_1D[%d].Reserved192 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1079 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1079, "%d %x", "mb_DDR4U_1D[%d].Reserved193 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1080 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1080, "%d %x", "mb_DDR4U_1D[%d].Reserved194 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1081 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1081, "%d %x", "mb_DDR4U_1D[%d].Reserved195 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1082 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1082, "%d %x", "mb_DDR4U_1D[%d].Reserved196 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1083 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1083, "%d %x", "mb_DDR4U_1D[%d].Reserved197 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1084 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1084, "%d %x", "mb_DDR4U_1D[%d].Reserved198 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1085 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1085, "%d %x", "mb_DDR4U_1D[%d].Reserved199 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1086 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1086, "%d %x", "mb_DDR4U_1D[%d].Reserved19A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1087 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1087, "%d %x", "mb_DDR4U_1D[%d].Reserved19B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1088 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1088, "%d %x", "mb_DDR4U_1D[%d].Reserved19C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1089 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1089, "%d %x", "mb_DDR4U_1D[%d].Reserved19D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1090 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1090, "%d %x", "mb_DDR4U_1D[%d].Reserved19E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1091 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1091, "%d %x", "mb_DDR4U_1D[%d].Reserved19F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1092 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1092, "%d %x", "mb_DDR4U_1D[%d].Reserved1A0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1093 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1093, "%d %x", "mb_DDR4U_1D[%d].Reserved1A1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1094 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1094, "%d %x", "mb_DDR4U_1D[%d].Reserved1A2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1095 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1095, "%d %x", "mb_DDR4U_1D[%d].Reserved1A3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1096 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1096, "%d %x", "mb_DDR4U_1D[%d].Reserved1A4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1097 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1097, "%d %x", "mb_DDR4U_1D[%d].Reserved1A5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1098 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1098, "%d %x", "mb_DDR4U_1D[%d].Reserved1A6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1099 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1099, "%d %x", "mb_DDR4U_1D[%d].Reserved1A7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1100 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1100, "%d %x", "mb_DDR4U_1D[%d].Reserved1A8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1101 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1101, "%d %x", "mb_DDR4U_1D[%d].Reserved1A9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1102 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1102, "%d %x", "mb_DDR4U_1D[%d].Reserved1AA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1103 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1103, "%d %x", "mb_DDR4U_1D[%d].Reserved1AB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1104 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1104, "%d %x", "mb_DDR4U_1D[%d].Reserved1AC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1105 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1105, "%d %x", "mb_DDR4U_1D[%d].Reserved1AD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1106 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1106, "%d %x", "mb_DDR4U_1D[%d].Reserved1AE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1107 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1107, "%d %x", "mb_DDR4U_1D[%d].Reserved1AF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1108 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1108, "%d %x", "mb_DDR4U_1D[%d].Reserved1B0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1109 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1109, "%d %x", "mb_DDR4U_1D[%d].Reserved1B1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1110 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1110, "%d %x", "mb_DDR4U_1D[%d].Reserved1B2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1111 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1111, "%d %x", "mb_DDR4U_1D[%d].Reserved1B3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1112 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1112, "%d %x", "mb_DDR4U_1D[%d].Reserved1B4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1113 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1113, "%d %x", "mb_DDR4U_1D[%d].Reserved1B5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1114 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1114, "%d %x", "mb_DDR4U_1D[%d].Reserved1B6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1115 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1115, "%d %x", "mb_DDR4U_1D[%d].Reserved1B7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1116 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1116, "%d %x", "mb_DDR4U_1D[%d].Reserved1B8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1117 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1117, "%d %x", "mb_DDR4U_1D[%d].Reserved1B9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1118 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1118, "%d %x", "mb_DDR4U_1D[%d].Reserved1BA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1119 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1119, "%d %x", "mb_DDR4U_1D[%d].Reserved1BB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1120 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1120, "%d %x", "mb_DDR4U_1D[%d].Reserved1BC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1121 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1121, "%d %x", "mb_DDR4U_1D[%d].Reserved1BD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1122 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1122, "%d %x", "mb_DDR4U_1D[%d].Reserved1BE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1123 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1123, "%d %x", "mb_DDR4U_1D[%d].Reserved1BF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1124 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1124, "%d %x", "mb_DDR4U_1D[%d].Reserved1C0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1125 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1125, "%d %x", "mb_DDR4U_1D[%d].Reserved1C1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1126 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1126, "%d %x", "mb_DDR4U_1D[%d].Reserved1C2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1127 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1127, "%d %x", "mb_DDR4U_1D[%d].Reserved1C3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1128 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1128, "%d %x", "mb_DDR4U_1D[%d].Reserved1C4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1129 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1129, "%d %x", "mb_DDR4U_1D[%d].Reserved1C5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1130 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1130, "%d %x", "mb_DDR4U_1D[%d].Reserved1C6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1131 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1131, "%d %x", "mb_DDR4U_1D[%d].Reserved1C7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1132 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1132, "%d %x", "mb_DDR4U_1D[%d].Reserved1C8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1133 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1133, "%d %x", "mb_DDR4U_1D[%d].Reserved1C9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1134 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1134, "%d %x", "mb_DDR4U_1D[%d].Reserved1CA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1135 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1135, "%d %x", "mb_DDR4U_1D[%d].Reserved1CB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1136 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1136, "%d %x", "mb_DDR4U_1D[%d].Reserved1CC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1137 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1137, "%d %x", "mb_DDR4U_1D[%d].Reserved1CD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1138 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1138, "%d %x", "mb_DDR4U_1D[%d].Reserved1CE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1139 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1139, "%d %x", "mb_DDR4U_1D[%d].Reserved1CF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1140 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1140, "%d %x", "mb_DDR4U_1D[%d].Reserved1D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1141 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1141, "%d %x", "mb_DDR4U_1D[%d].Reserved1D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1142 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1142, "%d %x", "mb_DDR4U_1D[%d].Reserved1D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1143 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1143, "%d %x", "mb_DDR4U_1D[%d].Reserved1D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1144 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1144, "%d %x", "mb_DDR4U_1D[%d].Reserved1D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1145 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1145, "%d %x", "mb_DDR4U_1D[%d].Reserved1D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1146 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1146, "%d %x", "mb_DDR4U_1D[%d].Reserved1D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1147 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1147, "%d %x", "mb_DDR4U_1D[%d].Reserved1D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1148 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1148, "%d %x", "mb_DDR4U_1D[%d].Reserved1D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1149 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1149, "%d %x", "mb_DDR4U_1D[%d].Reserved1D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1150 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1150, "%d %x", "mb_DDR4U_1D[%d].Reserved1DA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1151 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1151, "%d %x", "mb_DDR4U_1D[%d].Reserved1DB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1152 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1152, "%d %x", "mb_DDR4U_1D[%d].Reserved1DC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1153 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1153, "%d %x", "mb_DDR4U_1D[%d].Reserved1DD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1154 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1154, "%d %x", "mb_DDR4U_1D[%d].Reserved1DE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1155 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1155, "%d %x", "mb_DDR4U_1D[%d].Reserved1DF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1156 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1156, "%d %x", "mb_DDR4U_1D[%d].Reserved1E0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1157 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1157, "%d %x", "mb_DDR4U_1D[%d].Reserved1E1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1158 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1158, "%d %x", "mb_DDR4U_1D[%d].Reserved1E2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1159 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1159, "%d %x", "mb_DDR4U_1D[%d].Reserved1E3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1160 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1160, "%d %x", "mb_DDR4U_1D[%d].Reserved1E4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1161 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1161, "%d %x", "mb_DDR4U_1D[%d].Reserved1E5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1162 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1162, "%d %x", "mb_DDR4U_1D[%d].Reserved1E6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1163 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1163, "%d %x", "mb_DDR4U_1D[%d].Reserved1E7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1164 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1164, "%d %x", "mb_DDR4U_1D[%d].Reserved1E8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1165 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1165, "%d %x", "mb_DDR4U_1D[%d].Reserved1E9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1166 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1166, "%d %x", "mb_DDR4U_1D[%d].Reserved1EA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1167 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1167, "%d %x", "mb_DDR4U_1D[%d].Reserved1EB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1168 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1168, "%d %x", "mb_DDR4U_1D[%d].Reserved1EC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1169 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1169, "%d %x", "mb_DDR4U_1D[%d].Reserved1ED = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1170 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1170, "%d %x", "mb_DDR4U_1D[%d].Reserved1EE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1171 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1171, "%d %x", "mb_DDR4U_1D[%d].Reserved1EF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1172 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1172, "%d %x", "mb_DDR4U_1D[%d].Reserved1F0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1173 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1173, "%d %x", "mb_DDR4U_1D[%d].Reserved1F1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1174 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1174, "%d %x", "mb_DDR4U_1D[%d].Reserved1F2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1175 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1175, "%d %x", "mb_DDR4U_1D[%d].Reserved1F3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1176 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1176, "%d %x", "mb_DDR4U_1D[%d].Reserved1F4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1177 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1177, "%d %x", "mb_DDR4U_1D[%d].Reserved1F5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1178 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1178, "%d %x", "mb_DDR4U_1D[%d].Reserved1F6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1179 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1179, "%d %x", "mb_DDR4U_1D[%d].Reserved1F7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1180 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1180, "%d %x", "mb_DDR4U_1D[%d].Reserved1F8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1181 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1181, "%d %x", "mb_DDR4U_1D[%d].Reserved1F9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1182 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1182, "%d %x", "mb_DDR4U_1D[%d].Reserved1FA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1183 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1183, "%d %x", "mb_DDR4U_1D[%d].Reserved1FB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1184 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1184, "%d %x", "mb_DDR4U_1D[%d].Reserved1FC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1185 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1185, "%d %x", "mb_DDR4U_1D[%d].Reserved1FD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1186 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1186, "%d %x", "mb_DDR4U_1D[%d].Reserved1FE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1187 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1187, "%d %x", "mb_DDR4U_1D[%d].Reserved1FF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1188 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1188, "%d %x", "mb_DDR4U_1D[%d].Reserved200 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1189 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1189, "%d %x", "mb_DDR4U_1D[%d].Reserved201 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1190 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1190, "%d %x", "mb_DDR4U_1D[%d].Reserved202 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1191 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1191, "%d %x", "mb_DDR4U_1D[%d].Reserved203 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1192 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1192, "%d %x", "mb_DDR4U_1D[%d].Reserved204 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1193 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1193, "%d %x", "mb_DDR4U_1D[%d].Reserved205 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1194 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1194, "%d %x", "mb_DDR4U_1D[%d].Reserved206 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1195 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1195, "%d %x", "mb_DDR4U_1D[%d].Reserved207 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1196 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1196, "%d %x", "mb_DDR4U_1D[%d].Reserved208 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1197 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1197, "%d %x", "mb_DDR4U_1D[%d].Reserved209 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1198 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1198, "%d %x", "mb_DDR4U_1D[%d].Reserved20A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1199 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1199, "%d %x", "mb_DDR4U_1D[%d].Reserved20B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1200 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1200, "%d %x", "mb_DDR4U_1D[%d].Reserved20C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1201 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1201, "%d %x", "mb_DDR4U_1D[%d].Reserved20D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1202 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1202, "%d %x", "mb_DDR4U_1D[%d].Reserved20E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1203 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1203, "%d %x", "mb_DDR4U_1D[%d].Reserved20F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1204 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1204, "%d %x", "mb_DDR4U_1D[%d].Reserved210 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1205 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1205, "%d %x", "mb_DDR4U_1D[%d].Reserved211 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1206 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1206, "%d %x", "mb_DDR4U_1D[%d].Reserved212 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1207 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1207, "%d %x", "mb_DDR4U_1D[%d].Reserved213 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1208 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1208, "%d %x", "mb_DDR4U_1D[%d].Reserved214 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1209 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1209, "%d %x", "mb_DDR4U_1D[%d].Reserved215 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1210 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1210, "%d %x", "mb_DDR4U_1D[%d].Reserved216 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1211 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1211, "%d %x", "mb_DDR4U_1D[%d].Reserved217 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1212 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1212, "%d %x", "mb_DDR4U_1D[%d].Reserved218 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1213 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1213, "%d %x", "mb_DDR4U_1D[%d].Reserved219 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1214 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1214, "%d %x", "mb_DDR4U_1D[%d].Reserved21A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1215 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1215, "%d %x", "mb_DDR4U_1D[%d].Reserved21B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1216 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1216, "%d %x", "mb_DDR4U_1D[%d].Reserved21C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1217 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1217, "%d %x", "mb_DDR4U_1D[%d].Reserved21D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1218 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1218, "%d %x", "mb_DDR4U_1D[%d].Reserved21E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1219 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1219, "%d %x", "mb_DDR4U_1D[%d].Reserved21F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1220 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1220, "%d %x", "mb_DDR4U_1D[%d].Reserved220 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1221 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1221, "%d %x", "mb_DDR4U_1D[%d].Reserved221 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1222 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1222, "%d %x", "mb_DDR4U_1D[%d].Reserved222 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1223 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1223, "%d %x", "mb_DDR4U_1D[%d].Reserved223 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1224 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1224, "%d %x", "mb_DDR4U_1D[%d].Reserved224 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1225 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1225, "%d %x", "mb_DDR4U_1D[%d].Reserved225 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1226 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1226, "%d %x", "mb_DDR4U_1D[%d].Reserved226 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1227 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1227, "%d %x", "mb_DDR4U_1D[%d].Reserved227 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1228 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1228, "%d %x", "mb_DDR4U_1D[%d].Reserved228 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1229 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1229, "%d %x", "mb_DDR4U_1D[%d].Reserved229 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1230 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1230, "%d %x", "mb_DDR4U_1D[%d].Reserved22A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1231 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1231, "%d %x", "mb_DDR4U_1D[%d].Reserved22B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1232 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1232, "%d %x", "mb_DDR4U_1D[%d].Reserved22C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1233 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1233, "%d %x", "mb_DDR4U_1D[%d].Reserved22D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1234 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1234, "%d %x", "mb_DDR4U_1D[%d].Reserved22E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1235 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1235, "%d %x", "mb_DDR4U_1D[%d].Reserved22F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1236 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1236, "%d %x", "mb_DDR4U_1D[%d].Reserved230 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1237 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1237, "%d %x", "mb_DDR4U_1D[%d].Reserved231 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1238 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1238, "%d %x", "mb_DDR4U_1D[%d].Reserved232 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1239 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1239, "%d %x", "mb_DDR4U_1D[%d].Reserved233 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1240 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1240, "%d %x", "mb_DDR4U_1D[%d].Reserved234 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1241 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1241, "%d %x", "mb_DDR4U_1D[%d].Reserved235 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1242 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1242, "%d %x", "mb_DDR4U_1D[%d].Reserved236 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1243 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1243, "%d %x", "mb_DDR4U_1D[%d].Reserved237 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1244 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1244, "%d %x", "mb_DDR4U_1D[%d].Reserved238 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1245 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1245, "%d %x", "mb_DDR4U_1D[%d].Reserved239 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1246 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1246, "%d %x", "mb_DDR4U_1D[%d].Reserved23A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1247 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1247, "%d %x", "mb_DDR4U_1D[%d].Reserved23B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1248 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1248, "%d %x", "mb_DDR4U_1D[%d].Reserved23C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1249 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1249, "%d %x", "mb_DDR4U_1D[%d].Reserved23D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1250 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1250, "%d %x", "mb_DDR4U_1D[%d].Reserved23E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1251 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1251, "%d %x", "mb_DDR4U_1D[%d].Reserved23F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1252 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1252, "%d %x", "mb_DDR4U_1D[%d].Reserved240 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1253 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1253, "%d %x", "mb_DDR4U_1D[%d].Reserved241 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1254 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1254, "%d %x", "mb_DDR4U_1D[%d].Reserved242 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1255 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1255, "%d %x", "mb_DDR4U_1D[%d].Reserved243 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1256 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1256, "%d %x", "mb_DDR4U_1D[%d].Reserved244 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1257 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1257, "%d %x", "mb_DDR4U_1D[%d].Reserved245 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1258 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1258, "%d %x", "mb_DDR4U_1D[%d].Reserved246 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1259 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1259, "%d %x", "mb_DDR4U_1D[%d].Reserved247 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1260 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1260, "%d %x", "mb_DDR4U_1D[%d].Reserved248 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1261 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1261, "%d %x", "mb_DDR4U_1D[%d].Reserved249 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1262 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1262, "%d %x", "mb_DDR4U_1D[%d].Reserved24A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1263 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1263, "%d %x", "mb_DDR4U_1D[%d].Reserved24B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1264 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1264, "%d %x", "mb_DDR4U_1D[%d].Reserved24C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1265 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1265, "%d %x", "mb_DDR4U_1D[%d].Reserved24D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1266 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1266, "%d %x", "mb_DDR4U_1D[%d].Reserved24E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1267 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1267, "%d %x", "mb_DDR4U_1D[%d].Reserved24F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1268 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1268, "%d %x", "mb_DDR4U_1D[%d].Reserved250 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1269 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1269, "%d %x", "mb_DDR4U_1D[%d].Reserved251 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1270 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1270, "%d %x", "mb_DDR4U_1D[%d].Reserved252 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1271 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1271, "%d %x", "mb_DDR4U_1D[%d].Reserved253 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1272 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1272, "%d %x", "mb_DDR4U_1D[%d].Reserved254 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1273 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1273, "%d %x", "mb_DDR4U_1D[%d].Reserved255 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1274 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1274, "%d %x", "mb_DDR4U_1D[%d].Reserved256 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1275 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1275, "%d %x", "mb_DDR4U_1D[%d].Reserved257 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1276 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1276, "%d %x", "mb_DDR4U_1D[%d].Reserved258 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1277 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1277, "%d %x", "mb_DDR4U_1D[%d].Reserved259 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1278 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1278, "%d %x", "mb_DDR4U_1D[%d].Reserved25A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1279 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1279, "%d %x", "mb_DDR4U_1D[%d].Reserved25B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1280 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1280, "%d %x", "mb_DDR4U_1D[%d].Reserved25C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1281 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1281, "%d %x", "mb_DDR4U_1D[%d].Reserved25D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1282 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1282, "%d %x", "mb_DDR4U_1D[%d].Reserved25E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1283 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1283, "%d %x", "mb_DDR4U_1D[%d].Reserved25F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1284 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1284, "%d %x", "mb_DDR4U_1D[%d].Reserved260 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1285 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1285, "%d %x", "mb_DDR4U_1D[%d].Reserved261 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1286 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1286, "%d %x", "mb_DDR4U_1D[%d].Reserved262 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1287 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1287, "%d %x", "mb_DDR4U_1D[%d].Reserved263 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1288 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1288, "%d %x", "mb_DDR4U_1D[%d].Reserved264 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1289 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1289, "%d %x", "mb_DDR4U_1D[%d].Reserved265 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1290 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1290, "%d %x", "mb_DDR4U_1D[%d].Reserved266 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1291 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1291, "%d %x", "mb_DDR4U_1D[%d].Reserved267 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1292 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1292, "%d %x", "mb_DDR4U_1D[%d].Reserved268 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1293 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1293, "%d %x", "mb_DDR4U_1D[%d].Reserved269 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1294 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1294, "%d %x", "mb_DDR4U_1D[%d].Reserved26A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1295 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1295, "%d %x", "mb_DDR4U_1D[%d].Reserved26B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1296 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1296, "%d %x", "mb_DDR4U_1D[%d].Reserved26C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1297 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1297, "%d %x", "mb_DDR4U_1D[%d].Reserved26D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1298 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1298, "%d %x", "mb_DDR4U_1D[%d].Reserved26E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1299 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1299, "%d %x", "mb_DDR4U_1D[%d].Reserved26F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1300 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1300, "%d %x", "mb_DDR4U_1D[%d].Reserved270 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1301 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1301, "%d %x", "mb_DDR4U_1D[%d].Reserved271 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1302 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1302, "%d %x", "mb_DDR4U_1D[%d].Reserved272 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1303 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1303, "%d %x", "mb_DDR4U_1D[%d].Reserved273 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1304 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1304, "%d %x", "mb_DDR4U_1D[%d].Reserved274 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1305 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1305, "%d %x", "mb_DDR4U_1D[%d].Reserved275 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1306 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1306, "%d %x", "mb_DDR4U_1D[%d].Reserved276 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1307 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1307, "%d %x", "mb_DDR4U_1D[%d].Reserved277 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1308 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1308, "%d %x", "mb_DDR4U_1D[%d].Reserved278 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1309 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1309, "%d %x", "mb_DDR4U_1D[%d].Reserved279 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1310 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1310, "%d %x", "mb_DDR4U_1D[%d].Reserved27A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1311 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1311, "%d %x", "mb_DDR4U_1D[%d].Reserved27B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1312 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1312, "%d %x", "mb_DDR4U_1D[%d].Reserved27C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1313 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1313, "%d %x", "mb_DDR4U_1D[%d].Reserved27D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1314 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1314, "%d %x", "mb_DDR4U_1D[%d].Reserved27E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1315 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1315, "%d %x", "mb_DDR4U_1D[%d].Reserved27F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1316 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1316, "%d %x", "mb_DDR4U_1D[%d].Reserved280 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1317 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1317, "%d %x", "mb_DDR4U_1D[%d].Reserved281 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1318 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1318, "%d %x", "mb_DDR4U_1D[%d].Reserved282 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1319 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1319, "%d %x", "mb_DDR4U_1D[%d].Reserved283 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1320 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1320, "%d %x", "mb_DDR4U_1D[%d].Reserved284 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1321 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1321, "%d %x", "mb_DDR4U_1D[%d].Reserved285 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1322 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1322, "%d %x", "mb_DDR4U_1D[%d].Reserved286 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1323 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1323, "%d %x", "mb_DDR4U_1D[%d].Reserved287 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1324 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1324, "%d %x", "mb_DDR4U_1D[%d].Reserved288 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1325 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1325, "%d %x", "mb_DDR4U_1D[%d].Reserved289 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1326 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1326, "%d %x", "mb_DDR4U_1D[%d].Reserved28A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1327 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1327, "%d %x", "mb_DDR4U_1D[%d].Reserved28B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1328 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1328, "%d %x", "mb_DDR4U_1D[%d].Reserved28C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1329 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1329, "%d %x", "mb_DDR4U_1D[%d].Reserved28D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1330 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1330, "%d %x", "mb_DDR4U_1D[%d].Reserved28E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1331 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1331, "%d %x", "mb_DDR4U_1D[%d].Reserved28F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1332 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1332, "%d %x", "mb_DDR4U_1D[%d].Reserved290 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1333 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1333, "%d %x", "mb_DDR4U_1D[%d].Reserved291 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1334 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1334, "%d %x", "mb_DDR4U_1D[%d].Reserved292 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1335 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1335, "%d %x", "mb_DDR4U_1D[%d].Reserved293 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1336 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1336, "%d %x", "mb_DDR4U_1D[%d].Reserved294 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1337 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1337, "%d %x", "mb_DDR4U_1D[%d].Reserved295 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1338 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1338, "%d %x", "mb_DDR4U_1D[%d].Reserved296 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1339 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1339, "%d %x", "mb_DDR4U_1D[%d].Reserved297 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1340 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1340, "%d %x", "mb_DDR4U_1D[%d].Reserved298 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1341 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1341, "%d %x", "mb_DDR4U_1D[%d].Reserved299 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1342 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1342, "%d %x", "mb_DDR4U_1D[%d].Reserved29A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1343 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1343, "%d %x", "mb_DDR4U_1D[%d].Reserved29B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1344 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1344, "%d %x", "mb_DDR4U_1D[%d].Reserved29C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1345 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1345, "%d %x", "mb_DDR4U_1D[%d].Reserved29D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1346 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1346, "%d %x", "mb_DDR4U_1D[%d].Reserved29E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1347 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1347, "%d %x", "mb_DDR4U_1D[%d].Reserved29F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1348 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1348, "%d %x", "mb_DDR4U_1D[%d].Reserved2A0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1349 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1349, "%d %x", "mb_DDR4U_1D[%d].Reserved2A1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1350 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1350, "%d %x", "mb_DDR4U_1D[%d].Reserved2A2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1351 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1351, "%d %x", "mb_DDR4U_1D[%d].Reserved2A3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1352 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1352, "%d %x", "mb_DDR4U_1D[%d].Reserved2A4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1353 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1353, "%d %x", "mb_DDR4U_1D[%d].Reserved2A5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1354 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1354, "%d %x", "mb_DDR4U_1D[%d].Reserved2A6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1355 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1355, "%d %x", "mb_DDR4U_1D[%d].Reserved2A7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1356 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1356, "%d %x", "mb_DDR4U_1D[%d].Reserved2A8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1357 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1357, "%d %x", "mb_DDR4U_1D[%d].Reserved2A9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1358 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1358, "%d %x", "mb_DDR4U_1D[%d].Reserved2AA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1359 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1359, "%d %x", "mb_DDR4U_1D[%d].Reserved2AB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1360 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1360, "%d %x", "mb_DDR4U_1D[%d].Reserved2AC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1361 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1361, "%d %x", "mb_DDR4U_1D[%d].Reserved2AD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1362 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1362, "%d %x", "mb_DDR4U_1D[%d].Reserved2AE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1363 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1363, "%d %x", "mb_DDR4U_1D[%d].Reserved2AF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1364 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1364, "%d %x", "mb_DDR4U_1D[%d].Reserved2B0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1365 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1365, "%d %x", "mb_DDR4U_1D[%d].Reserved2B1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1366 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1366, "%d %x", "mb_DDR4U_1D[%d].Reserved2B2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1367 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1367, "%d %x", "mb_DDR4U_1D[%d].Reserved2B3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1368 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1368, "%d %x", "mb_DDR4U_1D[%d].Reserved2B4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1369 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1369, "%d %x", "mb_DDR4U_1D[%d].Reserved2B5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1370 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1370, "%d %x", "mb_DDR4U_1D[%d].Reserved2B6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1371 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1371, "%d %x", "mb_DDR4U_1D[%d].Reserved2B7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1372 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1372, "%d %x", "mb_DDR4U_1D[%d].Reserved2B8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1373 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1373, "%d %x", "mb_DDR4U_1D[%d].Reserved2B9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1374 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1374, "%d %x", "mb_DDR4U_1D[%d].Reserved2BA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1375 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1375, "%d %x", "mb_DDR4U_1D[%d].Reserved2BB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1376 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1376, "%d %x", "mb_DDR4U_1D[%d].Reserved2BC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1377 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1377, "%d %x", "mb_DDR4U_1D[%d].Reserved2BD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1378 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1378, "%d %x", "mb_DDR4U_1D[%d].Reserved2BE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1379 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1379, "%d %x", "mb_DDR4U_1D[%d].Reserved2BF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1380 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1380, "%d %x", "mb_DDR4U_1D[%d].Reserved2C0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1381 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1381, "%d %x", "mb_DDR4U_1D[%d].Reserved2C1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1382 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1382, "%d %x", "mb_DDR4U_1D[%d].Reserved2C2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1383 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1383, "%d %x", "mb_DDR4U_1D[%d].Reserved2C3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1384 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1384, "%d %x", "mb_DDR4U_1D[%d].Reserved2C4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1385 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1385, "%d %x", "mb_DDR4U_1D[%d].Reserved2C5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1386 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1386, "%d %x", "mb_DDR4U_1D[%d].Reserved2C6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1387 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1387, "%d %x", "mb_DDR4U_1D[%d].Reserved2C7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1388 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1388, "%d %x", "mb_DDR4U_1D[%d].Reserved2C8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1389 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1389, "%d %x", "mb_DDR4U_1D[%d].Reserved2C9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1390 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1390, "%d %x", "mb_DDR4U_1D[%d].Reserved2CA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1391 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1391, "%d %x", "mb_DDR4U_1D[%d].Reserved2CB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1392 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1392, "%d %x", "mb_DDR4U_1D[%d].Reserved2CC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1393 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1393, "%d %x", "mb_DDR4U_1D[%d].Reserved2CD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1394 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1394, "%d %x", "mb_DDR4U_1D[%d].Reserved2CE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1395 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1395, "%d %x", "mb_DDR4U_1D[%d].Reserved2CF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1396 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1396, "%d %x", "mb_DDR4U_1D[%d].Reserved2D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1397 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1397, "%d %x", "mb_DDR4U_1D[%d].Reserved2D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1398 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1398, "%d %x", "mb_DDR4U_1D[%d].Reserved2D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1399 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1399, "%d %x", "mb_DDR4U_1D[%d].Reserved2D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1400 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1400, "%d %x", "mb_DDR4U_1D[%d].Reserved2D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1401 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1401, "%d %x", "mb_DDR4U_1D[%d].Reserved2D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1402 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1402, "%d %x", "mb_DDR4U_1D[%d].Reserved2D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1403 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1403, "%d %x", "mb_DDR4U_1D[%d].Reserved2D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1404 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1404, "%d %x", "mb_DDR4U_1D[%d].Reserved2D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1405 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1405, "%d %x", "mb_DDR4U_1D[%d].Reserved2D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1406 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1406, "%d %x", "mb_DDR4U_1D[%d].Reserved2DA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1407 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1407, "%d %x", "mb_DDR4U_1D[%d].Reserved2DB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1408 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1408, "%d %x", "mb_DDR4U_1D[%d].Reserved2DC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1409 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1409, "%d %x", "mb_DDR4U_1D[%d].Reserved2DD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1410 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1410, "%d %x", "mb_DDR4U_1D[%d].Reserved2DE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1411 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1411, "%d %x", "mb_DDR4U_1D[%d].Reserved2DF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1412 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1412, "%d %x", "mb_DDR4U_1D[%d].Reserved2E0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1413 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1413, "%d %x", "mb_DDR4U_1D[%d].Reserved2E1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1414 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1414, "%d %x", "mb_DDR4U_1D[%d].Reserved2E2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1415 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1415, "%d %x", "mb_DDR4U_1D[%d].Reserved2E3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1416 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1416, "%d %x", "mb_DDR4U_1D[%d].Reserved2E4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1417 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1417, "%d %x", "mb_DDR4U_1D[%d].Reserved2E5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1418 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1418, "%d %x", "mb_DDR4U_1D[%d].Reserved2E6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1419 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1419, "%d %x", "mb_DDR4U_1D[%d].Reserved2E7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1420 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1420, "%d %x", "mb_DDR4U_1D[%d].Reserved2E8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1421 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1421, "%d %x", "mb_DDR4U_1D[%d].Reserved2E9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1422 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1422, "%d %x", "mb_DDR4U_1D[%d].Reserved2EA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1423 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1423, "%d %x", "mb_DDR4U_1D[%d].Reserved2EB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1424 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1424, "%d %x", "mb_DDR4U_1D[%d].Reserved2EC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1425 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1425, "%d %x", "mb_DDR4U_1D[%d].Reserved2ED = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1426 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1426, "%d %x", "mb_DDR4U_1D[%d].Reserved2EE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1427 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1427, "%d %x", "mb_DDR4U_1D[%d].Reserved2EF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1428 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1428, "%d %x", "mb_DDR4U_1D[%d].Reserved2F0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1429 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1429, "%d %x", "mb_DDR4U_1D[%d].Reserved2F1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1430 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1430, "%d %x", "mb_DDR4U_1D[%d].Reserved2F2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1431 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1431, "%d %x", "mb_DDR4U_1D[%d].Reserved2F3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1432 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1432, "%d %x", "mb_DDR4U_1D[%d].Reserved2F4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1433 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1433, "%d %x", "mb_DDR4U_1D[%d].Reserved2F5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1434 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1434, "%d %x", "mb_DDR4U_1D[%d].Reserved2F6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1435 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1435, "%d %x", "mb_DDR4U_1D[%d].Reserved2F7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1436 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1436, "%d %x", "mb_DDR4U_1D[%d].Reserved2F8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1437 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1437, "%d %x", "mb_DDR4U_1D[%d].Reserved2F9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1438 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1438, "%d %x", "mb_DDR4U_1D[%d].Reserved2FA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1439 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1439, "%d %x", "mb_DDR4U_1D[%d].Reserved2FB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1440 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1440, "%d %x", "mb_DDR4U_1D[%d].Reserved2FC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1441 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1441, "%d %x", "mb_DDR4U_1D[%d].Reserved2FD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1442 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1442, "%d %x", "mb_DDR4U_1D[%d].Reserved2FE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1443 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1443, "%d %x", "mb_DDR4U_1D[%d].Reserved2FF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1444 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1444, "%d %x", "mb_DDR4U_1D[%d].Reserved300 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1445 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1445, "%d %x", "mb_DDR4U_1D[%d].Reserved301 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1446 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1446, "%d %x", "mb_DDR4U_1D[%d].Reserved302 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1447 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1447, "%d %x", "mb_DDR4U_1D[%d].Reserved303 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1448 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1448, "%d %x", "mb_DDR4U_1D[%d].Reserved304 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1449 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1449, "%d %x", "mb_DDR4U_1D[%d].Reserved305 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1450 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1450, "%d %x", "mb_DDR4U_1D[%d].Reserved306 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1451 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1451, "%d %x", "mb_DDR4U_1D[%d].Reserved307 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1452 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1452, "%d %x", "mb_DDR4U_1D[%d].Reserved308 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1453 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1453, "%d %x", "mb_DDR4U_1D[%d].Reserved309 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1454 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1454, "%d %x", "mb_DDR4U_1D[%d].Reserved30A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1455 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1455, "%d %x", "mb_DDR4U_1D[%d].Reserved30B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1456 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1456, "%d %x", "mb_DDR4U_1D[%d].Reserved30C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1457 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1457, "%d %x", "mb_DDR4U_1D[%d].Reserved30D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1458 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1458, "%d %x", "mb_DDR4U_1D[%d].Reserved30E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1459 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1459, "%d %x", "mb_DDR4U_1D[%d].Reserved30F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1460 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1460, "%d %x", "mb_DDR4U_1D[%d].Reserved310 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1461 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1461, "%d %x", "mb_DDR4U_1D[%d].Reserved311 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1462 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1462, "%d %x", "mb_DDR4U_1D[%d].Reserved312 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1463 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1463, "%d %x", "mb_DDR4U_1D[%d].Reserved313 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1464 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1464, "%d %x", "mb_DDR4U_1D[%d].Reserved314 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1465 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1465, "%d %x", "mb_DDR4U_1D[%d].Reserved315 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1466 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1466, "%d %x", "mb_DDR4U_1D[%d].Reserved316 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1467 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1467, "%d %x", "mb_DDR4U_1D[%d].Reserved317 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1468 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1468, "%d %x", "mb_DDR4U_1D[%d].Reserved318 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1469 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1469, "%d %x", "mb_DDR4U_1D[%d].Reserved319 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1470 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1470, "%d %x", "mb_DDR4U_1D[%d].Reserved31A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1471 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1471, "%d %x", "mb_DDR4U_1D[%d].Reserved31B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1472 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1472, "%d %x", "mb_DDR4U_1D[%d].Reserved31C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1473 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1473, "%d %x", "mb_DDR4U_1D[%d].Reserved31D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1474 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1474, "%d %x", "mb_DDR4U_1D[%d].Reserved31E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1475 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1475, "%d %x", "mb_DDR4U_1D[%d].Reserved31F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1476 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1476, "%d %x", "mb_DDR4U_1D[%d].Reserved320 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1477 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1477, "%d %x", "mb_DDR4U_1D[%d].Reserved321 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1478 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1478, "%d %x", "mb_DDR4U_1D[%d].Reserved322 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1479 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1479, "%d %x", "mb_DDR4U_1D[%d].Reserved323 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1480 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1480, "%d %x", "mb_DDR4U_1D[%d].Reserved324 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1481 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1481, "%d %x", "mb_DDR4U_1D[%d].Reserved325 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1482 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1482, "%d %x", "mb_DDR4U_1D[%d].Reserved326 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1483 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1483, "%d %x", "mb_DDR4U_1D[%d].Reserved327 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1484 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1484, "%d %x", "mb_DDR4U_1D[%d].Reserved328 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1485 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1485, "%d %x", "mb_DDR4U_1D[%d].Reserved329 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1486 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1486, "%d %x", "mb_DDR4U_1D[%d].Reserved32A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1487 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1487, "%d %x", "mb_DDR4U_1D[%d].Reserved32B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1488 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1488, "%d %x", "mb_DDR4U_1D[%d].Reserved32C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1489 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1489, "%d %x", "mb_DDR4U_1D[%d].Reserved32D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1490 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1490, "%d %x", "mb_DDR4U_1D[%d].Reserved32E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1491 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1491, "%d %x", "mb_DDR4U_1D[%d].Reserved32F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1492 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1492, "%d %x", "mb_DDR4U_1D[%d].Reserved330 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1493 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1493, "%d %x", "mb_DDR4U_1D[%d].Reserved331 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1494 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1494, "%d %x", "mb_DDR4U_1D[%d].Reserved332 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1495 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1495, "%d %x", "mb_DDR4U_1D[%d].Reserved333 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1496 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1496, "%d %x", "mb_DDR4U_1D[%d].Reserved334 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1497 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1497, "%d %x", "mb_DDR4U_1D[%d].Reserved335 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1498 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1498, "%d %x", "mb_DDR4U_1D[%d].Reserved336 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1499 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1499, "%d %x", "mb_DDR4U_1D[%d].Reserved337 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1500 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1500, "%d %x", "mb_DDR4U_1D[%d].Reserved338 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1501 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1501, "%d %x", "mb_DDR4U_1D[%d].Reserved339 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1502 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1502, "%d %x", "mb_DDR4U_1D[%d].Reserved33A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1503 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1503, "%d %x", "mb_DDR4U_1D[%d].Reserved33B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1504 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1504, "%d %x", "mb_DDR4U_1D[%d].Reserved33C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1505 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1505, "%d %x", "mb_DDR4U_1D[%d].Reserved33D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1506 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1506, "%d %x", "mb_DDR4U_1D[%d].Reserved33E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1507 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1507, "%d %x", "mb_DDR4U_1D[%d].Reserved33F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1508 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1508, "%d %x", "mb_DDR4U_1D[%d].Reserved340 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1509 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1509, "%d %x", "mb_DDR4U_1D[%d].Reserved341 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1510 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1510, "%d %x", "mb_DDR4U_1D[%d].Reserved342 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1511 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1511, "%d %x", "mb_DDR4U_1D[%d].Reserved343 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1512 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1512, "%d %x", "mb_DDR4U_1D[%d].Reserved344 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1513 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1513, "%d %x", "mb_DDR4U_1D[%d].Reserved345 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1514 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1514, "%d %x", "mb_DDR4U_1D[%d].Reserved346 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1515 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1515, "%d %x", "mb_DDR4U_1D[%d].Reserved347 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1516 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1516, "%d %x", "mb_DDR4U_1D[%d].Reserved348 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1517 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1517, "%d %x", "mb_DDR4U_1D[%d].Reserved349 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1518 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1518, "%d %x", "mb_DDR4U_1D[%d].Reserved34A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1519 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1519, "%d %x", "mb_DDR4U_1D[%d].Reserved34B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1520 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1520, "%d %x", "mb_DDR4U_1D[%d].Reserved34C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1521 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1521, "%d %x", "mb_DDR4U_1D[%d].Reserved34D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1522 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1522, "%d %x", "mb_DDR4U_1D[%d].Reserved34E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1523 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1523, "%d %x", "mb_DDR4U_1D[%d].Reserved34F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1524 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1524, "%d %x", "mb_DDR4U_1D[%d].Reserved350 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1525 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1525, "%d %x", "mb_DDR4U_1D[%d].Reserved351 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1526 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1526, "%d %x", "mb_DDR4U_1D[%d].Reserved352 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1527 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1527, "%d %x", "mb_DDR4U_1D[%d].Reserved353 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1528 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1528, "%d %x", "mb_DDR4U_1D[%d].Reserved354 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1529 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1529, "%d %x", "mb_DDR4U_1D[%d].Reserved355 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1530 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1530, "%d %x", "mb_DDR4U_1D[%d].Reserved356 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1531 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1531, "%d %x", "mb_DDR4U_1D[%d].Reserved357 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1532 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1532, "%d %x", "mb_DDR4U_1D[%d].Reserved358 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1533 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1533, "%d %x", "mb_DDR4U_1D[%d].Reserved359 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1534 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1534, "%d %x", "mb_DDR4U_1D[%d].Reserved35A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1535 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1535, "%d %x", "mb_DDR4U_1D[%d].Reserved35B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1536 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1536, "%d %x", "mb_DDR4U_1D[%d].Reserved35C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1537 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1537, "%d %x", "mb_DDR4U_1D[%d].Reserved35D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1538 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1538, "%d %x", "mb_DDR4U_1D[%d].Reserved35E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1539 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1539, "%d %x", "mb_DDR4U_1D[%d].Reserved35F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1540 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1540, "%d %x", "mb_DDR4U_1D[%d].Reserved360 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1541 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1541, "%d %x", "mb_DDR4U_1D[%d].Reserved361 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1542 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1542, "%d %x", "mb_DDR4U_1D[%d].Reserved362 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1543 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1543, "%d %x", "mb_DDR4U_1D[%d].Reserved363 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1544 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1544, "%d %x", "mb_DDR4U_1D[%d].Reserved364 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1545 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1545, "%d %x", "mb_DDR4U_1D[%d].Reserved365 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1546 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1546, "%d %x", "mb_DDR4U_1D[%d].Reserved366 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1547 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1547, "%d %x", "mb_DDR4U_1D[%d].Reserved367 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1548 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1548, "%d %x", "mb_DDR4U_1D[%d].Reserved368 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1549 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1549, "%d %x", "mb_DDR4U_1D[%d].Reserved369 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1550 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1550, "%d %x", "mb_DDR4U_1D[%d].Reserved36A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1551 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1551, "%d %x", "mb_DDR4U_1D[%d].Reserved36B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1552 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1552, "%d %x", "mb_DDR4U_1D[%d].Reserved36C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1553 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1553, "%d %x", "mb_DDR4U_1D[%d].Reserved36D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1554 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1554, "%d %x", "mb_DDR4U_1D[%d].Reserved36E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1555 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1555, "%d %x", "mb_DDR4U_1D[%d].Reserved36F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1556 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1556, "%d %x", "mb_DDR4U_1D[%d].Reserved370 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1557 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1557, "%d %x", "mb_DDR4U_1D[%d].Reserved371 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1558 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1558, "%d %x", "mb_DDR4U_1D[%d].Reserved372 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1559 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1559, "%d %x", "mb_DDR4U_1D[%d].Reserved373 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1560 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1560, "%d %x", "mb_DDR4U_1D[%d].Reserved374 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1561 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1561, "%d %x", "mb_DDR4U_1D[%d].Reserved375 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1562 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1562, "%d %x", "mb_DDR4U_1D[%d].Reserved376 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1563 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1563, "%d %x", "mb_DDR4U_1D[%d].Reserved377 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1564 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1564, "%d %x", "mb_DDR4U_1D[%d].Reserved378 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1565 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1565, "%d %x", "mb_DDR4U_1D[%d].Reserved379 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1566 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1566, "%d %x", "mb_DDR4U_1D[%d].Reserved37A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1567 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1567, "%d %x", "mb_DDR4U_1D[%d].Reserved37B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1568 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1568, "%d %x", "mb_DDR4U_1D[%d].Reserved37C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1569 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1569, "%d %x", "mb_DDR4U_1D[%d].Reserved37D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1570 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1570, "%d %x", "mb_DDR4U_1D[%d].Reserved37E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1571 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1571, "%d %x", "mb_DDR4U_1D[%d].Reserved37F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1572 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1572, "%d %x", "mb_DDR4U_1D[%d].Reserved380 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1573 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1573, "%d %x", "mb_DDR4U_1D[%d].Reserved381 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1574 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1574, "%d %x", "mb_DDR4U_1D[%d].Reserved382 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1575 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1575, "%d %x", "mb_DDR4U_1D[%d].Reserved383 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1576 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1576, "%d %x", "mb_DDR4U_1D[%d].Reserved384 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1577 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1577, "%d %x", "mb_DDR4U_1D[%d].Reserved385 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1578 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1578, "%d %x", "mb_DDR4U_1D[%d].Reserved386 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1579 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1579, "%d %x", "mb_DDR4U_1D[%d].Reserved387 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1580 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1580, "%d %x", "mb_DDR4U_1D[%d].Reserved388 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1581 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1581, "%d %x", "mb_DDR4U_1D[%d].Reserved389 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1582 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1582, "%d %x", "mb_DDR4U_1D[%d].Reserved38A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1583 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1583, "%d %x", "mb_DDR4U_1D[%d].Reserved38B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1584 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1584, "%d %x", "mb_DDR4U_1D[%d].Reserved38C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1585 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1585, "%d %x", "mb_DDR4U_1D[%d].Reserved38D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1586 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1586, "%d %x", "mb_DDR4U_1D[%d].Reserved38E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1587 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1587, "%d %x", "mb_DDR4U_1D[%d].Reserved38F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1588 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1588, "%d %x", "mb_DDR4U_1D[%d].Reserved390 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1589 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1589, "%d %x", "mb_DDR4U_1D[%d].Reserved391 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1590 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1590, "%d %x", "mb_DDR4U_1D[%d].Reserved392 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1591 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1591, "%d %x", "mb_DDR4U_1D[%d].Reserved393 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1592 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1592, "%d %x", "mb_DDR4U_1D[%d].Reserved394 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1593 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1593, "%d %x", "mb_DDR4U_1D[%d].Reserved395 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1594 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1594, "%d %x", "mb_DDR4U_1D[%d].Reserved396 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1595 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1595, "%d %x", "mb_DDR4U_1D[%d].Reserved397 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1596 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1596, "%d %x", "mb_DDR4U_1D[%d].Reserved398 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1597 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1597, "%d %x", "mb_DDR4U_1D[%d].Reserved399 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1598 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1598, "%d %x", "mb_DDR4U_1D[%d].Reserved39A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1599 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1599, "%d %x", "mb_DDR4U_1D[%d].Reserved39B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1600 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1600, "%d %x", "mb_DDR4U_1D[%d].Reserved39C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1601 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1601, "%d %x", "mb_DDR4U_1D[%d].Reserved39D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1602 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1602, "%d %x", "mb_DDR4U_1D[%d].Reserved39E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1603 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1603, "%d %x", "mb_DDR4U_1D[%d].Reserved39F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1604 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1604, "%d %x", "mb_DDR4U_1D[%d].Reserved3A0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1605 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1605, "%d %x", "mb_DDR4U_1D[%d].Reserved3A1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1606 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1606, "%d %x", "mb_DDR4U_1D[%d].Reserved3A2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1607 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1607, "%d %x", "mb_DDR4U_1D[%d].Reserved3A3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1608 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1608, "%d %x", "mb_DDR4U_1D[%d].Reserved3A4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1609 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1609, "%d %x", "mb_DDR4U_1D[%d].Reserved3A5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1610 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1610, "%d %x", "mb_DDR4U_1D[%d].Reserved3A6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1611 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1611, "%d %x", "mb_DDR4U_1D[%d].Reserved3A7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1612 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1612, "%d %x", "mb_DDR4U_1D[%d].Reserved3A8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1613 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1613, "%d %x", "mb_DDR4U_1D[%d].Reserved3A9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1614 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1614, "%d %x", "mb_DDR4U_1D[%d].Reserved3AA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1615 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1615, "%d %x", "mb_DDR4U_1D[%d].Reserved3AB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1616 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1616, "%d %x", "mb_DDR4U_1D[%d].Reserved3AC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1617 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1617, "%d %x", "mb_DDR4U_1D[%d].Reserved3AD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1618 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1618, "%d %x", "mb_DDR4U_1D[%d].Reserved3AE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1619 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1619, "%d %x", "mb_DDR4U_1D[%d].Reserved3AF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1620 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1620, "%d %x", "mb_DDR4U_1D[%d].Reserved3B0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1621 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1621, "%d %x", "mb_DDR4U_1D[%d].Reserved3B1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1622 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1622, "%d %x", "mb_DDR4U_1D[%d].Reserved3B2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1623 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1623, "%d %x", "mb_DDR4U_1D[%d].Reserved3B3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1624 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1624, "%d %x", "mb_DDR4U_1D[%d].Reserved3B4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1625 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1625, "%d %x", "mb_DDR4U_1D[%d].Reserved3B5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1626 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1626, "%d %x", "mb_DDR4U_1D[%d].Reserved3B6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1627 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1627, "%d %x", "mb_DDR4U_1D[%d].Reserved3B7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1628 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1628, "%d %x", "mb_DDR4U_1D[%d].Reserved3B8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1629 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1629, "%d %x", "mb_DDR4U_1D[%d].Reserved3B9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1630 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1630, "%d %x", "mb_DDR4U_1D[%d].Reserved3BA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1631 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1631, "%d %x", "mb_DDR4U_1D[%d].Reserved3BB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1632 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1632, "%d %x", "mb_DDR4U_1D[%d].Reserved3BC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1633 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1633, "%d %x", "mb_DDR4U_1D[%d].Reserved3BD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1634 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1634, "%d %x", "mb_DDR4U_1D[%d].Reserved3BE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1635 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1635, "%d %x", "mb_DDR4U_1D[%d].Reserved3BF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1636 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1636, "%d %x", "mb_DDR4U_1D[%d].Reserved3C0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1637 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1637, "%d %x", "mb_DDR4U_1D[%d].Reserved3C1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1638 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1638, "%d %x", "mb_DDR4U_1D[%d].Reserved3C2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1639 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1639, "%d %x", "mb_DDR4U_1D[%d].Reserved3C3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1640 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1640, "%d %x", "mb_DDR4U_1D[%d].Reserved3C4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1641 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1641, "%d %x", "mb_DDR4U_1D[%d].Reserved3C5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1642 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1642, "%d %x", "mb_DDR4U_1D[%d].Reserved3C6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1643 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1643, "%d %x", "mb_DDR4U_1D[%d].Reserved3C7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1644 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1644, "%d %x", "mb_DDR4U_1D[%d].Reserved3C8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1645 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1645, "%d %x", "mb_DDR4U_1D[%d].Reserved3C9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1646 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1646, "%d %x", "mb_DDR4U_1D[%d].Reserved3CA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1647 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1647, "%d %x", "mb_DDR4U_1D[%d].Reserved3CB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1648 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1648, "%d %x", "mb_DDR4U_1D[%d].Reserved3CC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1649 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1649, "%d %x", "mb_DDR4U_1D[%d].Reserved3CD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1650 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1650, "%d %x", "mb_DDR4U_1D[%d].Reserved3CE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1651 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1651, "%d %x", "mb_DDR4U_1D[%d].Reserved3CF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1652 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1652, "%d %x", "mb_DDR4U_1D[%d].Reserved3D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1653 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1653, "%d %x", "mb_DDR4U_1D[%d].Reserved3D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1654 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1654, "%d %x", "mb_DDR4U_1D[%d].Reserved3D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1655 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1655, "%d %x", "mb_DDR4U_1D[%d].Reserved3D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1656 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1656, "%d %x", "mb_DDR4U_1D[%d].Reserved3D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1657 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1657, "%d %x", "mb_DDR4U_1D[%d].Reserved3D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1658 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1658, "%d %x", "mb_DDR4U_1D[%d].Reserved3D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1659 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1659, "%d %x", "mb_DDR4U_1D[%d].Reserved3D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1660 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1660, "%d %x", "mb_DDR4U_1D[%d].Reserved3D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1661 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1661, "%d %x", "mb_DDR4U_1D[%d].Reserved3D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1662 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1662, "%d %x", "mb_DDR4U_1D[%d].Reserved3DA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1663 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1663, "%d %x", "mb_DDR4U_1D[%d].Reserved3DB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1664 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1664, "%d %x", "mb_DDR4U_1D[%d].Reserved3DC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1665 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1665, "%d %x", "mb_DDR4U_1D[%d].Reserved3DD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1666 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1666, "%d %x", "mb_DDR4U_1D[%d].Reserved3DE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1667 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1667, "%d %x", "mb_DDR4U_1D[%d].Reserved3DF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1668 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1668, "%d %x", "mb_DDR4U_1D[%d].Reserved3E0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1669 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1669, "%d %x", "mb_DDR4U_1D[%d].Reserved3E1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1670 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1670, "%d %x", "mb_DDR4U_1D[%d].Reserved3E2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1671 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1671, "%d %x", "mb_DDR4U_1D[%d].Reserved3E3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1672 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1672, "%d %x", "mb_DDR4U_1D[%d].Reserved3E4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1673 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1673, "%d %x", "mb_DDR4U_1D[%d].Reserved3E5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1674 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1674, "%d %x", "mb_DDR4U_1D[%d].Reserved3E6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1675 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1675, "%d %x", "mb_DDR4U_1D[%d].Reserved3E7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1676 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1676, "%d %x", "mb_DDR4U_1D[%d].Reserved3E8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1677 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1677, "%d %x", "mb_DDR4U_1D[%d].Reserved3E9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1678 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1678, "%d %x", "mb_DDR4U_1D[%d].Reserved3EA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1679 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1679, "%d %x", "mb_DDR4U_1D[%d].Reserved3EB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1680 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1680, "%d %x", "mb_DDR4U_1D[%d].Reserved3EC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1681 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1681, "%d %x", "mb_DDR4U_1D[%d].Reserved3ED = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1682 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1682, "%d %x", "mb_DDR4U_1D[%d].Reserved3EE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1683 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1683, "%d %x", "mb_DDR4U_1D[%d].Reserved3EF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1684 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1684, "%d %x", "mb_DDR4U_1D[%d].Reserved3F0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1685 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1685, "%d %x", "mb_DDR4U_1D[%d].Reserved3F1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1686 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1686, "%d %x", "mb_DDR4U_1D[%d].Reserved3F2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1687 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1687, "%d %x", "mb_DDR4U_1D[%d].Reserved3F3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1688 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1688, "%d %x", "mb_DDR4U_1D[%d].Reserved3F4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1689 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1689, "%d %x", "mb_DDR4U_1D[%d].Reserved3F5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1690 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1690, "%d %x", "mb_DDR4U_1D[%d].ALT_CAS_L = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1691 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1691, "%d %x", "mb_DDR4U_1D[%d].ALT_WCAS_L = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1692 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1692, "%d %x", "mb_DDR4U_1D[%d].D4Misc = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1693 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1693, "%d %x", "mb_DDR4U_2D[%d].Reserved00 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1694 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1694, "%d %x", "mb_DDR4U_2D[%d].MsgMisc = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1695 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1695, "%d %x", "mb_DDR4U_2D[%d].PmuRevision = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1696 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1696, "%d %x", "mb_DDR4U_2D[%d].Pstate = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1697 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1697, "%d %x", "mb_DDR4U_2D[%d].PllBypassEn = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1698 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1698, "%d %x", "mb_DDR4U_2D[%d].DRAMFreq = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1699 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1699, "%d %x", "mb_DDR4U_2D[%d].DfiFreqRatio = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1700 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1700, "%d %x", "mb_DDR4U_2D[%d].BPZNResVal = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1701 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1701, "%d %x", "mb_DDR4U_2D[%d].PhyOdtImpedance = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1702 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1702, "%d %x", "mb_DDR4U_2D[%d].PhyDrvImpedance = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1703 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1703, "%d %x", "mb_DDR4U_2D[%d].PhyVref = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1704 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1704, "%d %x", "mb_DDR4U_2D[%d].DramType = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1705 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1705, "%d %x", "mb_DDR4U_2D[%d].DisabledDbyte = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1706 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1706, "%d %x", "mb_DDR4U_2D[%d].EnabledDQs = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1707 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1707, "%d %x", "mb_DDR4U_2D[%d].CsPresent = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1708 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1708, "%d %x", "mb_DDR4U_2D[%d].CsPresentD0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1709 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1709, "%d %x", "mb_DDR4U_2D[%d].CsPresentD1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1710 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1710, "%d %x", "mb_DDR4U_2D[%d].AddrMirror = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1711 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1711, "%d %x", "mb_DDR4U_2D[%d].CsTestFail = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1712 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1712, "%d %x", "mb_DDR4U_2D[%d].PhyCfg = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1713 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1713, "%d %x", "mb_DDR4U_2D[%d].SequenceCtrl = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1714 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1714, "%d %x", "mb_DDR4U_2D[%d].HdtCtrl = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1715 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1715, "%d %x", "mb_DDR4U_2D[%d].RX2D_TrainOpt = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1716 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1716, "%d %x", "mb_DDR4U_2D[%d].TX2D_TrainOpt = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1717 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1717, "%d %x", "mb_DDR4U_2D[%d].Share2DVrefResult = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1718 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1718, "%d %x", "mb_DDR4U_2D[%d].Delay_Weight2D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1719 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1719, "%d %x", "mb_DDR4U_2D[%d].Voltage_Weight2D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1720 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1720, "%d %x", "mb_DDR4U_2D[%d].Reserved1E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1721 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1721, "%d %x", "mb_DDR4U_2D[%d].Reserved1F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1722 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1722, "%d %x", "mb_DDR4U_2D[%d].Reserved20 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1723 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1723, "%d %x", "mb_DDR4U_2D[%d].Reserved21 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1724 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1724, "%d %x", "mb_DDR4U_2D[%d].PhyConfigOverride = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1725 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1725, "%d %x", "mb_DDR4U_2D[%d].DFIMRLMargin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1726 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1726, "%d %x", "mb_DDR4U_2D[%d].R0_RxClkDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1727 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1727, "%d %x", "mb_DDR4U_2D[%d].R0_VrefDac_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1728 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1728, "%d %x", "mb_DDR4U_2D[%d].R0_TxDqDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1729 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1729, "%d %x", "mb_DDR4U_2D[%d].R0_DeviceVref_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1730 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1730, "%d %x", "mb_DDR4U_2D[%d].Reserved29 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1731 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1731, "%d %x", "mb_DDR4U_2D[%d].Reserved2A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1732 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1732, "%d %x", "mb_DDR4U_2D[%d].Reserved2B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1733 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1733, "%d %x", "mb_DDR4U_2D[%d].Reserved2C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1734 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1734, "%d %x", "mb_DDR4U_2D[%d].Reserved2D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1735 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1735, "%d %x", "mb_DDR4U_2D[%d].Reserved2E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1736 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1736, "%d %x", "mb_DDR4U_2D[%d].Reserved2F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1737 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1737, "%d %x", "mb_DDR4U_2D[%d].Reserved30 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1738 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1738, "%d %x", "mb_DDR4U_2D[%d].Reserved31 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1739 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1739, "%d %x", "mb_DDR4U_2D[%d].Reserved32 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1740 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1740, "%d %x", "mb_DDR4U_2D[%d].R1_RxClkDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1741 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1741, "%d %x", "mb_DDR4U_2D[%d].R1_VrefDac_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1742 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1742, "%d %x", "mb_DDR4U_2D[%d].R1_TxDqDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1743 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1743, "%d %x", "mb_DDR4U_2D[%d].R1_DeviceVref_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1744 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1744, "%d %x", "mb_DDR4U_2D[%d].Reserved37 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1745 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1745, "%d %x", "mb_DDR4U_2D[%d].Reserved38 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1746 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1746, "%d %x", "mb_DDR4U_2D[%d].Reserved39 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1747 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1747, "%d %x", "mb_DDR4U_2D[%d].Reserved3A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1748 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1748, "%d %x", "mb_DDR4U_2D[%d].Reserved3B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1749 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1749, "%d %x", "mb_DDR4U_2D[%d].Reserved3C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1750 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1750, "%d %x", "mb_DDR4U_2D[%d].Reserved3D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1751 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1751, "%d %x", "mb_DDR4U_2D[%d].Reserved3E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1752 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1752, "%d %x", "mb_DDR4U_2D[%d].Reserved3F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1753 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1753, "%d %x", "mb_DDR4U_2D[%d].Reserved40 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1754 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1754, "%d %x", "mb_DDR4U_2D[%d].R2_RxClkDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1755 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1755, "%d %x", "mb_DDR4U_2D[%d].R2_VrefDac_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1756 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1756, "%d %x", "mb_DDR4U_2D[%d].R2_TxDqDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1757 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1757, "%d %x", "mb_DDR4U_2D[%d].R2_DeviceVref_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1758 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1758, "%d %x", "mb_DDR4U_2D[%d].Reserved45 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1759 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1759, "%d %x", "mb_DDR4U_2D[%d].Reserved46 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1760 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1760, "%d %x", "mb_DDR4U_2D[%d].Reserved47 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1761 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1761, "%d %x", "mb_DDR4U_2D[%d].Reserved48 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1762 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1762, "%d %x", "mb_DDR4U_2D[%d].Reserved49 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1763 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1763, "%d %x", "mb_DDR4U_2D[%d].Reserved4A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1764 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1764, "%d %x", "mb_DDR4U_2D[%d].Reserved4B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1765 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1765, "%d %x", "mb_DDR4U_2D[%d].Reserved4C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1766 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1766, "%d %x", "mb_DDR4U_2D[%d].Reserved4D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1767 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1767, "%d %x", "mb_DDR4U_2D[%d].Reserved4E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1768 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1768, "%d %x", "mb_DDR4U_2D[%d].R3_RxClkDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1769 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1769, "%d %x", "mb_DDR4U_2D[%d].R3_VrefDac_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1770 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1770, "%d %x", "mb_DDR4U_2D[%d].R3_TxDqDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1771 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1771, "%d %x", "mb_DDR4U_2D[%d].R3_DeviceVref_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1772 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1772, "%d %x", "mb_DDR4U_2D[%d].Reserved53 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1773 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1773, "%d %x", "mb_DDR4U_2D[%d].Reserved54 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1774 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1774, "%d %x", "mb_DDR4U_2D[%d].Reserved55 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1775 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1775, "%d %x", "mb_DDR4U_2D[%d].Reserved56 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1776 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1776, "%d %x", "mb_DDR4U_2D[%d].Reserved57 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1777 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1777, "%d %x", "mb_DDR4U_2D[%d].Reserved58 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1778 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1778, "%d %x", "mb_DDR4U_2D[%d].Reserved59 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1779 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1779, "%d %x", "mb_DDR4U_2D[%d].Reserved5A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1780 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1780, "%d %x", "mb_DDR4U_2D[%d].Reserved5B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1781 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1781, "%d %x", "mb_DDR4U_2D[%d].Reserved5C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1782 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1782, "%d %x", "mb_DDR4U_2D[%d].Reserved5D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1783 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1783, "%d %x", "mb_DDR4U_2D[%d].MR0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1784 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1784, "%d %x", "mb_DDR4U_2D[%d].MR1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1785 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1785, "%d %x", "mb_DDR4U_2D[%d].MR2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1786 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1786, "%d %x", "mb_DDR4U_2D[%d].MR3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1787 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1787, "%d %x", "mb_DDR4U_2D[%d].MR4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1788 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1788, "%d %x", "mb_DDR4U_2D[%d].MR5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1789 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1789, "%d %x", "mb_DDR4U_2D[%d].MR6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1790 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1790, "%d %x", "mb_DDR4U_2D[%d].X16Present = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1791 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1791, "%d %x", "mb_DDR4U_2D[%d].CsSetupGDDec = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1792 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1792, "%d %x", "mb_DDR4U_2D[%d].RTT_NOM_WR_PARK0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1793 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1793, "%d %x", "mb_DDR4U_2D[%d].RTT_NOM_WR_PARK1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1794 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1794, "%d %x", "mb_DDR4U_2D[%d].RTT_NOM_WR_PARK2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1795 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1795, "%d %x", "mb_DDR4U_2D[%d].RTT_NOM_WR_PARK3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1796 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1796, "%d %x", "mb_DDR4U_2D[%d].RTT_NOM_WR_PARK4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1797 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1797, "%d %x", "mb_DDR4U_2D[%d].RTT_NOM_WR_PARK5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1798 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1798, "%d %x", "mb_DDR4U_2D[%d].RTT_NOM_WR_PARK6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1799 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1799, "%d %x", "mb_DDR4U_2D[%d].RTT_NOM_WR_PARK7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1800 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1800, "%d %x", "mb_DDR4U_2D[%d].AcsmOdtCtrl0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1801 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1801, "%d %x", "mb_DDR4U_2D[%d].AcsmOdtCtrl1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1802 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1802, "%d %x", "mb_DDR4U_2D[%d].AcsmOdtCtrl2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1803 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1803, "%d %x", "mb_DDR4U_2D[%d].AcsmOdtCtrl3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1804 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1804, "%d %x", "mb_DDR4U_2D[%d].AcsmOdtCtrl4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1805 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1805, "%d %x", "mb_DDR4U_2D[%d].AcsmOdtCtrl5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1806 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1806, "%d %x", "mb_DDR4U_2D[%d].AcsmOdtCtrl6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1807 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1807, "%d %x", "mb_DDR4U_2D[%d].AcsmOdtCtrl7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1808 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1808, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1809 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1809, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1810 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1810, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1811 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1811, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1812 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1812, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1813 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1813, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1814 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1814, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1815 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1815, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1816 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1816, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1817 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1817, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1818 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1818, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1819 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1819, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1820 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1820, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1821 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1821, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1822 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1822, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1823 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1823, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1824 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1824, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1825 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1825, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1826 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1826, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1827 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1827, "%d %x", "mb_DDR4U_2D[%d].VrefDqR0Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1828 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1828, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1829 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1829, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1830 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1830, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1831 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1831, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1832 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1832, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1833 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1833, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1834 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1834, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1835 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1835, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1836 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1836, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1837 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1837, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1838 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1838, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1839 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1839, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1840 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1840, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1841 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1841, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1842 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1842, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1843 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1843, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1844 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1844, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1845 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1845, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1846 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1846, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1847 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1847, "%d %x", "mb_DDR4U_2D[%d].VrefDqR1Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1848 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1848, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1849 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1849, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1850 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1850, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1851 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1851, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1852 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1852, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1853 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1853, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1854 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1854, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1855 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1855, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1856 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1856, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1857 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1857, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1858 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1858, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1859 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1859, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1860 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1860, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1861 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1861, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1862 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1862, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1863 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1863, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1864 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1864, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1865 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1865, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1866 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1866, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1867 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1867, "%d %x", "mb_DDR4U_2D[%d].VrefDqR2Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1868 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1868, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1869 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1869, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1870 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1870, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1871 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1871, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1872 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1872, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1873 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1873, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1874 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1874, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1875 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1875, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1876 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1876, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1877 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1877, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1878 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1878, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1879 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1879, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1880 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1880, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1881 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1881, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1882 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1882, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1883 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1883, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1884 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1884, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1885 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1885, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1886 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1886, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1887 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1887, "%d %x", "mb_DDR4U_2D[%d].VrefDqR3Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1888 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1888, "%d %x", "mb_DDR4U_2D[%d].ReservedD6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1889 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1889, "%d %x", "mb_DDR4U_2D[%d].ReservedD7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1890 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1890, "%d %x", "mb_DDR4U_2D[%d].ReservedD8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1891 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1891, "%d %x", "mb_DDR4U_2D[%d].ReservedD9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1892 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1892, "%d %x", "mb_DDR4U_2D[%d].ReservedDA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1893 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1893, "%d %x", "mb_DDR4U_2D[%d].ReservedDB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1894 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1894, "%d %x", "mb_DDR4U_2D[%d].ReservedDC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1895 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1895, "%d %x", "mb_DDR4U_2D[%d].ReservedDD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1896 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1896, "%d %x", "mb_DDR4U_2D[%d].ReservedDE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1897 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1897, "%d %x", "mb_DDR4U_2D[%d].ReservedDF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1898 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1898, "%d %x", "mb_DDR4U_2D[%d].ReservedE0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1899 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1899, "%d %x", "mb_DDR4U_2D[%d].ReservedE1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1900 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1900, "%d %x", "mb_DDR4U_2D[%d].ReservedE2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1901 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1901, "%d %x", "mb_DDR4U_2D[%d].ReservedE3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1902 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1902, "%d %x", "mb_DDR4U_2D[%d].ReservedE4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1903 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1903, "%d %x", "mb_DDR4U_2D[%d].ReservedE5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1904 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1904, "%d %x", "mb_DDR4U_2D[%d].ReservedE6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1905 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1905, "%d %x", "mb_DDR4U_2D[%d].ReservedE7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1906 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1906, "%d %x", "mb_DDR4U_2D[%d].ReservedE8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1907 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1907, "%d %x", "mb_DDR4U_2D[%d].ReservedE9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1908 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1908, "%d %x", "mb_DDR4U_2D[%d].ReservedEA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1909 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1909, "%d %x", "mb_DDR4U_2D[%d].ReservedEB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1910 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1910, "%d %x", "mb_DDR4U_2D[%d].ReservedEC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1911 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1911, "%d %x", "mb_DDR4U_2D[%d].ReservedED = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1912 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1912, "%d %x", "mb_DDR4U_2D[%d].ReservedEE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1913 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1913, "%d %x", "mb_DDR4U_2D[%d].ReservedEF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1914 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1914, "%d %x", "mb_DDR4U_2D[%d].ReservedF0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1915 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1915, "%d %x", "mb_DDR4U_2D[%d].ReservedF1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1916 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1916, "%d %x", "mb_DDR4U_2D[%d].ReservedF2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1917 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1917, "%d %x", "mb_DDR4U_2D[%d].ReservedF3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1918 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1918, "%d %x", "mb_DDR4U_2D[%d].ReservedF4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1919 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1919, "%d %x", "mb_DDR4U_2D[%d].ReservedF5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1920 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1920, "%d %x", "mb_DDR4U_2D[%d].ReservedF6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1921 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1921, "%d %x", "mb_DDR4U_2D[%d].ReservedF7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1922 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1922, "%d %x", "mb_DDR4U_2D[%d].ReservedF8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1923 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1923, "%d %x", "mb_DDR4U_2D[%d].ReservedF9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1924 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1924, "%d %x", "mb_DDR4U_2D[%d].ReservedFA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1925 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1925, "%d %x", "mb_DDR4U_2D[%d].ReservedFB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1926 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1926, "%d %x", "mb_DDR4U_2D[%d].ReservedFC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1927 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1927, "%d %x", "mb_DDR4U_2D[%d].ReservedFD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1928 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1928, "%d %x", "mb_DDR4U_2D[%d].ReservedFE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1929 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1929, "%d %x", "mb_DDR4U_2D[%d].ReservedFF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1930 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1930, "%d %x", "mb_DDR4U_2D[%d].Reserved100 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1931 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1931, "%d %x", "mb_DDR4U_2D[%d].Reserved101 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1932 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1932, "%d %x", "mb_DDR4U_2D[%d].Reserved102 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1933 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1933, "%d %x", "mb_DDR4U_2D[%d].Reserved103 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1934 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1934, "%d %x", "mb_DDR4U_2D[%d].Reserved104 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1935 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1935, "%d %x", "mb_DDR4U_2D[%d].Reserved105 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1936 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1936, "%d %x", "mb_DDR4U_2D[%d].Reserved106 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1937 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1937, "%d %x", "mb_DDR4U_2D[%d].Reserved107 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1938 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1938, "%d %x", "mb_DDR4U_2D[%d].Reserved108 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1939 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1939, "%d %x", "mb_DDR4U_2D[%d].Reserved109 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1940 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1940, "%d %x", "mb_DDR4U_2D[%d].Reserved10A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1941 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1941, "%d %x", "mb_DDR4U_2D[%d].Reserved10B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1942 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1942, "%d %x", "mb_DDR4U_2D[%d].Reserved10C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1943 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1943, "%d %x", "mb_DDR4U_2D[%d].Reserved10D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1944 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1944, "%d %x", "mb_DDR4U_2D[%d].Reserved10E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1945 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1945, "%d %x", "mb_DDR4U_2D[%d].Reserved10F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1946 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1946, "%d %x", "mb_DDR4U_2D[%d].Reserved110 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1947 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1947, "%d %x", "mb_DDR4U_2D[%d].Reserved111 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1948 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1948, "%d %x", "mb_DDR4U_2D[%d].Reserved112 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1949 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1949, "%d %x", "mb_DDR4U_2D[%d].Reserved113 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1950 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1950, "%d %x", "mb_DDR4U_2D[%d].Reserved114 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1951 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1951, "%d %x", "mb_DDR4U_2D[%d].Reserved115 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1952 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1952, "%d %x", "mb_DDR4U_2D[%d].Reserved116 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1953 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1953, "%d %x", "mb_DDR4U_2D[%d].Reserved117 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1954 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1954, "%d %x", "mb_DDR4U_2D[%d].Reserved118 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1955 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1955, "%d %x", "mb_DDR4U_2D[%d].Reserved119 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1956 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1956, "%d %x", "mb_DDR4U_2D[%d].Reserved11A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1957 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1957, "%d %x", "mb_DDR4U_2D[%d].Reserved11B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1958 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1958, "%d %x", "mb_DDR4U_2D[%d].Reserved11C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1959 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1959, "%d %x", "mb_DDR4U_2D[%d].Reserved11D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1960 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1960, "%d %x", "mb_DDR4U_2D[%d].Reserved11E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1961 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1961, "%d %x", "mb_DDR4U_2D[%d].Reserved11F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1962 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1962, "%d %x", "mb_DDR4U_2D[%d].Reserved120 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1963 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1963, "%d %x", "mb_DDR4U_2D[%d].Reserved121 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1964 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1964, "%d %x", "mb_DDR4U_2D[%d].Reserved122 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1965 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1965, "%d %x", "mb_DDR4U_2D[%d].Reserved123 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1966 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1966, "%d %x", "mb_DDR4U_2D[%d].Reserved124 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1967 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1967, "%d %x", "mb_DDR4U_2D[%d].Reserved125 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1968 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1968, "%d %x", "mb_DDR4U_2D[%d].Reserved126 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1969 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1969, "%d %x", "mb_DDR4U_2D[%d].Reserved127 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1970 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1970, "%d %x", "mb_DDR4U_2D[%d].Reserved128 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1971 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1971, "%d %x", "mb_DDR4U_2D[%d].Reserved129 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1972 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1972, "%d %x", "mb_DDR4U_2D[%d].Reserved12A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1973 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1973, "%d %x", "mb_DDR4U_2D[%d].Reserved12B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1974 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1974, "%d %x", "mb_DDR4U_2D[%d].Reserved12C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1975 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1975, "%d %x", "mb_DDR4U_2D[%d].Reserved12D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1976 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1976, "%d %x", "mb_DDR4U_2D[%d].Reserved12E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1977 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1977, "%d %x", "mb_DDR4U_2D[%d].Reserved12F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1978 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1978, "%d %x", "mb_DDR4U_2D[%d].Reserved130 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1979 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1979, "%d %x", "mb_DDR4U_2D[%d].Reserved131 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1980 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1980, "%d %x", "mb_DDR4U_2D[%d].Reserved132 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1981 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1981, "%d %x", "mb_DDR4U_2D[%d].Reserved133 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1982 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1982, "%d %x", "mb_DDR4U_2D[%d].Reserved134 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1983 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1983, "%d %x", "mb_DDR4U_2D[%d].Reserved135 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1984 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1984, "%d %x", "mb_DDR4U_2D[%d].Reserved136 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1985 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1985, "%d %x", "mb_DDR4U_2D[%d].Reserved137 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1986 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1986, "%d %x", "mb_DDR4U_2D[%d].Reserved138 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1987 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1987, "%d %x", "mb_DDR4U_2D[%d].Reserved139 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1988 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1988, "%d %x", "mb_DDR4U_2D[%d].Reserved13A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1989 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1989, "%d %x", "mb_DDR4U_2D[%d].Reserved13B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1990 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1990, "%d %x", "mb_DDR4U_2D[%d].Reserved13C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1991 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1991, "%d %x", "mb_DDR4U_2D[%d].Reserved13D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1992 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1992, "%d %x", "mb_DDR4U_2D[%d].Reserved13E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1993 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1993, "%d %x", "mb_DDR4U_2D[%d].Reserved13F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1994 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1994, "%d %x", "mb_DDR4U_2D[%d].Reserved140 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1995 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1995, "%d %x", "mb_DDR4U_2D[%d].Reserved141 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1996 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1996, "%d %x", "mb_DDR4U_2D[%d].Reserved142 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1997 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1997, "%d %x", "mb_DDR4U_2D[%d].Reserved143 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1998 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1998, "%d %x", "mb_DDR4U_2D[%d].Reserved144 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_1999 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_1999, "%d %x", "mb_DDR4U_2D[%d].Reserved145 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2000 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2000, "%d %x", "mb_DDR4U_2D[%d].Reserved146 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2001 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2001, "%d %x", "mb_DDR4U_2D[%d].Reserved147 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2002 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2002, "%d %x", "mb_DDR4U_2D[%d].Reserved148 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2003 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2003, "%d %x", "mb_DDR4U_2D[%d].Reserved149 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2004 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2004, "%d %x", "mb_DDR4U_2D[%d].Reserved14A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2005 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2005, "%d %x", "mb_DDR4U_2D[%d].Reserved14B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2006 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2006, "%d %x", "mb_DDR4U_2D[%d].Reserved14C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2007 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2007, "%d %x", "mb_DDR4U_2D[%d].Reserved14D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2008 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2008, "%d %x", "mb_DDR4U_2D[%d].Reserved14E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2009 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2009, "%d %x", "mb_DDR4U_2D[%d].Reserved14F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2010 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2010, "%d %x", "mb_DDR4U_2D[%d].Reserved150 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2011 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2011, "%d %x", "mb_DDR4U_2D[%d].Reserved151 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2012 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2012, "%d %x", "mb_DDR4U_2D[%d].Reserved152 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2013 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2013, "%d %x", "mb_DDR4U_2D[%d].Reserved153 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2014 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2014, "%d %x", "mb_DDR4U_2D[%d].Reserved154 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2015 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2015, "%d %x", "mb_DDR4U_2D[%d].Reserved155 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2016 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2016, "%d %x", "mb_DDR4U_2D[%d].Reserved156 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2017 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2017, "%d %x", "mb_DDR4U_2D[%d].Reserved157 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2018 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2018, "%d %x", "mb_DDR4U_2D[%d].Reserved158 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2019 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2019, "%d %x", "mb_DDR4U_2D[%d].Reserved159 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2020 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2020, "%d %x", "mb_DDR4U_2D[%d].Reserved15A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2021 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2021, "%d %x", "mb_DDR4U_2D[%d].Reserved15B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2022 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2022, "%d %x", "mb_DDR4U_2D[%d].Reserved15C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2023 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2023, "%d %x", "mb_DDR4U_2D[%d].Reserved15D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2024 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2024, "%d %x", "mb_DDR4U_2D[%d].Reserved15E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2025 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2025, "%d %x", "mb_DDR4U_2D[%d].Reserved15F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2026 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2026, "%d %x", "mb_DDR4U_2D[%d].Reserved160 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2027 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2027, "%d %x", "mb_DDR4U_2D[%d].Reserved161 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2028 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2028, "%d %x", "mb_DDR4U_2D[%d].Reserved162 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2029 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2029, "%d %x", "mb_DDR4U_2D[%d].Reserved163 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2030 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2030, "%d %x", "mb_DDR4U_2D[%d].Reserved164 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2031 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2031, "%d %x", "mb_DDR4U_2D[%d].Reserved165 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2032 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2032, "%d %x", "mb_DDR4U_2D[%d].Reserved166 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2033 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2033, "%d %x", "mb_DDR4U_2D[%d].Reserved167 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2034 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2034, "%d %x", "mb_DDR4U_2D[%d].Reserved168 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2035 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2035, "%d %x", "mb_DDR4U_2D[%d].Reserved169 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2036 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2036, "%d %x", "mb_DDR4U_2D[%d].Reserved16A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2037 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2037, "%d %x", "mb_DDR4U_2D[%d].Reserved16B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2038 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2038, "%d %x", "mb_DDR4U_2D[%d].Reserved16C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2039 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2039, "%d %x", "mb_DDR4U_2D[%d].Reserved16D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2040 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2040, "%d %x", "mb_DDR4U_2D[%d].Reserved16E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2041 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2041, "%d %x", "mb_DDR4U_2D[%d].Reserved16F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2042 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2042, "%d %x", "mb_DDR4U_2D[%d].Reserved170 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2043 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2043, "%d %x", "mb_DDR4U_2D[%d].Reserved171 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2044 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2044, "%d %x", "mb_DDR4U_2D[%d].Reserved172 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2045 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2045, "%d %x", "mb_DDR4U_2D[%d].Reserved173 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2046 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2046, "%d %x", "mb_DDR4U_2D[%d].Reserved174 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2047 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2047, "%d %x", "mb_DDR4U_2D[%d].Reserved175 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2048 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2048, "%d %x", "mb_DDR4U_2D[%d].Reserved176 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2049 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2049, "%d %x", "mb_DDR4U_2D[%d].Reserved177 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2050 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2050, "%d %x", "mb_DDR4U_2D[%d].Reserved178 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2051 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2051, "%d %x", "mb_DDR4U_2D[%d].Reserved179 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2052 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2052, "%d %x", "mb_DDR4U_2D[%d].Reserved17A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2053 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2053, "%d %x", "mb_DDR4U_2D[%d].Reserved17B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2054 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2054, "%d %x", "mb_DDR4U_2D[%d].Reserved17C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2055 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2055, "%d %x", "mb_DDR4U_2D[%d].Reserved17D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2056 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2056, "%d %x", "mb_DDR4U_2D[%d].Reserved17E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2057 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2057, "%d %x", "mb_DDR4U_2D[%d].Reserved17F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2058 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2058, "%d %x", "mb_DDR4U_2D[%d].Reserved180 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2059 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2059, "%d %x", "mb_DDR4U_2D[%d].Reserved181 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2060 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2060, "%d %x", "mb_DDR4U_2D[%d].Reserved182 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2061 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2061, "%d %x", "mb_DDR4U_2D[%d].Reserved183 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2062 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2062, "%d %x", "mb_DDR4U_2D[%d].Reserved184 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2063 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2063, "%d %x", "mb_DDR4U_2D[%d].Reserved185 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2064 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2064, "%d %x", "mb_DDR4U_2D[%d].Reserved186 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2065 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2065, "%d %x", "mb_DDR4U_2D[%d].Reserved187 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2066 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2066, "%d %x", "mb_DDR4U_2D[%d].Reserved188 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2067 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2067, "%d %x", "mb_DDR4U_2D[%d].Reserved189 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2068 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2068, "%d %x", "mb_DDR4U_2D[%d].Reserved18A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2069 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2069, "%d %x", "mb_DDR4U_2D[%d].Reserved18B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2070 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2070, "%d %x", "mb_DDR4U_2D[%d].Reserved18C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2071 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2071, "%d %x", "mb_DDR4U_2D[%d].Reserved18D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2072 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2072, "%d %x", "mb_DDR4U_2D[%d].Reserved18E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2073 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2073, "%d %x", "mb_DDR4U_2D[%d].Reserved18F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2074 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2074, "%d %x", "mb_DDR4U_2D[%d].Reserved190 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2075 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2075, "%d %x", "mb_DDR4U_2D[%d].Reserved191 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2076 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2076, "%d %x", "mb_DDR4U_2D[%d].Reserved192 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2077 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2077, "%d %x", "mb_DDR4U_2D[%d].Reserved193 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2078 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2078, "%d %x", "mb_DDR4U_2D[%d].Reserved194 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2079 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2079, "%d %x", "mb_DDR4U_2D[%d].Reserved195 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2080 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2080, "%d %x", "mb_DDR4U_2D[%d].Reserved196 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2081 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2081, "%d %x", "mb_DDR4U_2D[%d].Reserved197 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2082 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2082, "%d %x", "mb_DDR4U_2D[%d].Reserved198 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2083 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2083, "%d %x", "mb_DDR4U_2D[%d].Reserved199 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2084 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2084, "%d %x", "mb_DDR4U_2D[%d].Reserved19A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2085 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2085, "%d %x", "mb_DDR4U_2D[%d].Reserved19B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2086 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2086, "%d %x", "mb_DDR4U_2D[%d].Reserved19C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2087 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2087, "%d %x", "mb_DDR4U_2D[%d].Reserved19D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2088 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2088, "%d %x", "mb_DDR4U_2D[%d].Reserved19E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2089 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2089, "%d %x", "mb_DDR4U_2D[%d].Reserved19F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2090 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2090, "%d %x", "mb_DDR4U_2D[%d].Reserved1A0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2091 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2091, "%d %x", "mb_DDR4U_2D[%d].Reserved1A1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2092 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2092, "%d %x", "mb_DDR4U_2D[%d].Reserved1A2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2093 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2093, "%d %x", "mb_DDR4U_2D[%d].Reserved1A3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2094 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2094, "%d %x", "mb_DDR4U_2D[%d].Reserved1A4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2095 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2095, "%d %x", "mb_DDR4U_2D[%d].Reserved1A5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2096 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2096, "%d %x", "mb_DDR4U_2D[%d].Reserved1A6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2097 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2097, "%d %x", "mb_DDR4U_2D[%d].Reserved1A7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2098 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2098, "%d %x", "mb_DDR4U_2D[%d].Reserved1A8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2099 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2099, "%d %x", "mb_DDR4U_2D[%d].Reserved1A9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2100 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2100, "%d %x", "mb_DDR4U_2D[%d].Reserved1AA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2101 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2101, "%d %x", "mb_DDR4U_2D[%d].Reserved1AB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2102 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2102, "%d %x", "mb_DDR4U_2D[%d].Reserved1AC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2103 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2103, "%d %x", "mb_DDR4U_2D[%d].Reserved1AD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2104 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2104, "%d %x", "mb_DDR4U_2D[%d].Reserved1AE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2105 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2105, "%d %x", "mb_DDR4U_2D[%d].Reserved1AF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2106 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2106, "%d %x", "mb_DDR4U_2D[%d].Reserved1B0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2107 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2107, "%d %x", "mb_DDR4U_2D[%d].Reserved1B1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2108 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2108, "%d %x", "mb_DDR4U_2D[%d].Reserved1B2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2109 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2109, "%d %x", "mb_DDR4U_2D[%d].Reserved1B3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2110 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2110, "%d %x", "mb_DDR4U_2D[%d].Reserved1B4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2111 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2111, "%d %x", "mb_DDR4U_2D[%d].Reserved1B5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2112 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2112, "%d %x", "mb_DDR4U_2D[%d].Reserved1B6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2113 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2113, "%d %x", "mb_DDR4U_2D[%d].Reserved1B7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2114 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2114, "%d %x", "mb_DDR4U_2D[%d].Reserved1B8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2115 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2115, "%d %x", "mb_DDR4U_2D[%d].Reserved1B9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2116 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2116, "%d %x", "mb_DDR4U_2D[%d].Reserved1BA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2117 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2117, "%d %x", "mb_DDR4U_2D[%d].Reserved1BB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2118 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2118, "%d %x", "mb_DDR4U_2D[%d].Reserved1BC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2119 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2119, "%d %x", "mb_DDR4U_2D[%d].Reserved1BD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2120 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2120, "%d %x", "mb_DDR4U_2D[%d].Reserved1BE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2121 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2121, "%d %x", "mb_DDR4U_2D[%d].Reserved1BF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2122 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2122, "%d %x", "mb_DDR4U_2D[%d].Reserved1C0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2123 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2123, "%d %x", "mb_DDR4U_2D[%d].Reserved1C1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2124 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2124, "%d %x", "mb_DDR4U_2D[%d].Reserved1C2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2125 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2125, "%d %x", "mb_DDR4U_2D[%d].Reserved1C3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2126 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2126, "%d %x", "mb_DDR4U_2D[%d].Reserved1C4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2127 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2127, "%d %x", "mb_DDR4U_2D[%d].Reserved1C5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2128 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2128, "%d %x", "mb_DDR4U_2D[%d].Reserved1C6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2129 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2129, "%d %x", "mb_DDR4U_2D[%d].Reserved1C7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2130 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2130, "%d %x", "mb_DDR4U_2D[%d].Reserved1C8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2131 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2131, "%d %x", "mb_DDR4U_2D[%d].Reserved1C9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2132 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2132, "%d %x", "mb_DDR4U_2D[%d].Reserved1CA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2133 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2133, "%d %x", "mb_DDR4U_2D[%d].Reserved1CB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2134 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2134, "%d %x", "mb_DDR4U_2D[%d].Reserved1CC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2135 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2135, "%d %x", "mb_DDR4U_2D[%d].Reserved1CD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2136 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2136, "%d %x", "mb_DDR4U_2D[%d].Reserved1CE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2137 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2137, "%d %x", "mb_DDR4U_2D[%d].Reserved1CF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2138 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2138, "%d %x", "mb_DDR4U_2D[%d].Reserved1D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2139 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2139, "%d %x", "mb_DDR4U_2D[%d].Reserved1D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2140 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2140, "%d %x", "mb_DDR4U_2D[%d].Reserved1D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2141 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2141, "%d %x", "mb_DDR4U_2D[%d].Reserved1D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2142 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2142, "%d %x", "mb_DDR4U_2D[%d].Reserved1D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2143 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2143, "%d %x", "mb_DDR4U_2D[%d].Reserved1D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2144 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2144, "%d %x", "mb_DDR4U_2D[%d].Reserved1D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2145 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2145, "%d %x", "mb_DDR4U_2D[%d].Reserved1D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2146 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2146, "%d %x", "mb_DDR4U_2D[%d].Reserved1D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2147 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2147, "%d %x", "mb_DDR4U_2D[%d].Reserved1D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2148 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2148, "%d %x", "mb_DDR4U_2D[%d].Reserved1DA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2149 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2149, "%d %x", "mb_DDR4U_2D[%d].Reserved1DB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2150 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2150, "%d %x", "mb_DDR4U_2D[%d].Reserved1DC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2151 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2151, "%d %x", "mb_DDR4U_2D[%d].Reserved1DD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2152 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2152, "%d %x", "mb_DDR4U_2D[%d].Reserved1DE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2153 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2153, "%d %x", "mb_DDR4U_2D[%d].Reserved1DF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2154 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2154, "%d %x", "mb_DDR4U_2D[%d].Reserved1E0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2155 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2155, "%d %x", "mb_DDR4U_2D[%d].Reserved1E1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2156 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2156, "%d %x", "mb_DDR4U_2D[%d].Reserved1E2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2157 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2157, "%d %x", "mb_DDR4U_2D[%d].Reserved1E3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2158 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2158, "%d %x", "mb_DDR4U_2D[%d].Reserved1E4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2159 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2159, "%d %x", "mb_DDR4U_2D[%d].Reserved1E5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2160 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2160, "%d %x", "mb_DDR4U_2D[%d].Reserved1E6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2161 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2161, "%d %x", "mb_DDR4U_2D[%d].Reserved1E7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2162 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2162, "%d %x", "mb_DDR4U_2D[%d].Reserved1E8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2163 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2163, "%d %x", "mb_DDR4U_2D[%d].Reserved1E9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2164 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2164, "%d %x", "mb_DDR4U_2D[%d].Reserved1EA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2165 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2165, "%d %x", "mb_DDR4U_2D[%d].Reserved1EB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2166 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2166, "%d %x", "mb_DDR4U_2D[%d].Reserved1EC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2167 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2167, "%d %x", "mb_DDR4U_2D[%d].Reserved1ED = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2168 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2168, "%d %x", "mb_DDR4U_2D[%d].Reserved1EE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2169 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2169, "%d %x", "mb_DDR4U_2D[%d].Reserved1EF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2170 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2170, "%d %x", "mb_DDR4U_2D[%d].Reserved1F0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2171 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2171, "%d %x", "mb_DDR4U_2D[%d].Reserved1F1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2172 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2172, "%d %x", "mb_DDR4U_2D[%d].Reserved1F2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2173 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2173, "%d %x", "mb_DDR4U_2D[%d].Reserved1F3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2174 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2174, "%d %x", "mb_DDR4U_2D[%d].Reserved1F4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2175 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2175, "%d %x", "mb_DDR4U_2D[%d].Reserved1F5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2176 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2176, "%d %x", "mb_DDR4U_2D[%d].Reserved1F6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2177 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2177, "%d %x", "mb_DDR4U_2D[%d].Reserved1F7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2178 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2178, "%d %x", "mb_DDR4U_2D[%d].Reserved1F8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2179 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2179, "%d %x", "mb_DDR4U_2D[%d].Reserved1F9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2180 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2180, "%d %x", "mb_DDR4U_2D[%d].Reserved1FA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2181 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2181, "%d %x", "mb_DDR4U_2D[%d].Reserved1FB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2182 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2182, "%d %x", "mb_DDR4U_2D[%d].Reserved1FC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2183 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2183, "%d %x", "mb_DDR4U_2D[%d].Reserved1FD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2184 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2184, "%d %x", "mb_DDR4U_2D[%d].Reserved1FE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2185 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2185, "%d %x", "mb_DDR4U_2D[%d].Reserved1FF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2186 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2186, "%d %x", "mb_DDR4U_2D[%d].Reserved200 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2187 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2187, "%d %x", "mb_DDR4U_2D[%d].Reserved201 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2188 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2188, "%d %x", "mb_DDR4U_2D[%d].Reserved202 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2189 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2189, "%d %x", "mb_DDR4U_2D[%d].Reserved203 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2190 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2190, "%d %x", "mb_DDR4U_2D[%d].Reserved204 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2191 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2191, "%d %x", "mb_DDR4U_2D[%d].Reserved205 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2192 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2192, "%d %x", "mb_DDR4U_2D[%d].Reserved206 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2193 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2193, "%d %x", "mb_DDR4U_2D[%d].Reserved207 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2194 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2194, "%d %x", "mb_DDR4U_2D[%d].Reserved208 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2195 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2195, "%d %x", "mb_DDR4U_2D[%d].Reserved209 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2196 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2196, "%d %x", "mb_DDR4U_2D[%d].Reserved20A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2197 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2197, "%d %x", "mb_DDR4U_2D[%d].Reserved20B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2198 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2198, "%d %x", "mb_DDR4U_2D[%d].Reserved20C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2199 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2199, "%d %x", "mb_DDR4U_2D[%d].Reserved20D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2200 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2200, "%d %x", "mb_DDR4U_2D[%d].Reserved20E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2201 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2201, "%d %x", "mb_DDR4U_2D[%d].Reserved20F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2202 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2202, "%d %x", "mb_DDR4U_2D[%d].Reserved210 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2203 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2203, "%d %x", "mb_DDR4U_2D[%d].Reserved211 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2204 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2204, "%d %x", "mb_DDR4U_2D[%d].Reserved212 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2205 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2205, "%d %x", "mb_DDR4U_2D[%d].Reserved213 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2206 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2206, "%d %x", "mb_DDR4U_2D[%d].Reserved214 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2207 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2207, "%d %x", "mb_DDR4U_2D[%d].Reserved215 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2208 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2208, "%d %x", "mb_DDR4U_2D[%d].Reserved216 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2209 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2209, "%d %x", "mb_DDR4U_2D[%d].Reserved217 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2210 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2210, "%d %x", "mb_DDR4U_2D[%d].Reserved218 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2211 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2211, "%d %x", "mb_DDR4U_2D[%d].Reserved219 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2212 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2212, "%d %x", "mb_DDR4U_2D[%d].Reserved21A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2213 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2213, "%d %x", "mb_DDR4U_2D[%d].Reserved21B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2214 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2214, "%d %x", "mb_DDR4U_2D[%d].Reserved21C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2215 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2215, "%d %x", "mb_DDR4U_2D[%d].Reserved21D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2216 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2216, "%d %x", "mb_DDR4U_2D[%d].Reserved21E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2217 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2217, "%d %x", "mb_DDR4U_2D[%d].Reserved21F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2218 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2218, "%d %x", "mb_DDR4U_2D[%d].Reserved220 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2219 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2219, "%d %x", "mb_DDR4U_2D[%d].Reserved221 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2220 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2220, "%d %x", "mb_DDR4U_2D[%d].Reserved222 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2221 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2221, "%d %x", "mb_DDR4U_2D[%d].Reserved223 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2222 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2222, "%d %x", "mb_DDR4U_2D[%d].Reserved224 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2223 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2223, "%d %x", "mb_DDR4U_2D[%d].Reserved225 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2224 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2224, "%d %x", "mb_DDR4U_2D[%d].Reserved226 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2225 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2225, "%d %x", "mb_DDR4U_2D[%d].Reserved227 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2226 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2226, "%d %x", "mb_DDR4U_2D[%d].Reserved228 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2227 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2227, "%d %x", "mb_DDR4U_2D[%d].Reserved229 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2228 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2228, "%d %x", "mb_DDR4U_2D[%d].Reserved22A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2229 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2229, "%d %x", "mb_DDR4U_2D[%d].Reserved22B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2230 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2230, "%d %x", "mb_DDR4U_2D[%d].Reserved22C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2231 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2231, "%d %x", "mb_DDR4U_2D[%d].Reserved22D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2232 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2232, "%d %x", "mb_DDR4U_2D[%d].Reserved22E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2233 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2233, "%d %x", "mb_DDR4U_2D[%d].Reserved22F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2234 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2234, "%d %x", "mb_DDR4U_2D[%d].Reserved230 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2235 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2235, "%d %x", "mb_DDR4U_2D[%d].Reserved231 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2236 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2236, "%d %x", "mb_DDR4U_2D[%d].Reserved232 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2237 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2237, "%d %x", "mb_DDR4U_2D[%d].Reserved233 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2238 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2238, "%d %x", "mb_DDR4U_2D[%d].Reserved234 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2239 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2239, "%d %x", "mb_DDR4U_2D[%d].Reserved235 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2240 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2240, "%d %x", "mb_DDR4U_2D[%d].Reserved236 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2241 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2241, "%d %x", "mb_DDR4U_2D[%d].Reserved237 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2242 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2242, "%d %x", "mb_DDR4U_2D[%d].Reserved238 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2243 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2243, "%d %x", "mb_DDR4U_2D[%d].Reserved239 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2244 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2244, "%d %x", "mb_DDR4U_2D[%d].Reserved23A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2245 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2245, "%d %x", "mb_DDR4U_2D[%d].Reserved23B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2246 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2246, "%d %x", "mb_DDR4U_2D[%d].Reserved23C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2247 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2247, "%d %x", "mb_DDR4U_2D[%d].Reserved23D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2248 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2248, "%d %x", "mb_DDR4U_2D[%d].Reserved23E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2249 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2249, "%d %x", "mb_DDR4U_2D[%d].Reserved23F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2250 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2250, "%d %x", "mb_DDR4U_2D[%d].Reserved240 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2251 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2251, "%d %x", "mb_DDR4U_2D[%d].Reserved241 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2252 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2252, "%d %x", "mb_DDR4U_2D[%d].Reserved242 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2253 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2253, "%d %x", "mb_DDR4U_2D[%d].Reserved243 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2254 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2254, "%d %x", "mb_DDR4U_2D[%d].Reserved244 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2255 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2255, "%d %x", "mb_DDR4U_2D[%d].Reserved245 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2256 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2256, "%d %x", "mb_DDR4U_2D[%d].Reserved246 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2257 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2257, "%d %x", "mb_DDR4U_2D[%d].Reserved247 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2258 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2258, "%d %x", "mb_DDR4U_2D[%d].Reserved248 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2259 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2259, "%d %x", "mb_DDR4U_2D[%d].Reserved249 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2260 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2260, "%d %x", "mb_DDR4U_2D[%d].Reserved24A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2261 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2261, "%d %x", "mb_DDR4U_2D[%d].Reserved24B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2262 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2262, "%d %x", "mb_DDR4U_2D[%d].Reserved24C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2263 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2263, "%d %x", "mb_DDR4U_2D[%d].Reserved24D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2264 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2264, "%d %x", "mb_DDR4U_2D[%d].Reserved24E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2265 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2265, "%d %x", "mb_DDR4U_2D[%d].Reserved24F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2266 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2266, "%d %x", "mb_DDR4U_2D[%d].Reserved250 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2267 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2267, "%d %x", "mb_DDR4U_2D[%d].Reserved251 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2268 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2268, "%d %x", "mb_DDR4U_2D[%d].Reserved252 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2269 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2269, "%d %x", "mb_DDR4U_2D[%d].Reserved253 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2270 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2270, "%d %x", "mb_DDR4U_2D[%d].Reserved254 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2271 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2271, "%d %x", "mb_DDR4U_2D[%d].Reserved255 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2272 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2272, "%d %x", "mb_DDR4U_2D[%d].Reserved256 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2273 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2273, "%d %x", "mb_DDR4U_2D[%d].Reserved257 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2274 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2274, "%d %x", "mb_DDR4U_2D[%d].Reserved258 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2275 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2275, "%d %x", "mb_DDR4U_2D[%d].Reserved259 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2276 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2276, "%d %x", "mb_DDR4U_2D[%d].Reserved25A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2277 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2277, "%d %x", "mb_DDR4U_2D[%d].Reserved25B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2278 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2278, "%d %x", "mb_DDR4U_2D[%d].Reserved25C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2279 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2279, "%d %x", "mb_DDR4U_2D[%d].Reserved25D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2280 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2280, "%d %x", "mb_DDR4U_2D[%d].Reserved25E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2281 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2281, "%d %x", "mb_DDR4U_2D[%d].Reserved25F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2282 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2282, "%d %x", "mb_DDR4U_2D[%d].Reserved260 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2283 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2283, "%d %x", "mb_DDR4U_2D[%d].Reserved261 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2284 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2284, "%d %x", "mb_DDR4U_2D[%d].Reserved262 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2285 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2285, "%d %x", "mb_DDR4U_2D[%d].Reserved263 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2286 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2286, "%d %x", "mb_DDR4U_2D[%d].Reserved264 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2287 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2287, "%d %x", "mb_DDR4U_2D[%d].Reserved265 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2288 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2288, "%d %x", "mb_DDR4U_2D[%d].Reserved266 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2289 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2289, "%d %x", "mb_DDR4U_2D[%d].Reserved267 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2290 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2290, "%d %x", "mb_DDR4U_2D[%d].Reserved268 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2291 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2291, "%d %x", "mb_DDR4U_2D[%d].Reserved269 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2292 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2292, "%d %x", "mb_DDR4U_2D[%d].Reserved26A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2293 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2293, "%d %x", "mb_DDR4U_2D[%d].Reserved26B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2294 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2294, "%d %x", "mb_DDR4U_2D[%d].Reserved26C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2295 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2295, "%d %x", "mb_DDR4U_2D[%d].Reserved26D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2296 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2296, "%d %x", "mb_DDR4U_2D[%d].Reserved26E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2297 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2297, "%d %x", "mb_DDR4U_2D[%d].Reserved26F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2298 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2298, "%d %x", "mb_DDR4U_2D[%d].Reserved270 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2299 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2299, "%d %x", "mb_DDR4U_2D[%d].Reserved271 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2300 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2300, "%d %x", "mb_DDR4U_2D[%d].Reserved272 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2301 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2301, "%d %x", "mb_DDR4U_2D[%d].Reserved273 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2302 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2302, "%d %x", "mb_DDR4U_2D[%d].Reserved274 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2303 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2303, "%d %x", "mb_DDR4U_2D[%d].Reserved275 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2304 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2304, "%d %x", "mb_DDR4U_2D[%d].Reserved276 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2305 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2305, "%d %x", "mb_DDR4U_2D[%d].Reserved277 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2306 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2306, "%d %x", "mb_DDR4U_2D[%d].Reserved278 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2307 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2307, "%d %x", "mb_DDR4U_2D[%d].Reserved279 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2308 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2308, "%d %x", "mb_DDR4U_2D[%d].Reserved27A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2309 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2309, "%d %x", "mb_DDR4U_2D[%d].Reserved27B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2310 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2310, "%d %x", "mb_DDR4U_2D[%d].Reserved27C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2311 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2311, "%d %x", "mb_DDR4U_2D[%d].Reserved27D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2312 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2312, "%d %x", "mb_DDR4U_2D[%d].Reserved27E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2313 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2313, "%d %x", "mb_DDR4U_2D[%d].Reserved27F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2314 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2314, "%d %x", "mb_DDR4U_2D[%d].Reserved280 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2315 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2315, "%d %x", "mb_DDR4U_2D[%d].Reserved281 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2316 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2316, "%d %x", "mb_DDR4U_2D[%d].Reserved282 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2317 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2317, "%d %x", "mb_DDR4U_2D[%d].Reserved283 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2318 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2318, "%d %x", "mb_DDR4U_2D[%d].Reserved284 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2319 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2319, "%d %x", "mb_DDR4U_2D[%d].Reserved285 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2320 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2320, "%d %x", "mb_DDR4U_2D[%d].Reserved286 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2321 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2321, "%d %x", "mb_DDR4U_2D[%d].Reserved287 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2322 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2322, "%d %x", "mb_DDR4U_2D[%d].Reserved288 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2323 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2323, "%d %x", "mb_DDR4U_2D[%d].Reserved289 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2324 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2324, "%d %x", "mb_DDR4U_2D[%d].Reserved28A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2325 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2325, "%d %x", "mb_DDR4U_2D[%d].Reserved28B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2326 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2326, "%d %x", "mb_DDR4U_2D[%d].Reserved28C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2327 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2327, "%d %x", "mb_DDR4U_2D[%d].Reserved28D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2328 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2328, "%d %x", "mb_DDR4U_2D[%d].Reserved28E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2329 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2329, "%d %x", "mb_DDR4U_2D[%d].Reserved28F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2330 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2330, "%d %x", "mb_DDR4U_2D[%d].Reserved290 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2331 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2331, "%d %x", "mb_DDR4U_2D[%d].Reserved291 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2332 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2332, "%d %x", "mb_DDR4U_2D[%d].Reserved292 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2333 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2333, "%d %x", "mb_DDR4U_2D[%d].Reserved293 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2334 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2334, "%d %x", "mb_DDR4U_2D[%d].Reserved294 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2335 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2335, "%d %x", "mb_DDR4U_2D[%d].Reserved295 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2336 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2336, "%d %x", "mb_DDR4U_2D[%d].Reserved296 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2337 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2337, "%d %x", "mb_DDR4U_2D[%d].Reserved297 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2338 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2338, "%d %x", "mb_DDR4U_2D[%d].Reserved298 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2339 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2339, "%d %x", "mb_DDR4U_2D[%d].Reserved299 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2340 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2340, "%d %x", "mb_DDR4U_2D[%d].Reserved29A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2341 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2341, "%d %x", "mb_DDR4U_2D[%d].Reserved29B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2342 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2342, "%d %x", "mb_DDR4U_2D[%d].Reserved29C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2343 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2343, "%d %x", "mb_DDR4U_2D[%d].Reserved29D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2344 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2344, "%d %x", "mb_DDR4U_2D[%d].Reserved29E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2345 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2345, "%d %x", "mb_DDR4U_2D[%d].Reserved29F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2346 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2346, "%d %x", "mb_DDR4U_2D[%d].Reserved2A0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2347 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2347, "%d %x", "mb_DDR4U_2D[%d].Reserved2A1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2348 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2348, "%d %x", "mb_DDR4U_2D[%d].Reserved2A2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2349 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2349, "%d %x", "mb_DDR4U_2D[%d].Reserved2A3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2350 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2350, "%d %x", "mb_DDR4U_2D[%d].Reserved2A4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2351 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2351, "%d %x", "mb_DDR4U_2D[%d].Reserved2A5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2352 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2352, "%d %x", "mb_DDR4U_2D[%d].Reserved2A6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2353 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2353, "%d %x", "mb_DDR4U_2D[%d].Reserved2A7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2354 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2354, "%d %x", "mb_DDR4U_2D[%d].Reserved2A8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2355 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2355, "%d %x", "mb_DDR4U_2D[%d].Reserved2A9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2356 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2356, "%d %x", "mb_DDR4U_2D[%d].Reserved2AA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2357 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2357, "%d %x", "mb_DDR4U_2D[%d].Reserved2AB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2358 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2358, "%d %x", "mb_DDR4U_2D[%d].Reserved2AC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2359 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2359, "%d %x", "mb_DDR4U_2D[%d].Reserved2AD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2360 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2360, "%d %x", "mb_DDR4U_2D[%d].Reserved2AE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2361 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2361, "%d %x", "mb_DDR4U_2D[%d].Reserved2AF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2362 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2362, "%d %x", "mb_DDR4U_2D[%d].Reserved2B0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2363 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2363, "%d %x", "mb_DDR4U_2D[%d].Reserved2B1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2364 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2364, "%d %x", "mb_DDR4U_2D[%d].Reserved2B2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2365 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2365, "%d %x", "mb_DDR4U_2D[%d].Reserved2B3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2366 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2366, "%d %x", "mb_DDR4U_2D[%d].Reserved2B4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2367 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2367, "%d %x", "mb_DDR4U_2D[%d].Reserved2B5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2368 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2368, "%d %x", "mb_DDR4U_2D[%d].Reserved2B6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2369 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2369, "%d %x", "mb_DDR4U_2D[%d].Reserved2B7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2370 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2370, "%d %x", "mb_DDR4U_2D[%d].Reserved2B8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2371 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2371, "%d %x", "mb_DDR4U_2D[%d].Reserved2B9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2372 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2372, "%d %x", "mb_DDR4U_2D[%d].Reserved2BA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2373 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2373, "%d %x", "mb_DDR4U_2D[%d].Reserved2BB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2374 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2374, "%d %x", "mb_DDR4U_2D[%d].Reserved2BC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2375 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2375, "%d %x", "mb_DDR4U_2D[%d].Reserved2BD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2376 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2376, "%d %x", "mb_DDR4U_2D[%d].Reserved2BE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2377 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2377, "%d %x", "mb_DDR4U_2D[%d].Reserved2BF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2378 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2378, "%d %x", "mb_DDR4U_2D[%d].Reserved2C0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2379 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2379, "%d %x", "mb_DDR4U_2D[%d].Reserved2C1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2380 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2380, "%d %x", "mb_DDR4U_2D[%d].Reserved2C2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2381 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2381, "%d %x", "mb_DDR4U_2D[%d].Reserved2C3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2382 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2382, "%d %x", "mb_DDR4U_2D[%d].Reserved2C4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2383 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2383, "%d %x", "mb_DDR4U_2D[%d].Reserved2C5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2384 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2384, "%d %x", "mb_DDR4U_2D[%d].Reserved2C6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2385 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2385, "%d %x", "mb_DDR4U_2D[%d].Reserved2C7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2386 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2386, "%d %x", "mb_DDR4U_2D[%d].Reserved2C8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2387 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2387, "%d %x", "mb_DDR4U_2D[%d].Reserved2C9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2388 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2388, "%d %x", "mb_DDR4U_2D[%d].Reserved2CA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2389 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2389, "%d %x", "mb_DDR4U_2D[%d].Reserved2CB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2390 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2390, "%d %x", "mb_DDR4U_2D[%d].Reserved2CC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2391 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2391, "%d %x", "mb_DDR4U_2D[%d].Reserved2CD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2392 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2392, "%d %x", "mb_DDR4U_2D[%d].Reserved2CE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2393 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2393, "%d %x", "mb_DDR4U_2D[%d].Reserved2CF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2394 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2394, "%d %x", "mb_DDR4U_2D[%d].Reserved2D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2395 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2395, "%d %x", "mb_DDR4U_2D[%d].Reserved2D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2396 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2396, "%d %x", "mb_DDR4U_2D[%d].Reserved2D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2397 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2397, "%d %x", "mb_DDR4U_2D[%d].Reserved2D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2398 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2398, "%d %x", "mb_DDR4U_2D[%d].Reserved2D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2399 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2399, "%d %x", "mb_DDR4U_2D[%d].Reserved2D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2400 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2400, "%d %x", "mb_DDR4U_2D[%d].Reserved2D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2401 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2401, "%d %x", "mb_DDR4U_2D[%d].Reserved2D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2402 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2402, "%d %x", "mb_DDR4U_2D[%d].Reserved2D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2403 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2403, "%d %x", "mb_DDR4U_2D[%d].Reserved2D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2404 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2404, "%d %x", "mb_DDR4U_2D[%d].Reserved2DA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2405 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2405, "%d %x", "mb_DDR4U_2D[%d].Reserved2DB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2406 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2406, "%d %x", "mb_DDR4U_2D[%d].Reserved2DC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2407 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2407, "%d %x", "mb_DDR4U_2D[%d].Reserved2DD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2408 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2408, "%d %x", "mb_DDR4U_2D[%d].Reserved2DE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2409 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2409, "%d %x", "mb_DDR4U_2D[%d].Reserved2DF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2410 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2410, "%d %x", "mb_DDR4U_2D[%d].Reserved2E0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2411 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2411, "%d %x", "mb_DDR4U_2D[%d].Reserved2E1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2412 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2412, "%d %x", "mb_DDR4U_2D[%d].Reserved2E2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2413 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2413, "%d %x", "mb_DDR4U_2D[%d].Reserved2E3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2414 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2414, "%d %x", "mb_DDR4U_2D[%d].Reserved2E4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2415 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2415, "%d %x", "mb_DDR4U_2D[%d].Reserved2E5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2416 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2416, "%d %x", "mb_DDR4U_2D[%d].Reserved2E6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2417 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2417, "%d %x", "mb_DDR4U_2D[%d].Reserved2E7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2418 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2418, "%d %x", "mb_DDR4U_2D[%d].Reserved2E8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2419 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2419, "%d %x", "mb_DDR4U_2D[%d].Reserved2E9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2420 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2420, "%d %x", "mb_DDR4U_2D[%d].Reserved2EA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2421 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2421, "%d %x", "mb_DDR4U_2D[%d].Reserved2EB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2422 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2422, "%d %x", "mb_DDR4U_2D[%d].Reserved2EC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2423 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2423, "%d %x", "mb_DDR4U_2D[%d].Reserved2ED = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2424 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2424, "%d %x", "mb_DDR4U_2D[%d].Reserved2EE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2425 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2425, "%d %x", "mb_DDR4U_2D[%d].Reserved2EF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2426 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2426, "%d %x", "mb_DDR4U_2D[%d].Reserved2F0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2427 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2427, "%d %x", "mb_DDR4U_2D[%d].Reserved2F1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2428 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2428, "%d %x", "mb_DDR4U_2D[%d].Reserved2F2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2429 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2429, "%d %x", "mb_DDR4U_2D[%d].Reserved2F3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2430 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2430, "%d %x", "mb_DDR4U_2D[%d].Reserved2F4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2431 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2431, "%d %x", "mb_DDR4U_2D[%d].Reserved2F5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2432 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2432, "%d %x", "mb_DDR4U_2D[%d].Reserved2F6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2433 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2433, "%d %x", "mb_DDR4U_2D[%d].Reserved2F7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2434 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2434, "%d %x", "mb_DDR4U_2D[%d].Reserved2F8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2435 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2435, "%d %x", "mb_DDR4U_2D[%d].Reserved2F9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2436 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2436, "%d %x", "mb_DDR4U_2D[%d].Reserved2FA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2437 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2437, "%d %x", "mb_DDR4U_2D[%d].Reserved2FB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2438 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2438, "%d %x", "mb_DDR4U_2D[%d].Reserved2FC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2439 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2439, "%d %x", "mb_DDR4U_2D[%d].Reserved2FD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2440 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2440, "%d %x", "mb_DDR4U_2D[%d].Reserved2FE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2441 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2441, "%d %x", "mb_DDR4U_2D[%d].Reserved2FF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2442 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2442, "%d %x", "mb_DDR4U_2D[%d].Reserved300 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2443 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2443, "%d %x", "mb_DDR4U_2D[%d].Reserved301 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2444 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2444, "%d %x", "mb_DDR4U_2D[%d].Reserved302 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2445 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2445, "%d %x", "mb_DDR4U_2D[%d].Reserved303 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2446 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2446, "%d %x", "mb_DDR4U_2D[%d].Reserved304 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2447 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2447, "%d %x", "mb_DDR4U_2D[%d].Reserved305 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2448 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2448, "%d %x", "mb_DDR4U_2D[%d].Reserved306 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2449 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2449, "%d %x", "mb_DDR4U_2D[%d].Reserved307 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2450 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2450, "%d %x", "mb_DDR4U_2D[%d].Reserved308 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2451 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2451, "%d %x", "mb_DDR4U_2D[%d].Reserved309 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2452 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2452, "%d %x", "mb_DDR4U_2D[%d].Reserved30A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2453 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2453, "%d %x", "mb_DDR4U_2D[%d].Reserved30B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2454 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2454, "%d %x", "mb_DDR4U_2D[%d].Reserved30C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2455 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2455, "%d %x", "mb_DDR4U_2D[%d].Reserved30D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2456 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2456, "%d %x", "mb_DDR4U_2D[%d].Reserved30E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2457 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2457, "%d %x", "mb_DDR4U_2D[%d].Reserved30F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2458 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2458, "%d %x", "mb_DDR4U_2D[%d].Reserved310 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2459 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2459, "%d %x", "mb_DDR4U_2D[%d].Reserved311 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2460 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2460, "%d %x", "mb_DDR4U_2D[%d].Reserved312 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2461 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2461, "%d %x", "mb_DDR4U_2D[%d].Reserved313 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2462 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2462, "%d %x", "mb_DDR4U_2D[%d].Reserved314 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2463 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2463, "%d %x", "mb_DDR4U_2D[%d].Reserved315 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2464 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2464, "%d %x", "mb_DDR4U_2D[%d].Reserved316 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2465 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2465, "%d %x", "mb_DDR4U_2D[%d].Reserved317 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2466 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2466, "%d %x", "mb_DDR4U_2D[%d].Reserved318 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2467 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2467, "%d %x", "mb_DDR4U_2D[%d].Reserved319 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2468 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2468, "%d %x", "mb_DDR4U_2D[%d].Reserved31A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2469 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2469, "%d %x", "mb_DDR4U_2D[%d].Reserved31B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2470 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2470, "%d %x", "mb_DDR4U_2D[%d].Reserved31C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2471 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2471, "%d %x", "mb_DDR4U_2D[%d].Reserved31D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2472 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2472, "%d %x", "mb_DDR4U_2D[%d].Reserved31E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2473 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2473, "%d %x", "mb_DDR4U_2D[%d].Reserved31F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2474 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2474, "%d %x", "mb_DDR4U_2D[%d].Reserved320 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2475 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2475, "%d %x", "mb_DDR4U_2D[%d].Reserved321 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2476 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2476, "%d %x", "mb_DDR4U_2D[%d].Reserved322 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2477 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2477, "%d %x", "mb_DDR4U_2D[%d].Reserved323 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2478 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2478, "%d %x", "mb_DDR4U_2D[%d].Reserved324 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2479 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2479, "%d %x", "mb_DDR4U_2D[%d].Reserved325 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2480 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2480, "%d %x", "mb_DDR4U_2D[%d].Reserved326 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2481 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2481, "%d %x", "mb_DDR4U_2D[%d].Reserved327 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2482 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2482, "%d %x", "mb_DDR4U_2D[%d].Reserved328 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2483 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2483, "%d %x", "mb_DDR4U_2D[%d].Reserved329 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2484 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2484, "%d %x", "mb_DDR4U_2D[%d].Reserved32A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2485 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2485, "%d %x", "mb_DDR4U_2D[%d].Reserved32B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2486 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2486, "%d %x", "mb_DDR4U_2D[%d].Reserved32C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2487 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2487, "%d %x", "mb_DDR4U_2D[%d].Reserved32D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2488 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2488, "%d %x", "mb_DDR4U_2D[%d].Reserved32E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2489 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2489, "%d %x", "mb_DDR4U_2D[%d].Reserved32F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2490 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2490, "%d %x", "mb_DDR4U_2D[%d].Reserved330 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2491 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2491, "%d %x", "mb_DDR4U_2D[%d].Reserved331 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2492 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2492, "%d %x", "mb_DDR4U_2D[%d].Reserved332 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2493 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2493, "%d %x", "mb_DDR4U_2D[%d].Reserved333 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2494 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2494, "%d %x", "mb_DDR4U_2D[%d].Reserved334 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2495 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2495, "%d %x", "mb_DDR4U_2D[%d].Reserved335 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2496 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2496, "%d %x", "mb_DDR4U_2D[%d].Reserved336 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2497 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2497, "%d %x", "mb_DDR4U_2D[%d].Reserved337 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2498 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2498, "%d %x", "mb_DDR4U_2D[%d].Reserved338 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2499 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2499, "%d %x", "mb_DDR4U_2D[%d].Reserved339 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2500 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2500, "%d %x", "mb_DDR4U_2D[%d].Reserved33A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2501 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2501, "%d %x", "mb_DDR4U_2D[%d].Reserved33B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2502 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2502, "%d %x", "mb_DDR4U_2D[%d].Reserved33C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2503 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2503, "%d %x", "mb_DDR4U_2D[%d].Reserved33D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2504 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2504, "%d %x", "mb_DDR4U_2D[%d].Reserved33E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2505 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2505, "%d %x", "mb_DDR4U_2D[%d].Reserved33F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2506 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2506, "%d %x", "mb_DDR4U_2D[%d].Reserved340 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2507 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2507, "%d %x", "mb_DDR4U_2D[%d].Reserved341 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2508 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2508, "%d %x", "mb_DDR4U_2D[%d].Reserved342 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2509 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2509, "%d %x", "mb_DDR4U_2D[%d].Reserved343 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2510 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2510, "%d %x", "mb_DDR4U_2D[%d].Reserved344 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2511 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2511, "%d %x", "mb_DDR4U_2D[%d].Reserved345 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2512 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2512, "%d %x", "mb_DDR4U_2D[%d].Reserved346 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2513 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2513, "%d %x", "mb_DDR4U_2D[%d].Reserved347 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2514 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2514, "%d %x", "mb_DDR4U_2D[%d].Reserved348 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2515 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2515, "%d %x", "mb_DDR4U_2D[%d].Reserved349 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2516 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2516, "%d %x", "mb_DDR4U_2D[%d].Reserved34A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2517 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2517, "%d %x", "mb_DDR4U_2D[%d].Reserved34B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2518 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2518, "%d %x", "mb_DDR4U_2D[%d].Reserved34C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2519 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2519, "%d %x", "mb_DDR4U_2D[%d].Reserved34D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2520 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2520, "%d %x", "mb_DDR4U_2D[%d].Reserved34E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2521 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2521, "%d %x", "mb_DDR4U_2D[%d].Reserved34F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2522 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2522, "%d %x", "mb_DDR4U_2D[%d].Reserved350 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2523 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2523, "%d %x", "mb_DDR4U_2D[%d].Reserved351 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2524 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2524, "%d %x", "mb_DDR4U_2D[%d].Reserved352 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2525 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2525, "%d %x", "mb_DDR4U_2D[%d].Reserved353 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2526 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2526, "%d %x", "mb_DDR4U_2D[%d].Reserved354 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2527 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2527, "%d %x", "mb_DDR4U_2D[%d].Reserved355 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2528 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2528, "%d %x", "mb_DDR4U_2D[%d].Reserved356 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2529 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2529, "%d %x", "mb_DDR4U_2D[%d].Reserved357 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2530 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2530, "%d %x", "mb_DDR4U_2D[%d].Reserved358 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2531 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2531, "%d %x", "mb_DDR4U_2D[%d].Reserved359 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2532 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2532, "%d %x", "mb_DDR4U_2D[%d].Reserved35A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2533 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2533, "%d %x", "mb_DDR4U_2D[%d].Reserved35B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2534 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2534, "%d %x", "mb_DDR4U_2D[%d].Reserved35C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2535 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2535, "%d %x", "mb_DDR4U_2D[%d].Reserved35D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2536 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2536, "%d %x", "mb_DDR4U_2D[%d].Reserved35E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2537 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2537, "%d %x", "mb_DDR4U_2D[%d].Reserved35F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2538 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2538, "%d %x", "mb_DDR4U_2D[%d].Reserved360 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2539 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2539, "%d %x", "mb_DDR4U_2D[%d].Reserved361 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2540 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2540, "%d %x", "mb_DDR4U_2D[%d].Reserved362 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2541 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2541, "%d %x", "mb_DDR4U_2D[%d].Reserved363 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2542 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2542, "%d %x", "mb_DDR4U_2D[%d].Reserved364 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2543 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2543, "%d %x", "mb_DDR4U_2D[%d].Reserved365 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2544 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2544, "%d %x", "mb_DDR4U_2D[%d].Reserved366 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2545 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2545, "%d %x", "mb_DDR4U_2D[%d].Reserved367 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2546 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2546, "%d %x", "mb_DDR4U_2D[%d].Reserved368 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2547 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2547, "%d %x", "mb_DDR4U_2D[%d].Reserved369 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2548 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2548, "%d %x", "mb_DDR4U_2D[%d].Reserved36A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2549 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2549, "%d %x", "mb_DDR4U_2D[%d].Reserved36B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2550 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2550, "%d %x", "mb_DDR4U_2D[%d].Reserved36C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2551 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2551, "%d %x", "mb_DDR4U_2D[%d].Reserved36D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2552 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2552, "%d %x", "mb_DDR4U_2D[%d].Reserved36E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2553 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2553, "%d %x", "mb_DDR4U_2D[%d].Reserved36F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2554 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2554, "%d %x", "mb_DDR4U_2D[%d].Reserved370 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2555 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2555, "%d %x", "mb_DDR4U_2D[%d].Reserved371 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2556 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2556, "%d %x", "mb_DDR4U_2D[%d].Reserved372 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2557 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2557, "%d %x", "mb_DDR4U_2D[%d].Reserved373 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2558 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2558, "%d %x", "mb_DDR4U_2D[%d].Reserved374 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2559 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2559, "%d %x", "mb_DDR4U_2D[%d].Reserved375 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2560 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2560, "%d %x", "mb_DDR4U_2D[%d].Reserved376 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2561 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2561, "%d %x", "mb_DDR4U_2D[%d].Reserved377 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2562 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2562, "%d %x", "mb_DDR4U_2D[%d].Reserved378 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2563 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2563, "%d %x", "mb_DDR4U_2D[%d].Reserved379 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2564 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2564, "%d %x", "mb_DDR4U_2D[%d].Reserved37A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2565 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2565, "%d %x", "mb_DDR4U_2D[%d].Reserved37B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2566 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2566, "%d %x", "mb_DDR4U_2D[%d].Reserved37C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2567 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2567, "%d %x", "mb_DDR4U_2D[%d].Reserved37D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2568 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2568, "%d %x", "mb_DDR4U_2D[%d].Reserved37E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2569 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2569, "%d %x", "mb_DDR4U_2D[%d].Reserved37F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2570 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2570, "%d %x", "mb_DDR4U_2D[%d].Reserved380 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2571 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2571, "%d %x", "mb_DDR4U_2D[%d].Reserved381 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2572 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2572, "%d %x", "mb_DDR4U_2D[%d].Reserved382 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2573 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2573, "%d %x", "mb_DDR4U_2D[%d].Reserved383 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2574 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2574, "%d %x", "mb_DDR4U_2D[%d].Reserved384 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2575 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2575, "%d %x", "mb_DDR4U_2D[%d].Reserved385 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2576 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2576, "%d %x", "mb_DDR4U_2D[%d].Reserved386 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2577 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2577, "%d %x", "mb_DDR4U_2D[%d].Reserved387 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2578 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2578, "%d %x", "mb_DDR4U_2D[%d].Reserved388 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2579 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2579, "%d %x", "mb_DDR4U_2D[%d].Reserved389 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2580 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2580, "%d %x", "mb_DDR4U_2D[%d].Reserved38A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2581 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2581, "%d %x", "mb_DDR4U_2D[%d].Reserved38B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2582 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2582, "%d %x", "mb_DDR4U_2D[%d].Reserved38C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2583 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2583, "%d %x", "mb_DDR4U_2D[%d].Reserved38D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2584 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2584, "%d %x", "mb_DDR4U_2D[%d].Reserved38E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2585 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2585, "%d %x", "mb_DDR4U_2D[%d].Reserved38F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2586 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2586, "%d %x", "mb_DDR4U_2D[%d].Reserved390 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2587 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2587, "%d %x", "mb_DDR4U_2D[%d].Reserved391 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2588 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2588, "%d %x", "mb_DDR4U_2D[%d].Reserved392 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2589 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2589, "%d %x", "mb_DDR4U_2D[%d].Reserved393 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2590 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2590, "%d %x", "mb_DDR4U_2D[%d].Reserved394 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2591 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2591, "%d %x", "mb_DDR4U_2D[%d].Reserved395 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2592 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2592, "%d %x", "mb_DDR4U_2D[%d].Reserved396 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2593 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2593, "%d %x", "mb_DDR4U_2D[%d].Reserved397 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2594 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2594, "%d %x", "mb_DDR4U_2D[%d].Reserved398 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2595 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2595, "%d %x", "mb_DDR4U_2D[%d].Reserved399 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2596 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2596, "%d %x", "mb_DDR4U_2D[%d].Reserved39A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2597 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2597, "%d %x", "mb_DDR4U_2D[%d].Reserved39B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2598 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2598, "%d %x", "mb_DDR4U_2D[%d].Reserved39C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2599 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2599, "%d %x", "mb_DDR4U_2D[%d].Reserved39D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2600 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2600, "%d %x", "mb_DDR4U_2D[%d].Reserved39E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2601 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2601, "%d %x", "mb_DDR4U_2D[%d].Reserved39F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2602 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2602, "%d %x", "mb_DDR4U_2D[%d].Reserved3A0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2603 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2603, "%d %x", "mb_DDR4U_2D[%d].Reserved3A1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2604 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2604, "%d %x", "mb_DDR4U_2D[%d].Reserved3A2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2605 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2605, "%d %x", "mb_DDR4U_2D[%d].Reserved3A3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2606 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2606, "%d %x", "mb_DDR4U_2D[%d].Reserved3A4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2607 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2607, "%d %x", "mb_DDR4U_2D[%d].Reserved3A5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2608 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2608, "%d %x", "mb_DDR4U_2D[%d].Reserved3A6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2609 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2609, "%d %x", "mb_DDR4U_2D[%d].Reserved3A7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2610 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2610, "%d %x", "mb_DDR4U_2D[%d].Reserved3A8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2611 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2611, "%d %x", "mb_DDR4U_2D[%d].Reserved3A9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2612 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2612, "%d %x", "mb_DDR4U_2D[%d].Reserved3AA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2613 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2613, "%d %x", "mb_DDR4U_2D[%d].Reserved3AB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2614 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2614, "%d %x", "mb_DDR4U_2D[%d].Reserved3AC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2615 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2615, "%d %x", "mb_DDR4U_2D[%d].Reserved3AD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2616 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2616, "%d %x", "mb_DDR4U_2D[%d].Reserved3AE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2617 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2617, "%d %x", "mb_DDR4U_2D[%d].Reserved3AF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2618 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2618, "%d %x", "mb_DDR4U_2D[%d].Reserved3B0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2619 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2619, "%d %x", "mb_DDR4U_2D[%d].Reserved3B1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2620 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2620, "%d %x", "mb_DDR4U_2D[%d].Reserved3B2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2621 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2621, "%d %x", "mb_DDR4U_2D[%d].Reserved3B3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2622 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2622, "%d %x", "mb_DDR4U_2D[%d].Reserved3B4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2623 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2623, "%d %x", "mb_DDR4U_2D[%d].Reserved3B5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2624 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2624, "%d %x", "mb_DDR4U_2D[%d].Reserved3B6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2625 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2625, "%d %x", "mb_DDR4U_2D[%d].Reserved3B7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2626 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2626, "%d %x", "mb_DDR4U_2D[%d].Reserved3B8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2627 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2627, "%d %x", "mb_DDR4U_2D[%d].Reserved3B9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2628 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2628, "%d %x", "mb_DDR4U_2D[%d].Reserved3BA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2629 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2629, "%d %x", "mb_DDR4U_2D[%d].Reserved3BB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2630 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2630, "%d %x", "mb_DDR4U_2D[%d].Reserved3BC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2631 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2631, "%d %x", "mb_DDR4U_2D[%d].Reserved3BD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2632 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2632, "%d %x", "mb_DDR4U_2D[%d].Reserved3BE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2633 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2633, "%d %x", "mb_DDR4U_2D[%d].Reserved3BF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2634 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2634, "%d %x", "mb_DDR4U_2D[%d].Reserved3C0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2635 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2635, "%d %x", "mb_DDR4U_2D[%d].Reserved3C1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2636 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2636, "%d %x", "mb_DDR4U_2D[%d].Reserved3C2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2637 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2637, "%d %x", "mb_DDR4U_2D[%d].Reserved3C3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2638 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2638, "%d %x", "mb_DDR4U_2D[%d].Reserved3C4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2639 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2639, "%d %x", "mb_DDR4U_2D[%d].Reserved3C5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2640 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2640, "%d %x", "mb_DDR4U_2D[%d].Reserved3C6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2641 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2641, "%d %x", "mb_DDR4U_2D[%d].Reserved3C7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2642 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2642, "%d %x", "mb_DDR4U_2D[%d].Reserved3C8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2643 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2643, "%d %x", "mb_DDR4U_2D[%d].Reserved3C9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2644 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2644, "%d %x", "mb_DDR4U_2D[%d].Reserved3CA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2645 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2645, "%d %x", "mb_DDR4U_2D[%d].Reserved3CB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2646 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2646, "%d %x", "mb_DDR4U_2D[%d].Reserved3CC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2647 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2647, "%d %x", "mb_DDR4U_2D[%d].Reserved3CD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2648 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2648, "%d %x", "mb_DDR4U_2D[%d].Reserved3CE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2649 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2649, "%d %x", "mb_DDR4U_2D[%d].Reserved3CF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2650 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2650, "%d %x", "mb_DDR4U_2D[%d].Reserved3D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2651 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2651, "%d %x", "mb_DDR4U_2D[%d].Reserved3D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2652 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2652, "%d %x", "mb_DDR4U_2D[%d].Reserved3D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2653 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2653, "%d %x", "mb_DDR4U_2D[%d].Reserved3D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2654 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2654, "%d %x", "mb_DDR4U_2D[%d].Reserved3D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2655 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2655, "%d %x", "mb_DDR4U_2D[%d].Reserved3D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2656 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2656, "%d %x", "mb_DDR4U_2D[%d].Reserved3D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2657 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2657, "%d %x", "mb_DDR4U_2D[%d].Reserved3D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2658 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2658, "%d %x", "mb_DDR4U_2D[%d].Reserved3D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2659 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2659, "%d %x", "mb_DDR4U_2D[%d].Reserved3D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2660 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2660, "%d %x", "mb_DDR4U_2D[%d].Reserved3DA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2661 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2661, "%d %x", "mb_DDR4U_2D[%d].Reserved3DB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2662 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2662, "%d %x", "mb_DDR4U_2D[%d].Reserved3DC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2663 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2663, "%d %x", "mb_DDR4U_2D[%d].Reserved3DD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2664 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2664, "%d %x", "mb_DDR4U_2D[%d].Reserved3DE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2665 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2665, "%d %x", "mb_DDR4U_2D[%d].Reserved3DF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2666 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2666, "%d %x", "mb_DDR4U_2D[%d].Reserved3E0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2667 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2667, "%d %x", "mb_DDR4U_2D[%d].Reserved3E1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2668 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2668, "%d %x", "mb_DDR4U_2D[%d].Reserved3E2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2669 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2669, "%d %x", "mb_DDR4U_2D[%d].Reserved3E3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2670 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2670, "%d %x", "mb_DDR4U_2D[%d].Reserved3E4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2671 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2671, "%d %x", "mb_DDR4U_2D[%d].Reserved3E5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2672 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2672, "%d %x", "mb_DDR4U_2D[%d].Reserved3E6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2673 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2673, "%d %x", "mb_DDR4U_2D[%d].Reserved3E7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2674 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2674, "%d %x", "mb_DDR4U_2D[%d].Reserved3E8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2675 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2675, "%d %x", "mb_DDR4U_2D[%d].Reserved3E9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2676 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2676, "%d %x", "mb_DDR4U_2D[%d].Reserved3EA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2677 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2677, "%d %x", "mb_DDR4U_2D[%d].Reserved3EB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2678 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2678, "%d %x", "mb_DDR4U_2D[%d].Reserved3EC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2679 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2679, "%d %x", "mb_DDR4U_2D[%d].Reserved3ED = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2680 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2680, "%d %x", "mb_DDR4U_2D[%d].Reserved3EE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2681 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2681, "%d %x", "mb_DDR4U_2D[%d].Reserved3EF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2682 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2682, "%d %x", "mb_DDR4U_2D[%d].Reserved3F0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2683 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2683, "%d %x", "mb_DDR4U_2D[%d].Reserved3F1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2684 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2684, "%d %x", "mb_DDR4U_2D[%d].Reserved3F2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2685 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2685, "%d %x", "mb_DDR4U_2D[%d].Reserved3F3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2686 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2686, "%d %x", "mb_DDR4U_2D[%d].Reserved3F4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2687 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2687, "%d %x", "mb_DDR4U_2D[%d].Reserved3F5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2688 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2688, "%d %x", "mb_DDR4U_2D[%d].ALT_CAS_L = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2689 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2689, "%d %x", "mb_DDR4U_2D[%d].ALT_WCAS_L = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2690 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2690, "%d %x", "mb_DDR4U_2D[%d].D4Misc = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2691 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2691, "%d %x", "mb_DDR4LR_1D[%d].Reserved00 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2692 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2692, "%d %x", "mb_DDR4LR_1D[%d].MsgMisc = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2693 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2693, "%d %x", "mb_DDR4LR_1D[%d].PmuRevision = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2694 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2694, "%d %x", "mb_DDR4LR_1D[%d].Pstate = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2695 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2695, "%d %x", "mb_DDR4LR_1D[%d].PllBypassEn = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2696 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2696, "%d %x", "mb_DDR4LR_1D[%d].DRAMFreq = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2697 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2697, "%d %x", "mb_DDR4LR_1D[%d].DfiFreqRatio = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2698 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2698, "%d %x", "mb_DDR4LR_1D[%d].BPZNResVal = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2699 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2699, "%d %x", "mb_DDR4LR_1D[%d].PhyOdtImpedance = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2700 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2700, "%d %x", "mb_DDR4LR_1D[%d].PhyDrvImpedance = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2701 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2701, "%d %x", "mb_DDR4LR_1D[%d].PhyVref = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2702 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2702, "%d %x", "mb_DDR4LR_1D[%d].DramType = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2703 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2703, "%d %x", "mb_DDR4LR_1D[%d].DisabledDbyte = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2704 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2704, "%d %x", "mb_DDR4LR_1D[%d].EnabledDQs = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2705 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2705, "%d %x", "mb_DDR4LR_1D[%d].CsPresent = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2706 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2706, "%d %x", "mb_DDR4LR_1D[%d].CsPresentD0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2707 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2707, "%d %x", "mb_DDR4LR_1D[%d].CsPresentD1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2708 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2708, "%d %x", "mb_DDR4LR_1D[%d].AddrMirror = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2709 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2709, "%d %x", "mb_DDR4LR_1D[%d].CsTestFail = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2710 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2710, "%d %x", "mb_DDR4LR_1D[%d].PhyCfg = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2711 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2711, "%d %x", "mb_DDR4LR_1D[%d].SequenceCtrl = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2712 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2712, "%d %x", "mb_DDR4LR_1D[%d].HdtCtrl = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2713 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2713, "%d %x", "mb_DDR4LR_1D[%d].Reserved19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2714 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2714, "%d %x", "mb_DDR4LR_1D[%d].Reserved1A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2715 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2715, "%d %x", "mb_DDR4LR_1D[%d].Share2DVrefResult = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2716 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2716, "%d %x", "mb_DDR4LR_1D[%d].Reserved1C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2717 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2717, "%d %x", "mb_DDR4LR_1D[%d].Reserved1D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2718 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2718, "%d %x", "mb_DDR4LR_1D[%d].Reserved1E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2719 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2719, "%d %x", "mb_DDR4LR_1D[%d].Reserved1F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2720 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2720, "%d %x", "mb_DDR4LR_1D[%d].Reserved20 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2721 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2721, "%d %x", "mb_DDR4LR_1D[%d].Reserved21 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2722 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2722, "%d %x", "mb_DDR4LR_1D[%d].PhyConfigOverride = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2723 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2723, "%d %x", "mb_DDR4LR_1D[%d].DFIMRLMargin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2724 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2724, "%d %x", "mb_DDR4LR_1D[%d].CDD_RR_3_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2725 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2725, "%d %x", "mb_DDR4LR_1D[%d].CDD_RR_3_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2726 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2726, "%d %x", "mb_DDR4LR_1D[%d].CDD_RR_3_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2727 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2727, "%d %x", "mb_DDR4LR_1D[%d].CDD_RR_2_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2728 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2728, "%d %x", "mb_DDR4LR_1D[%d].CDD_RR_2_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2729 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2729, "%d %x", "mb_DDR4LR_1D[%d].CDD_RR_2_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2730 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2730, "%d %x", "mb_DDR4LR_1D[%d].CDD_RR_1_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2731 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2731, "%d %x", "mb_DDR4LR_1D[%d].CDD_RR_1_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2732 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2732, "%d %x", "mb_DDR4LR_1D[%d].CDD_RR_1_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2733 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2733, "%d %x", "mb_DDR4LR_1D[%d].CDD_RR_0_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2734 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2734, "%d %x", "mb_DDR4LR_1D[%d].CDD_RR_0_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2735 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2735, "%d %x", "mb_DDR4LR_1D[%d].CDD_RR_0_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2736 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2736, "%d %x", "mb_DDR4LR_1D[%d].CDD_WW_3_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2737 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2737, "%d %x", "mb_DDR4LR_1D[%d].CDD_WW_3_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2738 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2738, "%d %x", "mb_DDR4LR_1D[%d].CDD_WW_3_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2739 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2739, "%d %x", "mb_DDR4LR_1D[%d].CDD_WW_2_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2740 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2740, "%d %x", "mb_DDR4LR_1D[%d].CDD_WW_2_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2741 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2741, "%d %x", "mb_DDR4LR_1D[%d].CDD_WW_2_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2742 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2742, "%d %x", "mb_DDR4LR_1D[%d].CDD_WW_1_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2743 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2743, "%d %x", "mb_DDR4LR_1D[%d].CDD_WW_1_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2744 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2744, "%d %x", "mb_DDR4LR_1D[%d].CDD_WW_1_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2745 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2745, "%d %x", "mb_DDR4LR_1D[%d].CDD_WW_0_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2746 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2746, "%d %x", "mb_DDR4LR_1D[%d].CDD_WW_0_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2747 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2747, "%d %x", "mb_DDR4LR_1D[%d].CDD_WW_0_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2748 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2748, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_3_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2749 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2749, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_3_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2750 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2750, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_3_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2751 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2751, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_3_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2752 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2752, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_2_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2753 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2753, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_2_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2754 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2754, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_2_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2755 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2755, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_2_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2756 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2756, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_1_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2757 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2757, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_1_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2758 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2758, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_1_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2759 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2759, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_1_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2760 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2760, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_0_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2761 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2761, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_0_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2762 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2762, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_0_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2763 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2763, "%d %x", "mb_DDR4LR_1D[%d].CDD_RW_0_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2764 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2764, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_3_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2765 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2765, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_3_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2766 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2766, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_3_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2767 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2767, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_3_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2768 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2768, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_2_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2769 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2769, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_2_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2770 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2770, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_2_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2771 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2771, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_2_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2772 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2772, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_1_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2773 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2773, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_1_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2774 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2774, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_1_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2775 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2775, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_1_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2776 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2776, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_0_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2777 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2777, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_0_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2778 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2778, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_0_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2779 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2779, "%d %x", "mb_DDR4LR_1D[%d].CDD_WR_0_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2780 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2780, "%d %x", "mb_DDR4LR_1D[%d].Reserved5D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2781 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2781, "%d %x", "mb_DDR4LR_1D[%d].MR0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2782 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2782, "%d %x", "mb_DDR4LR_1D[%d].MR1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2783 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2783, "%d %x", "mb_DDR4LR_1D[%d].MR2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2784 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2784, "%d %x", "mb_DDR4LR_1D[%d].MR3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2785 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2785, "%d %x", "mb_DDR4LR_1D[%d].MR4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2786 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2786, "%d %x", "mb_DDR4LR_1D[%d].MR5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2787 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2787, "%d %x", "mb_DDR4LR_1D[%d].MR6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2788 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2788, "%d %x", "mb_DDR4LR_1D[%d].X16Present = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2789 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2789, "%d %x", "mb_DDR4LR_1D[%d].CsSetupGDDec = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2790 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2790, "%d %x", "mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2791 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2791, "%d %x", "mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2792 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2792, "%d %x", "mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2793 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2793, "%d %x", "mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2794 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2794, "%d %x", "mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2795 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2795, "%d %x", "mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2796 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2796, "%d %x", "mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2797 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2797, "%d %x", "mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2798 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2798, "%d %x", "mb_DDR4LR_1D[%d].AcsmOdtCtrl0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2799 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2799, "%d %x", "mb_DDR4LR_1D[%d].AcsmOdtCtrl1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2800 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2800, "%d %x", "mb_DDR4LR_1D[%d].AcsmOdtCtrl2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2801 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2801, "%d %x", "mb_DDR4LR_1D[%d].AcsmOdtCtrl3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2802 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2802, "%d %x", "mb_DDR4LR_1D[%d].AcsmOdtCtrl4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2803 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2803, "%d %x", "mb_DDR4LR_1D[%d].AcsmOdtCtrl5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2804 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2804, "%d %x", "mb_DDR4LR_1D[%d].AcsmOdtCtrl6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2805 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2805, "%d %x", "mb_DDR4LR_1D[%d].AcsmOdtCtrl7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2806 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2806, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2807 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2807, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2808 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2808, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2809 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2809, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2810 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2810, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2811 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2811, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2812 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2812, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2813 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2813, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2814 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2814, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2815 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2815, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2816 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2816, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2817 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2817, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2818 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2818, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2819 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2819, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2820 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2820, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2821 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2821, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2822 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2822, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2823 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2823, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2824 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2824, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2825 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2825, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR0Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2826 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2826, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2827 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2827, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2828 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2828, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2829 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2829, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2830 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2830, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2831 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2831, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2832 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2832, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2833 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2833, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2834 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2834, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2835 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2835, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2836 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2836, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2837 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2837, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2838 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2838, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2839 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2839, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2840 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2840, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2841 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2841, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2842 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2842, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2843 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2843, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2844 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2844, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2845 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2845, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR1Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2846 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2846, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2847 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2847, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2848 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2848, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2849 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2849, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2850 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2850, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2851 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2851, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2852 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2852, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2853 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2853, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2854 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2854, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2855 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2855, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2856 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2856, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2857 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2857, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2858 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2858, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2859 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2859, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2860 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2860, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2861 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2861, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2862 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2862, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2863 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2863, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2864 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2864, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2865 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2865, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR2Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2866 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2866, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2867 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2867, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2868 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2868, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2869 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2869, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2870 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2870, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2871 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2871, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2872 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2872, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2873 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2873, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2874 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2874, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2875 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2875, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2876 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2876, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2877 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2877, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2878 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2878, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2879 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2879, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2880 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2880, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2881 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2881, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2882 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2882, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2883 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2883, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2884 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2884, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2885 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2885, "%d %x", "mb_DDR4LR_1D[%d].VrefDqR3Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2886 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2886, "%d %x", "mb_DDR4LR_1D[%d].F0RC00_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2887 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2887, "%d %x", "mb_DDR4LR_1D[%d].F0RC01_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2888 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2888, "%d %x", "mb_DDR4LR_1D[%d].F0RC02_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2889 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2889, "%d %x", "mb_DDR4LR_1D[%d].F0RC03_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2890 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2890, "%d %x", "mb_DDR4LR_1D[%d].F0RC04_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2891 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2891, "%d %x", "mb_DDR4LR_1D[%d].F0RC05_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2892 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2892, "%d %x", "mb_DDR4LR_1D[%d].F0RC06_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2893 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2893, "%d %x", "mb_DDR4LR_1D[%d].F0RC07_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2894 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2894, "%d %x", "mb_DDR4LR_1D[%d].F0RC08_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2895 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2895, "%d %x", "mb_DDR4LR_1D[%d].F0RC09_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2896 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2896, "%d %x", "mb_DDR4LR_1D[%d].F0RC0A_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2897 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2897, "%d %x", "mb_DDR4LR_1D[%d].F0RC0B_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2898 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2898, "%d %x", "mb_DDR4LR_1D[%d].F0RC0C_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2899 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2899, "%d %x", "mb_DDR4LR_1D[%d].F0RC0D_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2900 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2900, "%d %x", "mb_DDR4LR_1D[%d].F0RC0E_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2901 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2901, "%d %x", "mb_DDR4LR_1D[%d].F0RC0F_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2902 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2902, "%d %x", "mb_DDR4LR_1D[%d].F0RC1x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2903 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2903, "%d %x", "mb_DDR4LR_1D[%d].F0RC2x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2904 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2904, "%d %x", "mb_DDR4LR_1D[%d].F0RC3x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2905 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2905, "%d %x", "mb_DDR4LR_1D[%d].F0RC4x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2906 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2906, "%d %x", "mb_DDR4LR_1D[%d].F0RC5x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2907 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2907, "%d %x", "mb_DDR4LR_1D[%d].F0RC6x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2908 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2908, "%d %x", "mb_DDR4LR_1D[%d].F0RC7x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2909 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2909, "%d %x", "mb_DDR4LR_1D[%d].F0RC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2910 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2910, "%d %x", "mb_DDR4LR_1D[%d].F0RC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2911 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2911, "%d %x", "mb_DDR4LR_1D[%d].F0RCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2912 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2912, "%d %x", "mb_DDR4LR_1D[%d].F0RCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2913 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2913, "%d %x", "mb_DDR4LR_1D[%d].F1RC00_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2914 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2914, "%d %x", "mb_DDR4LR_1D[%d].F1RC01_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2915 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2915, "%d %x", "mb_DDR4LR_1D[%d].F1RC02_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2916 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2916, "%d %x", "mb_DDR4LR_1D[%d].F1RC03_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2917 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2917, "%d %x", "mb_DDR4LR_1D[%d].F1RC04_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2918 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2918, "%d %x", "mb_DDR4LR_1D[%d].F1RC05_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2919 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2919, "%d %x", "mb_DDR4LR_1D[%d].F1RC06_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2920 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2920, "%d %x", "mb_DDR4LR_1D[%d].F1RC07_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2921 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2921, "%d %x", "mb_DDR4LR_1D[%d].F1RC08_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2922 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2922, "%d %x", "mb_DDR4LR_1D[%d].F1RC09_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2923 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2923, "%d %x", "mb_DDR4LR_1D[%d].F1RC0A_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2924 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2924, "%d %x", "mb_DDR4LR_1D[%d].F1RC0B_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2925 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2925, "%d %x", "mb_DDR4LR_1D[%d].F1RC0C_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2926 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2926, "%d %x", "mb_DDR4LR_1D[%d].F1RC0D_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2927 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2927, "%d %x", "mb_DDR4LR_1D[%d].F1RC0E_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2928 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2928, "%d %x", "mb_DDR4LR_1D[%d].F1RC0F_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2929 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2929, "%d %x", "mb_DDR4LR_1D[%d].F1RC1x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2930 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2930, "%d %x", "mb_DDR4LR_1D[%d].F1RC2x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2931 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2931, "%d %x", "mb_DDR4LR_1D[%d].F1RC3x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2932 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2932, "%d %x", "mb_DDR4LR_1D[%d].F1RC4x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2933 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2933, "%d %x", "mb_DDR4LR_1D[%d].F1RC5x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2934 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2934, "%d %x", "mb_DDR4LR_1D[%d].F1RC6x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2935 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2935, "%d %x", "mb_DDR4LR_1D[%d].F1RC7x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2936 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2936, "%d %x", "mb_DDR4LR_1D[%d].F1RC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2937 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2937, "%d %x", "mb_DDR4LR_1D[%d].F1RC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2938 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2938, "%d %x", "mb_DDR4LR_1D[%d].F1RCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2939 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2939, "%d %x", "mb_DDR4LR_1D[%d].F1RCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2940 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2940, "%d %x", "mb_DDR4LR_1D[%d].F0RC00_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2941 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2941, "%d %x", "mb_DDR4LR_1D[%d].F0RC01_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2942 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2942, "%d %x", "mb_DDR4LR_1D[%d].F0RC02_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2943 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2943, "%d %x", "mb_DDR4LR_1D[%d].F0RC03_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2944 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2944, "%d %x", "mb_DDR4LR_1D[%d].F0RC04_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2945 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2945, "%d %x", "mb_DDR4LR_1D[%d].F0RC05_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2946 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2946, "%d %x", "mb_DDR4LR_1D[%d].F0RC06_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2947 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2947, "%d %x", "mb_DDR4LR_1D[%d].F0RC07_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2948 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2948, "%d %x", "mb_DDR4LR_1D[%d].F0RC08_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2949 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2949, "%d %x", "mb_DDR4LR_1D[%d].F0RC09_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2950 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2950, "%d %x", "mb_DDR4LR_1D[%d].F0RC0A_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2951 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2951, "%d %x", "mb_DDR4LR_1D[%d].F0RC0B_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2952 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2952, "%d %x", "mb_DDR4LR_1D[%d].F0RC0C_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2953 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2953, "%d %x", "mb_DDR4LR_1D[%d].F0RC0D_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2954 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2954, "%d %x", "mb_DDR4LR_1D[%d].F0RC0E_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2955 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2955, "%d %x", "mb_DDR4LR_1D[%d].F0RC0F_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2956 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2956, "%d %x", "mb_DDR4LR_1D[%d].F0RC1x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2957 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2957, "%d %x", "mb_DDR4LR_1D[%d].F0RC2x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2958 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2958, "%d %x", "mb_DDR4LR_1D[%d].F0RC3x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2959 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2959, "%d %x", "mb_DDR4LR_1D[%d].F0RC4x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2960 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2960, "%d %x", "mb_DDR4LR_1D[%d].F0RC5x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2961 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2961, "%d %x", "mb_DDR4LR_1D[%d].F0RC6x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2962 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2962, "%d %x", "mb_DDR4LR_1D[%d].F0RC7x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2963 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2963, "%d %x", "mb_DDR4LR_1D[%d].F0RC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2964 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2964, "%d %x", "mb_DDR4LR_1D[%d].F0RC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2965 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2965, "%d %x", "mb_DDR4LR_1D[%d].F0RCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2966 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2966, "%d %x", "mb_DDR4LR_1D[%d].F0RCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2967 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2967, "%d %x", "mb_DDR4LR_1D[%d].F1RC00_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2968 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2968, "%d %x", "mb_DDR4LR_1D[%d].F1RC01_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2969 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2969, "%d %x", "mb_DDR4LR_1D[%d].F1RC02_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2970 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2970, "%d %x", "mb_DDR4LR_1D[%d].F1RC03_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2971 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2971, "%d %x", "mb_DDR4LR_1D[%d].F1RC04_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2972 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2972, "%d %x", "mb_DDR4LR_1D[%d].F1RC05_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2973 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2973, "%d %x", "mb_DDR4LR_1D[%d].F1RC06_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2974 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2974, "%d %x", "mb_DDR4LR_1D[%d].F1RC07_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2975 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2975, "%d %x", "mb_DDR4LR_1D[%d].F1RC08_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2976 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2976, "%d %x", "mb_DDR4LR_1D[%d].F1RC09_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2977 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2977, "%d %x", "mb_DDR4LR_1D[%d].F1RC0A_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2978 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2978, "%d %x", "mb_DDR4LR_1D[%d].F1RC0B_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2979 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2979, "%d %x", "mb_DDR4LR_1D[%d].F1RC0C_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2980 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2980, "%d %x", "mb_DDR4LR_1D[%d].F1RC0D_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2981 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2981, "%d %x", "mb_DDR4LR_1D[%d].F1RC0E_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2982 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2982, "%d %x", "mb_DDR4LR_1D[%d].F1RC0F_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2983 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2983, "%d %x", "mb_DDR4LR_1D[%d].F1RC1x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2984 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2984, "%d %x", "mb_DDR4LR_1D[%d].F1RC2x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2985 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2985, "%d %x", "mb_DDR4LR_1D[%d].F1RC3x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2986 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2986, "%d %x", "mb_DDR4LR_1D[%d].F1RC4x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2987 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2987, "%d %x", "mb_DDR4LR_1D[%d].F1RC5x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2988 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2988, "%d %x", "mb_DDR4LR_1D[%d].F1RC6x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2989 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2989, "%d %x", "mb_DDR4LR_1D[%d].F1RC7x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2990 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2990, "%d %x", "mb_DDR4LR_1D[%d].F1RC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2991 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2991, "%d %x", "mb_DDR4LR_1D[%d].F1RC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2992 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2992, "%d %x", "mb_DDR4LR_1D[%d].F1RCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2993 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2993, "%d %x", "mb_DDR4LR_1D[%d].F1RCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2994 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2994, "%d %x", "mb_DDR4LR_1D[%d].BC00_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2995 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2995, "%d %x", "mb_DDR4LR_1D[%d].BC01_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2996 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2996, "%d %x", "mb_DDR4LR_1D[%d].BC02_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2997 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2997, "%d %x", "mb_DDR4LR_1D[%d].BC03_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2998 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2998, "%d %x", "mb_DDR4LR_1D[%d].BC04_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_2999 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_2999, "%d %x", "mb_DDR4LR_1D[%d].BC05_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3000 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3000, "%d %x", "mb_DDR4LR_1D[%d].BC06_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3001 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3001, "%d %x", "mb_DDR4LR_1D[%d].BC07_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3002 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3002, "%d %x", "mb_DDR4LR_1D[%d].BC08_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3003 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3003, "%d %x", "mb_DDR4LR_1D[%d].BC09_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3004 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3004, "%d %x", "mb_DDR4LR_1D[%d].BC0A_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3005 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3005, "%d %x", "mb_DDR4LR_1D[%d].BC0B_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3006 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3006, "%d %x", "mb_DDR4LR_1D[%d].BC0C_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3007 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3007, "%d %x", "mb_DDR4LR_1D[%d].BC0D_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3008 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3008, "%d %x", "mb_DDR4LR_1D[%d].BC0E_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3009 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3009, "%d %x", "mb_DDR4LR_1D[%d].F0BC6x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3010 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3010, "%d %x", "mb_DDR4LR_1D[%d].F0BCCx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3011 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3011, "%d %x", "mb_DDR4LR_1D[%d].F0BCDx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3012 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3012, "%d %x", "mb_DDR4LR_1D[%d].F0BCEx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3013 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3013, "%d %x", "mb_DDR4LR_1D[%d].F0BCFx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3014 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3014, "%d %x", "mb_DDR4LR_1D[%d].F1BCCx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3015 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3015, "%d %x", "mb_DDR4LR_1D[%d].F1BCDx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3016 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3016, "%d %x", "mb_DDR4LR_1D[%d].F1BCEx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3017 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3017, "%d %x", "mb_DDR4LR_1D[%d].F1BCFx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3018 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3018, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3019 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3019, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3020 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3020, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3021 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3021, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3022 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3022, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3023 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3023, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3024 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3024, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3025 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3025, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3026 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3026, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3027 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3027, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3028 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3028, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3029 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3029, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3030 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3030, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3031 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3031, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3032 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3032, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3033 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3033, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3034 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3034, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3035 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3035, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3036 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3036, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3037 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3037, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3038 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3038, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3039 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3039, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3040 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3040, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3041 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3041, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3042 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3042, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3043 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3043, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3044 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3044, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3045 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3045, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3046 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3046, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3047 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3047, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3048 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3048, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3049 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3049, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3050 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3050, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3051 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3051, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3052 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3052, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3053 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3053, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3054 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3054, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3055 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3055, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3056 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3056, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3057 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3057, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3058 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3058, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3059 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3059, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3060 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3060, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3061 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3061, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3062 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3062, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3063 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3063, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3064 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3064, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3065 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3065, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3066 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3066, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3067 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3067, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3068 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3068, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3069 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3069, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3070 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3070, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3071 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3071, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3072 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3072, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3073 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3073, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3074 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3074, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3075 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3075, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3076 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3076, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3077 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3077, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3078 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3078, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3079 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3079, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3080 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3080, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3081 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3081, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3082 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3082, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3083 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3083, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3084 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3084, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3085 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3085, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3086 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3086, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3087 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3087, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3088 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3088, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3089 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3089, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3090 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3090, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3091 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3091, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3092 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3092, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3093 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3093, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3094 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3094, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3095 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3095, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3096 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3096, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3097 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3097, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3098 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3098, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3099 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3099, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3100 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3100, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3101 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3101, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3102 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3102, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3103 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3103, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3104 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3104, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3105 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3105, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3106 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3106, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3107 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3107, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3108 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3108, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3109 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3109, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3110 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3110, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3111 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3111, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3112 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3112, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3113 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3113, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3114 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3114, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3115 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3115, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3116 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3116, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3117 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3117, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3118 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3118, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3119 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3119, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3120 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3120, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3121 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3121, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3122 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3122, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3123 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3123, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3124 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3124, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3125 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3125, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3126 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3126, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3127 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3127, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3128 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3128, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3129 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3129, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3130 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3130, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3131 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3131, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3132 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3132, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3133 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3133, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3134 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3134, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3135 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3135, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3136 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3136, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3137 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3137, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3138 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3138, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3139 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3139, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3140 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3140, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3141 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3141, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3142 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3142, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3143 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3143, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3144 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3144, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3145 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3145, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3146 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3146, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3147 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3147, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3148 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3148, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3149 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3149, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3150 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3150, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3151 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3151, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3152 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3152, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3153 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3153, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3154 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3154, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3155 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3155, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3156 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3156, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3157 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3157, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3158 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3158, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3159 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3159, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3160 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3160, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3161 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3161, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3162 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3162, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3163 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3163, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3164 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3164, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3165 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3165, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3166 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3166, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3167 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3167, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3168 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3168, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3169 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3169, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3170 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3170, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3171 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3171, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3172 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3172, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3173 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3173, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3174 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3174, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3175 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3175, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3176 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3176, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3177 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3177, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3178 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3178, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3179 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3179, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3180 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3180, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3181 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3181, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3182 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3182, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3183 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3183, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3184 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3184, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3185 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3185, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3186 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3186, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3187 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3187, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3188 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3188, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3189 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3189, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3190 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3190, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3191 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3191, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3192 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3192, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3193 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3193, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3194 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3194, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3195 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3195, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3196 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3196, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3197 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3197, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3198 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3198, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3199 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3199, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3200 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3200, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3201 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3201, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3202 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3202, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3203 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3203, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3204 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3204, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3205 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3205, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3206 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3206, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3207 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3207, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3208 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3208, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3209 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3209, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3210 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3210, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3211 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3211, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3212 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3212, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3213 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3213, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3214 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3214, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3215 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3215, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3216 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3216, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3217 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3217, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3218 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3218, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3219 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3219, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3220 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3220, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3221 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3221, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3222 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3222, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3223 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3223, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3224 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3224, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3225 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3225, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3226 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3226, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3227 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3227, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3228 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3228, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3229 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3229, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3230 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3230, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3231 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3231, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3232 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3232, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3233 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3233, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3234 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3234, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3235 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3235, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3236 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3236, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3237 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3237, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3238 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3238, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3239 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3239, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3240 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3240, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3241 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3241, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3242 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3242, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3243 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3243, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3244 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3244, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3245 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3245, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3246 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3246, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3247 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3247, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3248 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3248, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3249 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3249, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3250 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3250, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3251 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3251, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3252 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3252, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3253 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3253, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3254 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3254, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3255 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3255, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3256 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3256, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3257 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3257, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3258 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3258, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3259 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3259, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3260 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3260, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3261 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3261, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3262 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3262, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3263 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3263, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3264 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3264, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3265 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3265, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3266 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3266, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3267 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3267, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3268 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3268, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3269 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3269, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3270 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3270, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3271 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3271, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3272 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3272, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3273 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3273, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3274 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3274, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3275 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3275, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3276 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3276, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3277 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3277, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3278 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3278, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3279 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3279, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3280 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3280, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3281 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3281, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3282 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3282, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3283 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3283, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3284 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3284, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3285 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3285, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3286 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3286, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3287 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3287, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3288 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3288, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3289 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3289, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3290 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3290, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3291 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3291, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3292 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3292, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3293 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3293, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3294 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3294, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3295 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3295, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3296 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3296, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3297 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3297, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3298 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3298, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3299 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3299, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3300 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3300, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3301 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3301, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3302 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3302, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3303 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3303, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3304 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3304, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3305 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3305, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3306 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3306, "%d %x", "mb_DDR4LR_1D[%d].F5BC5x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3307 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3307, "%d %x", "mb_DDR4LR_1D[%d].F5BC6x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3308 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3308, "%d %x", "mb_DDR4LR_1D[%d].F4BC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3309 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3309, "%d %x", "mb_DDR4LR_1D[%d].F4BC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3310 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3310, "%d %x", "mb_DDR4LR_1D[%d].F4BCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3311 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3311, "%d %x", "mb_DDR4LR_1D[%d].F4BCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3312 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3312, "%d %x", "mb_DDR4LR_1D[%d].F4BCCx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3313 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3313, "%d %x", "mb_DDR4LR_1D[%d].F4BCDx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3314 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3314, "%d %x", "mb_DDR4LR_1D[%d].F4BCEx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3315 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3315, "%d %x", "mb_DDR4LR_1D[%d].F4BCFx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3316 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3316, "%d %x", "mb_DDR4LR_1D[%d].F5BC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3317 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3317, "%d %x", "mb_DDR4LR_1D[%d].F5BC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3318 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3318, "%d %x", "mb_DDR4LR_1D[%d].F5BCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3319 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3319, "%d %x", "mb_DDR4LR_1D[%d].F5BCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3320 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3320, "%d %x", "mb_DDR4LR_1D[%d].F5BCCx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3321 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3321, "%d %x", "mb_DDR4LR_1D[%d].F5BCDx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3322 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3322, "%d %x", "mb_DDR4LR_1D[%d].F5BCEx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3323 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3323, "%d %x", "mb_DDR4LR_1D[%d].F5BCFx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3324 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3324, "%d %x", "mb_DDR4LR_1D[%d].F6BC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3325 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3325, "%d %x", "mb_DDR4LR_1D[%d].F6BC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3326 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3326, "%d %x", "mb_DDR4LR_1D[%d].F6BCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3327 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3327, "%d %x", "mb_DDR4LR_1D[%d].F6BCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3328 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3328, "%d %x", "mb_DDR4LR_1D[%d].F6BCCx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3329 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3329, "%d %x", "mb_DDR4LR_1D[%d].F6BCDx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3330 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3330, "%d %x", "mb_DDR4LR_1D[%d].F6BCEx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3331 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3331, "%d %x", "mb_DDR4LR_1D[%d].F6BCFx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3332 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3332, "%d %x", "mb_DDR4LR_1D[%d].F7BC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3333 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3333, "%d %x", "mb_DDR4LR_1D[%d].F7BC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3334 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3334, "%d %x", "mb_DDR4LR_1D[%d].F7BCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3335 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3335, "%d %x", "mb_DDR4LR_1D[%d].F7BCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3336 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3336, "%d %x", "mb_DDR4LR_1D[%d].F7BCCx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3337 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3337, "%d %x", "mb_DDR4LR_1D[%d].F7BCDx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3338 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3338, "%d %x", "mb_DDR4LR_1D[%d].F7BCEx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3339 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3339, "%d %x", "mb_DDR4LR_1D[%d].F7BCFx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3340 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3340, "%d %x", "mb_DDR4LR_1D[%d].BC00_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3341 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3341, "%d %x", "mb_DDR4LR_1D[%d].BC01_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3342 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3342, "%d %x", "mb_DDR4LR_1D[%d].BC02_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3343 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3343, "%d %x", "mb_DDR4LR_1D[%d].BC03_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3344 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3344, "%d %x", "mb_DDR4LR_1D[%d].BC04_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3345 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3345, "%d %x", "mb_DDR4LR_1D[%d].BC05_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3346 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3346, "%d %x", "mb_DDR4LR_1D[%d].BC06_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3347 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3347, "%d %x", "mb_DDR4LR_1D[%d].BC07_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3348 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3348, "%d %x", "mb_DDR4LR_1D[%d].BC08_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3349 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3349, "%d %x", "mb_DDR4LR_1D[%d].BC09_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3350 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3350, "%d %x", "mb_DDR4LR_1D[%d].BC0A_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3351 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3351, "%d %x", "mb_DDR4LR_1D[%d].BC0B_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3352 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3352, "%d %x", "mb_DDR4LR_1D[%d].BC0C_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3353 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3353, "%d %x", "mb_DDR4LR_1D[%d].BC0D_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3354 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3354, "%d %x", "mb_DDR4LR_1D[%d].BC0E_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3355 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3355, "%d %x", "mb_DDR4LR_1D[%d].F0BC6x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3356 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3356, "%d %x", "mb_DDR4LR_1D[%d].F0BCCx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3357 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3357, "%d %x", "mb_DDR4LR_1D[%d].F0BCDx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3358 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3358, "%d %x", "mb_DDR4LR_1D[%d].F0BCEx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3359 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3359, "%d %x", "mb_DDR4LR_1D[%d].F0BCFx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3360 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3360, "%d %x", "mb_DDR4LR_1D[%d].F1BCCx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3361 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3361, "%d %x", "mb_DDR4LR_1D[%d].F1BCDx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3362 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3362, "%d %x", "mb_DDR4LR_1D[%d].F1BCEx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3363 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3363, "%d %x", "mb_DDR4LR_1D[%d].F1BCFx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3364 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3364, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3365 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3365, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3366 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3366, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3367 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3367, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3368 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3368, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3369 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3369, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3370 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3370, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3371 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3371, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3372 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3372, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3373 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3373, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3374 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3374, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3375 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3375, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3376 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3376, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3377 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3377, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3378 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3378, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3379 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3379, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3380 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3380, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3381 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3381, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3382 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3382, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3383 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3383, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3384 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3384, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3385 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3385, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3386 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3386, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3387 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3387, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3388 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3388, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3389 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3389, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3390 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3390, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3391 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3391, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3392 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3392, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3393 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3393, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3394 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3394, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3395 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3395, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3396 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3396, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3397 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3397, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3398 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3398, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3399 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3399, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3400 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3400, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3401 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3401, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3402 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3402, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3403 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3403, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3404 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3404, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3405 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3405, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3406 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3406, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3407 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3407, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3408 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3408, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3409 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3409, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3410 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3410, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3411 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3411, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3412 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3412, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3413 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3413, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3414 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3414, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3415 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3415, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3416 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3416, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3417 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3417, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3418 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3418, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3419 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3419, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3420 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3420, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3421 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3421, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3422 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3422, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3423 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3423, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3424 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3424, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3425 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3425, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3426 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3426, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3427 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3427, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3428 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3428, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3429 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3429, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3430 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3430, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3431 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3431, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3432 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3432, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3433 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3433, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3434 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3434, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3435 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3435, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3436 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3436, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3437 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3437, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3438 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3438, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3439 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3439, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3440 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3440, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3441 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3441, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3442 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3442, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3443 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3443, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3444 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3444, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3445 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3445, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3446 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3446, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3447 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3447, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3448 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3448, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3449 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3449, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3450 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3450, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3451 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3451, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3452 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3452, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3453 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3453, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3454 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3454, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3455 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3455, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3456 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3456, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3457 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3457, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3458 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3458, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3459 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3459, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3460 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3460, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3461 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3461, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3462 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3462, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3463 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3463, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3464 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3464, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3465 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3465, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3466 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3466, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3467 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3467, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3468 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3468, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3469 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3469, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3470 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3470, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3471 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3471, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3472 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3472, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3473 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3473, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3474 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3474, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3475 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3475, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3476 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3476, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3477 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3477, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3478 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3478, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3479 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3479, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3480 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3480, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3481 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3481, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3482 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3482, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3483 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3483, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3484 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3484, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3485 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3485, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3486 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3486, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3487 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3487, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3488 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3488, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3489 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3489, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3490 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3490, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3491 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3491, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3492 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3492, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3493 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3493, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3494 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3494, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3495 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3495, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3496 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3496, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3497 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3497, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3498 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3498, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3499 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3499, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3500 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3500, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3501 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3501, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3502 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3502, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3503 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3503, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3504 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3504, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3505 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3505, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3506 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3506, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3507 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3507, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3508 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3508, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3509 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3509, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3510 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3510, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3511 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3511, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3512 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3512, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3513 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3513, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3514 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3514, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3515 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3515, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3516 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3516, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3517 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3517, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3518 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3518, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3519 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3519, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3520 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3520, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3521 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3521, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3522 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3522, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3523 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3523, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3524 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3524, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3525 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3525, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3526 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3526, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3527 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3527, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3528 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3528, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3529 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3529, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3530 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3530, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3531 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3531, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3532 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3532, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3533 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3533, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3534 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3534, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3535 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3535, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3536 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3536, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3537 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3537, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3538 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3538, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3539 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3539, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3540 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3540, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3541 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3541, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3542 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3542, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3543 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3543, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3544 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3544, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3545 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3545, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3546 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3546, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3547 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3547, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3548 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3548, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3549 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3549, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3550 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3550, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3551 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3551, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3552 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3552, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3553 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3553, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3554 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3554, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3555 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3555, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3556 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3556, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3557 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3557, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3558 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3558, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3559 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3559, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3560 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3560, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3561 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3561, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3562 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3562, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3563 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3563, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3564 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3564, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3565 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3565, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3566 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3566, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3567 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3567, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3568 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3568, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3569 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3569, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3570 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3570, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3571 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3571, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3572 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3572, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3573 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3573, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3574 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3574, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3575 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3575, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3576 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3576, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3577 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3577, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3578 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3578, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3579 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3579, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3580 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3580, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3581 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3581, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3582 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3582, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3583 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3583, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3584 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3584, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3585 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3585, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3586 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3586, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3587 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3587, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3588 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3588, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3589 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3589, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3590 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3590, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3591 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3591, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3592 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3592, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3593 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3593, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3594 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3594, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3595 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3595, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3596 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3596, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3597 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3597, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3598 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3598, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3599 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3599, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3600 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3600, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3601 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3601, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3602 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3602, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3603 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3603, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3604 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3604, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3605 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3605, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3606 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3606, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3607 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3607, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3608 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3608, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3609 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3609, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3610 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3610, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3611 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3611, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3612 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3612, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3613 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3613, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3614 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3614, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3615 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3615, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3616 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3616, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3617 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3617, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3618 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3618, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3619 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3619, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3620 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3620, "%d %x", "mb_DDR4LR_1D[%d].F0BC2x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3621 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3621, "%d %x", "mb_DDR4LR_1D[%d].F0BC3x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3622 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3622, "%d %x", "mb_DDR4LR_1D[%d].F0BC4x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3623 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3623, "%d %x", "mb_DDR4LR_1D[%d].F0BC5x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3624 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3624, "%d %x", "mb_DDR4LR_1D[%d].F0BC8x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3625 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3625, "%d %x", "mb_DDR4LR_1D[%d].F0BC9x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3626 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3626, "%d %x", "mb_DDR4LR_1D[%d].F0BCAx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3627 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3627, "%d %x", "mb_DDR4LR_1D[%d].F0BCBx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3628 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3628, "%d %x", "mb_DDR4LR_1D[%d].F1BC2x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3629 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3629, "%d %x", "mb_DDR4LR_1D[%d].F1BC3x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3630 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3630, "%d %x", "mb_DDR4LR_1D[%d].F1BC4x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3631 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3631, "%d %x", "mb_DDR4LR_1D[%d].F1BC5x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3632 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3632, "%d %x", "mb_DDR4LR_1D[%d].F1BC8x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3633 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3633, "%d %x", "mb_DDR4LR_1D[%d].F1BC9x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3634 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3634, "%d %x", "mb_DDR4LR_1D[%d].F1BCAx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3635 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3635, "%d %x", "mb_DDR4LR_1D[%d].F1BCBx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3636 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3636, "%d %x", "mb_DDR4LR_1D[%d].F2BC2x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3637 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3637, "%d %x", "mb_DDR4LR_1D[%d].F2BC3x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3638 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3638, "%d %x", "mb_DDR4LR_1D[%d].F2BC4x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3639 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3639, "%d %x", "mb_DDR4LR_1D[%d].F2BC5x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3640 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3640, "%d %x", "mb_DDR4LR_1D[%d].F2BC8x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3641 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3641, "%d %x", "mb_DDR4LR_1D[%d].F2BC9x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3642 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3642, "%d %x", "mb_DDR4LR_1D[%d].F2BCAx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3643 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3643, "%d %x", "mb_DDR4LR_1D[%d].F2BCBx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3644 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3644, "%d %x", "mb_DDR4LR_1D[%d].F3BC2x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3645 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3645, "%d %x", "mb_DDR4LR_1D[%d].F3BC3x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3646 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3646, "%d %x", "mb_DDR4LR_1D[%d].F3BC4x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3647 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3647, "%d %x", "mb_DDR4LR_1D[%d].F3BC5x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3648 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3648, "%d %x", "mb_DDR4LR_1D[%d].F3BC8x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3649 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3649, "%d %x", "mb_DDR4LR_1D[%d].F3BC9x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3650 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3650, "%d %x", "mb_DDR4LR_1D[%d].F3BCAx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3651 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3651, "%d %x", "mb_DDR4LR_1D[%d].F3BCBx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3652 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3652, "%d %x", "mb_DDR4LR_1D[%d].F5BC5x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3653 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3653, "%d %x", "mb_DDR4LR_1D[%d].F5BC6x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3654 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3654, "%d %x", "mb_DDR4LR_1D[%d].F4BC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3655 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3655, "%d %x", "mb_DDR4LR_1D[%d].F4BC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3656 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3656, "%d %x", "mb_DDR4LR_1D[%d].F4BCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3657 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3657, "%d %x", "mb_DDR4LR_1D[%d].F4BCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3658 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3658, "%d %x", "mb_DDR4LR_1D[%d].F4BCCx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3659 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3659, "%d %x", "mb_DDR4LR_1D[%d].F4BCDx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3660 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3660, "%d %x", "mb_DDR4LR_1D[%d].F4BCEx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3661 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3661, "%d %x", "mb_DDR4LR_1D[%d].F4BCFx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3662 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3662, "%d %x", "mb_DDR4LR_1D[%d].F5BC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3663 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3663, "%d %x", "mb_DDR4LR_1D[%d].F5BC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3664 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3664, "%d %x", "mb_DDR4LR_1D[%d].F5BCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3665 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3665, "%d %x", "mb_DDR4LR_1D[%d].F5BCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3666 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3666, "%d %x", "mb_DDR4LR_1D[%d].F5BCCx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3667 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3667, "%d %x", "mb_DDR4LR_1D[%d].F5BCDx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3668 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3668, "%d %x", "mb_DDR4LR_1D[%d].F5BCEx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3669 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3669, "%d %x", "mb_DDR4LR_1D[%d].F5BCFx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3670 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3670, "%d %x", "mb_DDR4LR_1D[%d].F6BC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3671 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3671, "%d %x", "mb_DDR4LR_1D[%d].F6BC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3672 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3672, "%d %x", "mb_DDR4LR_1D[%d].F6BCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3673 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3673, "%d %x", "mb_DDR4LR_1D[%d].F6BCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3674 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3674, "%d %x", "mb_DDR4LR_1D[%d].F6BCCx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3675 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3675, "%d %x", "mb_DDR4LR_1D[%d].F6BCDx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3676 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3676, "%d %x", "mb_DDR4LR_1D[%d].F6BCEx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3677 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3677, "%d %x", "mb_DDR4LR_1D[%d].F6BCFx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3678 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3678, "%d %x", "mb_DDR4LR_1D[%d].F7BC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3679 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3679, "%d %x", "mb_DDR4LR_1D[%d].F7BC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3680 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3680, "%d %x", "mb_DDR4LR_1D[%d].F7BCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3681 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3681, "%d %x", "mb_DDR4LR_1D[%d].F7BCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3682 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3682, "%d %x", "mb_DDR4LR_1D[%d].F7BCCx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3683 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3683, "%d %x", "mb_DDR4LR_1D[%d].F7BCDx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3684 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3684, "%d %x", "mb_DDR4LR_1D[%d].F7BCEx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3685 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3685, "%d %x", "mb_DDR4LR_1D[%d].F7BCFx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3686 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3686, "%d %x", "mb_DDR4LR_1D[%d].ALT_CAS_L = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3687 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3687, "%d %x", "mb_DDR4LR_1D[%d].ALT_WCAS_L = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3688 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3688, "%d %x", "mb_DDR4LR_1D[%d].D4Misc = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3689 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3689, "%d %x", "mb_DDR4LR_2D[%d].MsgMisc = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3690 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3690, "%d %x", "mb_DDR4LR_2D[%d].PmuRevision = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3691 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3691, "%d %x", "mb_DDR4LR_2D[%d].Pstate = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3692 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3692, "%d %x", "mb_DDR4LR_2D[%d].PllBypassEn = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3693 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3693, "%d %x", "mb_DDR4LR_2D[%d].DRAMFreq = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3694 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3694, "%d %x", "mb_DDR4LR_2D[%d].DfiFreqRatio = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3695 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3695, "%d %x", "mb_DDR4LR_2D[%d].BPZNResVal = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3696 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3696, "%d %x", "mb_DDR4LR_2D[%d].PhyOdtImpedance = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3697 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3697, "%d %x", "mb_DDR4LR_2D[%d].PhyDrvImpedance = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3698 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3698, "%d %x", "mb_DDR4LR_2D[%d].PhyVref = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3699 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3699, "%d %x", "mb_DDR4LR_2D[%d].DramType = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3700 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3700, "%d %x", "mb_DDR4LR_2D[%d].DisabledDbyte = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3701 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3701, "%d %x", "mb_DDR4LR_2D[%d].EnabledDQs = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3702 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3702, "%d %x", "mb_DDR4LR_2D[%d].CsPresent = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3703 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3703, "%d %x", "mb_DDR4LR_2D[%d].CsPresentD0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3704 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3704, "%d %x", "mb_DDR4LR_2D[%d].CsPresentD1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3705 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3705, "%d %x", "mb_DDR4LR_2D[%d].AddrMirror = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3706 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3706, "%d %x", "mb_DDR4LR_2D[%d].CsTestFail = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3707 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3707, "%d %x", "mb_DDR4LR_2D[%d].PhyCfg = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3708 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3708, "%d %x", "mb_DDR4LR_2D[%d].SequenceCtrl = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3709 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3709, "%d %x", "mb_DDR4LR_2D[%d].HdtCtrl = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3710 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3710, "%d %x", "mb_DDR4LR_2D[%d].RX2D_TrainOpt = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3711 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3711, "%d %x", "mb_DDR4LR_2D[%d].TX2D_TrainOpt = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3712 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3712, "%d %x", "mb_DDR4LR_2D[%d].Share2DVrefResult = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3713 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3713, "%d %x", "mb_DDR4LR_2D[%d].Delay_Weight2D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3714 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3714, "%d %x", "mb_DDR4LR_2D[%d].Voltage_Weight2D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3715 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3715, "%d %x", "mb_DDR4LR_2D[%d].Reserved1E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3716 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3716, "%d %x", "mb_DDR4LR_2D[%d].Reserved1F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3717 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3717, "%d %x", "mb_DDR4LR_2D[%d].Reserved20 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3718 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3718, "%d %x", "mb_DDR4LR_2D[%d].Reserved21 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3719 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3719, "%d %x", "mb_DDR4LR_2D[%d].PhyConfigOverride = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3720 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3720, "%d %x", "mb_DDR4LR_2D[%d].DFIMRLMargin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3721 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3721, "%d %x", "mb_DDR4LR_2D[%d].R0_RxClkDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3722 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3722, "%d %x", "mb_DDR4LR_2D[%d].R0_VrefDac_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3723 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3723, "%d %x", "mb_DDR4LR_2D[%d].R0_TxDqDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3724 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3724, "%d %x", "mb_DDR4LR_2D[%d].R0_DeviceVref_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3725 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3725, "%d %x", "mb_DDR4LR_2D[%d].Reserved29 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3726 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3726, "%d %x", "mb_DDR4LR_2D[%d].Reserved2A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3727 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3727, "%d %x", "mb_DDR4LR_2D[%d].Reserved2B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3728 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3728, "%d %x", "mb_DDR4LR_2D[%d].Reserved2C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3729 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3729, "%d %x", "mb_DDR4LR_2D[%d].Reserved2D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3730 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3730, "%d %x", "mb_DDR4LR_2D[%d].Reserved2E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3731 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3731, "%d %x", "mb_DDR4LR_2D[%d].Reserved2F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3732 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3732, "%d %x", "mb_DDR4LR_2D[%d].Reserved30 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3733 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3733, "%d %x", "mb_DDR4LR_2D[%d].Reserved31 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3734 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3734, "%d %x", "mb_DDR4LR_2D[%d].Reserved32 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3735 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3735, "%d %x", "mb_DDR4LR_2D[%d].R1_RxClkDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3736 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3736, "%d %x", "mb_DDR4LR_2D[%d].R1_VrefDac_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3737 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3737, "%d %x", "mb_DDR4LR_2D[%d].R1_TxDqDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3738 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3738, "%d %x", "mb_DDR4LR_2D[%d].R1_DeviceVref_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3739 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3739, "%d %x", "mb_DDR4LR_2D[%d].Reserved37 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3740 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3740, "%d %x", "mb_DDR4LR_2D[%d].Reserved38 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3741 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3741, "%d %x", "mb_DDR4LR_2D[%d].Reserved39 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3742 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3742, "%d %x", "mb_DDR4LR_2D[%d].Reserved3A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3743 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3743, "%d %x", "mb_DDR4LR_2D[%d].Reserved3B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3744 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3744, "%d %x", "mb_DDR4LR_2D[%d].Reserved3C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3745 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3745, "%d %x", "mb_DDR4LR_2D[%d].Reserved3D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3746 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3746, "%d %x", "mb_DDR4LR_2D[%d].Reserved3E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3747 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3747, "%d %x", "mb_DDR4LR_2D[%d].Reserved3F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3748 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3748, "%d %x", "mb_DDR4LR_2D[%d].Reserved40 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3749 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3749, "%d %x", "mb_DDR4LR_2D[%d].R2_RxClkDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3750 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3750, "%d %x", "mb_DDR4LR_2D[%d].R2_VrefDac_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3751 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3751, "%d %x", "mb_DDR4LR_2D[%d].R2_TxDqDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3752 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3752, "%d %x", "mb_DDR4LR_2D[%d].R2_DeviceVref_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3753 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3753, "%d %x", "mb_DDR4LR_2D[%d].Reserved45 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3754 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3754, "%d %x", "mb_DDR4LR_2D[%d].Reserved46 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3755 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3755, "%d %x", "mb_DDR4LR_2D[%d].Reserved47 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3756 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3756, "%d %x", "mb_DDR4LR_2D[%d].Reserved48 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3757 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3757, "%d %x", "mb_DDR4LR_2D[%d].Reserved49 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3758 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3758, "%d %x", "mb_DDR4LR_2D[%d].Reserved4A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3759 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3759, "%d %x", "mb_DDR4LR_2D[%d].Reserved4B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3760 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3760, "%d %x", "mb_DDR4LR_2D[%d].Reserved4C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3761 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3761, "%d %x", "mb_DDR4LR_2D[%d].Reserved4D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3762 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3762, "%d %x", "mb_DDR4LR_2D[%d].Reserved4E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3763 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3763, "%d %x", "mb_DDR4LR_2D[%d].R3_RxClkDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3764 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3764, "%d %x", "mb_DDR4LR_2D[%d].R3_VrefDac_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3765 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3765, "%d %x", "mb_DDR4LR_2D[%d].R3_TxDqDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3766 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3766, "%d %x", "mb_DDR4LR_2D[%d].R3_DeviceVref_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3767 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3767, "%d %x", "mb_DDR4LR_2D[%d].Reserved53 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3768 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3768, "%d %x", "mb_DDR4LR_2D[%d].Reserved54 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3769 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3769, "%d %x", "mb_DDR4LR_2D[%d].Reserved55 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3770 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3770, "%d %x", "mb_DDR4LR_2D[%d].Reserved56 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3771 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3771, "%d %x", "mb_DDR4LR_2D[%d].Reserved57 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3772 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3772, "%d %x", "mb_DDR4LR_2D[%d].Reserved58 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3773 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3773, "%d %x", "mb_DDR4LR_2D[%d].Reserved59 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3774 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3774, "%d %x", "mb_DDR4LR_2D[%d].Reserved5A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3775 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3775, "%d %x", "mb_DDR4LR_2D[%d].Reserved5B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3776 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3776, "%d %x", "mb_DDR4LR_2D[%d].Reserved5C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3777 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3777, "%d %x", "mb_DDR4LR_2D[%d].Reserved5D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3778 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3778, "%d %x", "mb_DDR4LR_2D[%d].MR0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3779 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3779, "%d %x", "mb_DDR4LR_2D[%d].MR1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3780 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3780, "%d %x", "mb_DDR4LR_2D[%d].MR2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3781 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3781, "%d %x", "mb_DDR4LR_2D[%d].MR3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3782 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3782, "%d %x", "mb_DDR4LR_2D[%d].MR4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3783 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3783, "%d %x", "mb_DDR4LR_2D[%d].MR5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3784 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3784, "%d %x", "mb_DDR4LR_2D[%d].MR6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3785 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3785, "%d %x", "mb_DDR4LR_2D[%d].X16Present = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3786 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3786, "%d %x", "mb_DDR4LR_2D[%d].CsSetupGDDec = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3787 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3787, "%d %x", "mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3788 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3788, "%d %x", "mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3789 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3789, "%d %x", "mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3790 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3790, "%d %x", "mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3791 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3791, "%d %x", "mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3792 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3792, "%d %x", "mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3793 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3793, "%d %x", "mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3794 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3794, "%d %x", "mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3795 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3795, "%d %x", "mb_DDR4LR_2D[%d].AcsmOdtCtrl0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3796 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3796, "%d %x", "mb_DDR4LR_2D[%d].AcsmOdtCtrl1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3797 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3797, "%d %x", "mb_DDR4LR_2D[%d].AcsmOdtCtrl2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3798 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3798, "%d %x", "mb_DDR4LR_2D[%d].AcsmOdtCtrl3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3799 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3799, "%d %x", "mb_DDR4LR_2D[%d].AcsmOdtCtrl4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3800 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3800, "%d %x", "mb_DDR4LR_2D[%d].AcsmOdtCtrl5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3801 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3801, "%d %x", "mb_DDR4LR_2D[%d].AcsmOdtCtrl6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3802 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3802, "%d %x", "mb_DDR4LR_2D[%d].AcsmOdtCtrl7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3803 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3803, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3804 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3804, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3805 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3805, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3806 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3806, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3807 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3807, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3808 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3808, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3809 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3809, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3810 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3810, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3811 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3811, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3812 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3812, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3813 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3813, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3814 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3814, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3815 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3815, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3816 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3816, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3817 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3817, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3818 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3818, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3819 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3819, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3820 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3820, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3821 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3821, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3822 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3822, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR0Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3823 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3823, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3824 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3824, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3825 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3825, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3826 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3826, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3827 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3827, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3828 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3828, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3829 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3829, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3830 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3830, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3831 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3831, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3832 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3832, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3833 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3833, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3834 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3834, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3835 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3835, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3836 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3836, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3837 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3837, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3838 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3838, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3839 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3839, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3840 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3840, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3841 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3841, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3842 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3842, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR1Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3843 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3843, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3844 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3844, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3845 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3845, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3846 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3846, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3847 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3847, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3848 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3848, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3849 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3849, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3850 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3850, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3851 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3851, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3852 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3852, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3853 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3853, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3854 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3854, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3855 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3855, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3856 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3856, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3857 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3857, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3858 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3858, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3859 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3859, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3860 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3860, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3861 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3861, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3862 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3862, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR2Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3863 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3863, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3864 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3864, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3865 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3865, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3866 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3866, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3867 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3867, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3868 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3868, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3869 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3869, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3870 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3870, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3871 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3871, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3872 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3872, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3873 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3873, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3874 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3874, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3875 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3875, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3876 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3876, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3877 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3877, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3878 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3878, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3879 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3879, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3880 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3880, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3881 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3881, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3882 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3882, "%d %x", "mb_DDR4LR_2D[%d].VrefDqR3Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3883 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3883, "%d %x", "mb_DDR4LR_2D[%d].F0RC00_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3884 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3884, "%d %x", "mb_DDR4LR_2D[%d].F0RC01_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3885 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3885, "%d %x", "mb_DDR4LR_2D[%d].F0RC02_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3886 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3886, "%d %x", "mb_DDR4LR_2D[%d].F0RC03_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3887 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3887, "%d %x", "mb_DDR4LR_2D[%d].F0RC04_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3888 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3888, "%d %x", "mb_DDR4LR_2D[%d].F0RC05_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3889 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3889, "%d %x", "mb_DDR4LR_2D[%d].F0RC06_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3890 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3890, "%d %x", "mb_DDR4LR_2D[%d].F0RC07_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3891 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3891, "%d %x", "mb_DDR4LR_2D[%d].F0RC08_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3892 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3892, "%d %x", "mb_DDR4LR_2D[%d].F0RC09_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3893 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3893, "%d %x", "mb_DDR4LR_2D[%d].F0RC0A_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3894 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3894, "%d %x", "mb_DDR4LR_2D[%d].F0RC0B_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3895 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3895, "%d %x", "mb_DDR4LR_2D[%d].F0RC0C_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3896 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3896, "%d %x", "mb_DDR4LR_2D[%d].F0RC0D_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3897 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3897, "%d %x", "mb_DDR4LR_2D[%d].F0RC0E_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3898 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3898, "%d %x", "mb_DDR4LR_2D[%d].F0RC0F_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3899 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3899, "%d %x", "mb_DDR4LR_2D[%d].F0RC1x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3900 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3900, "%d %x", "mb_DDR4LR_2D[%d].F0RC2x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3901 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3901, "%d %x", "mb_DDR4LR_2D[%d].F0RC3x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3902 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3902, "%d %x", "mb_DDR4LR_2D[%d].F0RC4x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3903 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3903, "%d %x", "mb_DDR4LR_2D[%d].F0RC5x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3904 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3904, "%d %x", "mb_DDR4LR_2D[%d].F0RC6x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3905 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3905, "%d %x", "mb_DDR4LR_2D[%d].F0RC7x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3906 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3906, "%d %x", "mb_DDR4LR_2D[%d].F0RC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3907 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3907, "%d %x", "mb_DDR4LR_2D[%d].F0RC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3908 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3908, "%d %x", "mb_DDR4LR_2D[%d].F0RCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3909 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3909, "%d %x", "mb_DDR4LR_2D[%d].F0RCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3910 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3910, "%d %x", "mb_DDR4LR_2D[%d].F1RC00_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3911 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3911, "%d %x", "mb_DDR4LR_2D[%d].F1RC01_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3912 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3912, "%d %x", "mb_DDR4LR_2D[%d].F1RC02_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3913 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3913, "%d %x", "mb_DDR4LR_2D[%d].F1RC03_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3914 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3914, "%d %x", "mb_DDR4LR_2D[%d].F1RC04_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3915 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3915, "%d %x", "mb_DDR4LR_2D[%d].F1RC05_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3916 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3916, "%d %x", "mb_DDR4LR_2D[%d].F1RC06_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3917 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3917, "%d %x", "mb_DDR4LR_2D[%d].F1RC07_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3918 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3918, "%d %x", "mb_DDR4LR_2D[%d].F1RC08_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3919 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3919, "%d %x", "mb_DDR4LR_2D[%d].F1RC09_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3920 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3920, "%d %x", "mb_DDR4LR_2D[%d].F1RC0A_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3921 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3921, "%d %x", "mb_DDR4LR_2D[%d].F1RC0B_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3922 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3922, "%d %x", "mb_DDR4LR_2D[%d].F1RC0C_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3923 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3923, "%d %x", "mb_DDR4LR_2D[%d].F1RC0D_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3924 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3924, "%d %x", "mb_DDR4LR_2D[%d].F1RC0E_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3925 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3925, "%d %x", "mb_DDR4LR_2D[%d].F1RC0F_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3926 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3926, "%d %x", "mb_DDR4LR_2D[%d].F1RC1x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3927 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3927, "%d %x", "mb_DDR4LR_2D[%d].F1RC2x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3928 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3928, "%d %x", "mb_DDR4LR_2D[%d].F1RC3x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3929 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3929, "%d %x", "mb_DDR4LR_2D[%d].F1RC4x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3930 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3930, "%d %x", "mb_DDR4LR_2D[%d].F1RC5x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3931 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3931, "%d %x", "mb_DDR4LR_2D[%d].F1RC6x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3932 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3932, "%d %x", "mb_DDR4LR_2D[%d].F1RC7x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3933 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3933, "%d %x", "mb_DDR4LR_2D[%d].F1RC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3934 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3934, "%d %x", "mb_DDR4LR_2D[%d].F1RC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3935 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3935, "%d %x", "mb_DDR4LR_2D[%d].F1RCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3936 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3936, "%d %x", "mb_DDR4LR_2D[%d].F1RCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3937 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3937, "%d %x", "mb_DDR4LR_2D[%d].F0RC00_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3938 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3938, "%d %x", "mb_DDR4LR_2D[%d].F0RC01_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3939 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3939, "%d %x", "mb_DDR4LR_2D[%d].F0RC02_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3940 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3940, "%d %x", "mb_DDR4LR_2D[%d].F0RC03_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3941 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3941, "%d %x", "mb_DDR4LR_2D[%d].F0RC04_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3942 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3942, "%d %x", "mb_DDR4LR_2D[%d].F0RC05_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3943 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3943, "%d %x", "mb_DDR4LR_2D[%d].F0RC06_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3944 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3944, "%d %x", "mb_DDR4LR_2D[%d].F0RC07_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3945 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3945, "%d %x", "mb_DDR4LR_2D[%d].F0RC08_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3946 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3946, "%d %x", "mb_DDR4LR_2D[%d].F0RC09_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3947 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3947, "%d %x", "mb_DDR4LR_2D[%d].F0RC0A_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3948 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3948, "%d %x", "mb_DDR4LR_2D[%d].F0RC0B_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3949 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3949, "%d %x", "mb_DDR4LR_2D[%d].F0RC0C_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3950 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3950, "%d %x", "mb_DDR4LR_2D[%d].F0RC0D_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3951 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3951, "%d %x", "mb_DDR4LR_2D[%d].F0RC0E_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3952 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3952, "%d %x", "mb_DDR4LR_2D[%d].F0RC0F_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3953 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3953, "%d %x", "mb_DDR4LR_2D[%d].F0RC1x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3954 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3954, "%d %x", "mb_DDR4LR_2D[%d].F0RC2x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3955 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3955, "%d %x", "mb_DDR4LR_2D[%d].F0RC3x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3956 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3956, "%d %x", "mb_DDR4LR_2D[%d].F0RC4x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3957 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3957, "%d %x", "mb_DDR4LR_2D[%d].F0RC5x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3958 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3958, "%d %x", "mb_DDR4LR_2D[%d].F0RC6x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3959 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3959, "%d %x", "mb_DDR4LR_2D[%d].F0RC7x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3960 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3960, "%d %x", "mb_DDR4LR_2D[%d].F0RC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3961 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3961, "%d %x", "mb_DDR4LR_2D[%d].F0RC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3962 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3962, "%d %x", "mb_DDR4LR_2D[%d].F0RCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3963 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3963, "%d %x", "mb_DDR4LR_2D[%d].F0RCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3964 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3964, "%d %x", "mb_DDR4LR_2D[%d].F1RC00_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3965 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3965, "%d %x", "mb_DDR4LR_2D[%d].F1RC01_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3966 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3966, "%d %x", "mb_DDR4LR_2D[%d].F1RC02_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3967 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3967, "%d %x", "mb_DDR4LR_2D[%d].F1RC03_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3968 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3968, "%d %x", "mb_DDR4LR_2D[%d].F1RC04_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3969 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3969, "%d %x", "mb_DDR4LR_2D[%d].F1RC05_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3970 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3970, "%d %x", "mb_DDR4LR_2D[%d].F1RC06_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3971 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3971, "%d %x", "mb_DDR4LR_2D[%d].F1RC07_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3972 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3972, "%d %x", "mb_DDR4LR_2D[%d].F1RC08_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3973 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3973, "%d %x", "mb_DDR4LR_2D[%d].F1RC09_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3974 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3974, "%d %x", "mb_DDR4LR_2D[%d].F1RC0A_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3975 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3975, "%d %x", "mb_DDR4LR_2D[%d].F1RC0B_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3976 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3976, "%d %x", "mb_DDR4LR_2D[%d].F1RC0C_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3977 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3977, "%d %x", "mb_DDR4LR_2D[%d].F1RC0D_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3978 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3978, "%d %x", "mb_DDR4LR_2D[%d].F1RC0E_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3979 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3979, "%d %x", "mb_DDR4LR_2D[%d].F1RC0F_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3980 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3980, "%d %x", "mb_DDR4LR_2D[%d].F1RC1x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3981 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3981, "%d %x", "mb_DDR4LR_2D[%d].F1RC2x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3982 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3982, "%d %x", "mb_DDR4LR_2D[%d].F1RC3x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3983 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3983, "%d %x", "mb_DDR4LR_2D[%d].F1RC4x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3984 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3984, "%d %x", "mb_DDR4LR_2D[%d].F1RC5x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3985 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3985, "%d %x", "mb_DDR4LR_2D[%d].F1RC6x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3986 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3986, "%d %x", "mb_DDR4LR_2D[%d].F1RC7x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3987 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3987, "%d %x", "mb_DDR4LR_2D[%d].F1RC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3988 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3988, "%d %x", "mb_DDR4LR_2D[%d].F1RC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3989 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3989, "%d %x", "mb_DDR4LR_2D[%d].F1RCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3990 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3990, "%d %x", "mb_DDR4LR_2D[%d].F1RCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3991 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3991, "%d %x", "mb_DDR4LR_2D[%d].BC00_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3992 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3992, "%d %x", "mb_DDR4LR_2D[%d].BC01_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3993 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3993, "%d %x", "mb_DDR4LR_2D[%d].BC02_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3994 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3994, "%d %x", "mb_DDR4LR_2D[%d].BC03_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3995 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3995, "%d %x", "mb_DDR4LR_2D[%d].BC04_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3996 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3996, "%d %x", "mb_DDR4LR_2D[%d].BC05_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3997 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3997, "%d %x", "mb_DDR4LR_2D[%d].BC06_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3998 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3998, "%d %x", "mb_DDR4LR_2D[%d].BC07_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_3999 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_3999, "%d %x", "mb_DDR4LR_2D[%d].BC08_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4000 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4000, "%d %x", "mb_DDR4LR_2D[%d].BC09_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4001 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4001, "%d %x", "mb_DDR4LR_2D[%d].BC0A_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4002 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4002, "%d %x", "mb_DDR4LR_2D[%d].BC0B_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4003 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4003, "%d %x", "mb_DDR4LR_2D[%d].BC0C_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4004 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4004, "%d %x", "mb_DDR4LR_2D[%d].BC0D_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4005 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4005, "%d %x", "mb_DDR4LR_2D[%d].BC0E_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4006 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4006, "%d %x", "mb_DDR4LR_2D[%d].F0BC6x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4007 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4007, "%d %x", "mb_DDR4LR_2D[%d].F0BCCx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4008 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4008, "%d %x", "mb_DDR4LR_2D[%d].F0BCDx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4009 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4009, "%d %x", "mb_DDR4LR_2D[%d].F0BCEx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4010 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4010, "%d %x", "mb_DDR4LR_2D[%d].F0BCFx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4011 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4011, "%d %x", "mb_DDR4LR_2D[%d].F1BCCx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4012 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4012, "%d %x", "mb_DDR4LR_2D[%d].F1BCDx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4013 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4013, "%d %x", "mb_DDR4LR_2D[%d].F1BCEx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4014 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4014, "%d %x", "mb_DDR4LR_2D[%d].F1BCFx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4015 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4015, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4016 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4016, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4017 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4017, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4018 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4018, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4019 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4019, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4020 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4020, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4021 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4021, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4022 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4022, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4023 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4023, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4024 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4024, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4025 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4025, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4026 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4026, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4027 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4027, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4028 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4028, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4029 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4029, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4030 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4030, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4031 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4031, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4032 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4032, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4033 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4033, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4034 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4034, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4035 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4035, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4036 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4036, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4037 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4037, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4038 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4038, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4039 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4039, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4040 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4040, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4041 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4041, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4042 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4042, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4043 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4043, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4044 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4044, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4045 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4045, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4046 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4046, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B0_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4047 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4047, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4048 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4048, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4049 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4049, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4050 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4050, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4051 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4051, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4052 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4052, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4053 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4053, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4054 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4054, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4055 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4055, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4056 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4056, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4057 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4057, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4058 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4058, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4059 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4059, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4060 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4060, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4061 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4061, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4062 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4062, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4063 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4063, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4064 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4064, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4065 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4065, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4066 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4066, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4067 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4067, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4068 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4068, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4069 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4069, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4070 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4070, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4071 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4071, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4072 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4072, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4073 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4073, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4074 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4074, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4075 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4075, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4076 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4076, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4077 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4077, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4078 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4078, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B1_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4079 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4079, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4080 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4080, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4081 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4081, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4082 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4082, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4083 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4083, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4084 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4084, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4085 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4085, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4086 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4086, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4087 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4087, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4088 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4088, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4089 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4089, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4090 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4090, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4091 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4091, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4092 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4092, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4093 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4093, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4094 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4094, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4095 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4095, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4096 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4096, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4097 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4097, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4098 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4098, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4099 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4099, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4100 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4100, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4101 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4101, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4102 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4102, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4103 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4103, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4104 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4104, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4105 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4105, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4106 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4106, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4107 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4107, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4108 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4108, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4109 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4109, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4110 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4110, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B2_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4111 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4111, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4112 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4112, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4113 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4113, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4114 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4114, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4115 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4115, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4116 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4116, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4117 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4117, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4118 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4118, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4119 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4119, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4120 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4120, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4121 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4121, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4122 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4122, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4123 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4123, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4124 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4124, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4125 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4125, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4126 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4126, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4127 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4127, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4128 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4128, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4129 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4129, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4130 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4130, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4131 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4131, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4132 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4132, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4133 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4133, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4134 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4134, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4135 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4135, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4136 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4136, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4137 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4137, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4138 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4138, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4139 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4139, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4140 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4140, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4141 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4141, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4142 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4142, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B3_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4143 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4143, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4144 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4144, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4145 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4145, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4146 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4146, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4147 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4147, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4148 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4148, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4149 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4149, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4150 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4150, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4151 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4151, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4152 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4152, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4153 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4153, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4154 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4154, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4155 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4155, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4156 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4156, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4157 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4157, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4158 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4158, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4159 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4159, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4160 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4160, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4161 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4161, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4162 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4162, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4163 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4163, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4164 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4164, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4165 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4165, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4166 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4166, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4167 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4167, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4168 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4168, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4169 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4169, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4170 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4170, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4171 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4171, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4172 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4172, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4173 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4173, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4174 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4174, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B4_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4175 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4175, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4176 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4176, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4177 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4177, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4178 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4178, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4179 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4179, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4180 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4180, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4181 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4181, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4182 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4182, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4183 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4183, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4184 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4184, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4185 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4185, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4186 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4186, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4187 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4187, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4188 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4188, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4189 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4189, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4190 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4190, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4191 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4191, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4192 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4192, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4193 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4193, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4194 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4194, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4195 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4195, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4196 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4196, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4197 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4197, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4198 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4198, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4199 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4199, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4200 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4200, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4201 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4201, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4202 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4202, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4203 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4203, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4204 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4204, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4205 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4205, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4206 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4206, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B5_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4207 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4207, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4208 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4208, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4209 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4209, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4210 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4210, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4211 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4211, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4212 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4212, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4213 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4213, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4214 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4214, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4215 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4215, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4216 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4216, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4217 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4217, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4218 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4218, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4219 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4219, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4220 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4220, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4221 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4221, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4222 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4222, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4223 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4223, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4224 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4224, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4225 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4225, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4226 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4226, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4227 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4227, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4228 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4228, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4229 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4229, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4230 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4230, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4231 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4231, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4232 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4232, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4233 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4233, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4234 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4234, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4235 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4235, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4236 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4236, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4237 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4237, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4238 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4238, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B6_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4239 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4239, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4240 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4240, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4241 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4241, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4242 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4242, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4243 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4243, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4244 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4244, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4245 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4245, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4246 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4246, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4247 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4247, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4248 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4248, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4249 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4249, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4250 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4250, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4251 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4251, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4252 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4252, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4253 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4253, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4254 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4254, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4255 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4255, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4256 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4256, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4257 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4257, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4258 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4258, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4259 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4259, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4260 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4260, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4261 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4261, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4262 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4262, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4263 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4263, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4264 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4264, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4265 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4265, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4266 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4266, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4267 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4267, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4268 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4268, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4269 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4269, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4270 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4270, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B7_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4271 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4271, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4272 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4272, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4273 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4273, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4274 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4274, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4275 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4275, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4276 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4276, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4277 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4277, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4278 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4278, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4279 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4279, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4280 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4280, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4281 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4281, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4282 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4282, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4283 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4283, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4284 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4284, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4285 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4285, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4286 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4286, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4287 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4287, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4288 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4288, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4289 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4289, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4290 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4290, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4291 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4291, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4292 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4292, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4293 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4293, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4294 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4294, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4295 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4295, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4296 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4296, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4297 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4297, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4298 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4298, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4299 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4299, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4300 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4300, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4301 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4301, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4302 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4302, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B8_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4303 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4303, "%d %x", "mb_DDR4LR_2D[%d].F5BC5x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4304 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4304, "%d %x", "mb_DDR4LR_2D[%d].F5BC6x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4305 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4305, "%d %x", "mb_DDR4LR_2D[%d].F4BC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4306 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4306, "%d %x", "mb_DDR4LR_2D[%d].F4BC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4307 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4307, "%d %x", "mb_DDR4LR_2D[%d].F4BCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4308 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4308, "%d %x", "mb_DDR4LR_2D[%d].F4BCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4309 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4309, "%d %x", "mb_DDR4LR_2D[%d].F4BCCx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4310 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4310, "%d %x", "mb_DDR4LR_2D[%d].F4BCDx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4311 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4311, "%d %x", "mb_DDR4LR_2D[%d].F4BCEx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4312 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4312, "%d %x", "mb_DDR4LR_2D[%d].F4BCFx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4313 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4313, "%d %x", "mb_DDR4LR_2D[%d].F5BC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4314 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4314, "%d %x", "mb_DDR4LR_2D[%d].F5BC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4315 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4315, "%d %x", "mb_DDR4LR_2D[%d].F5BCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4316 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4316, "%d %x", "mb_DDR4LR_2D[%d].F5BCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4317 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4317, "%d %x", "mb_DDR4LR_2D[%d].F5BCCx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4318 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4318, "%d %x", "mb_DDR4LR_2D[%d].F5BCDx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4319 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4319, "%d %x", "mb_DDR4LR_2D[%d].F5BCEx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4320 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4320, "%d %x", "mb_DDR4LR_2D[%d].F5BCFx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4321 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4321, "%d %x", "mb_DDR4LR_2D[%d].F6BC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4322 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4322, "%d %x", "mb_DDR4LR_2D[%d].F6BC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4323 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4323, "%d %x", "mb_DDR4LR_2D[%d].F6BCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4324 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4324, "%d %x", "mb_DDR4LR_2D[%d].F6BCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4325 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4325, "%d %x", "mb_DDR4LR_2D[%d].F6BCCx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4326 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4326, "%d %x", "mb_DDR4LR_2D[%d].F6BCDx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4327 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4327, "%d %x", "mb_DDR4LR_2D[%d].F6BCEx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4328 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4328, "%d %x", "mb_DDR4LR_2D[%d].F6BCFx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4329 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4329, "%d %x", "mb_DDR4LR_2D[%d].F7BC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4330 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4330, "%d %x", "mb_DDR4LR_2D[%d].F7BC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4331 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4331, "%d %x", "mb_DDR4LR_2D[%d].F7BCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4332 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4332, "%d %x", "mb_DDR4LR_2D[%d].F7BCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4333 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4333, "%d %x", "mb_DDR4LR_2D[%d].F7BCCx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4334 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4334, "%d %x", "mb_DDR4LR_2D[%d].F7BCDx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4335 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4335, "%d %x", "mb_DDR4LR_2D[%d].F7BCEx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4336 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4336, "%d %x", "mb_DDR4LR_2D[%d].F7BCFx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4337 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4337, "%d %x", "mb_DDR4LR_2D[%d].BC00_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4338 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4338, "%d %x", "mb_DDR4LR_2D[%d].BC01_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4339 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4339, "%d %x", "mb_DDR4LR_2D[%d].BC02_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4340 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4340, "%d %x", "mb_DDR4LR_2D[%d].BC03_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4341 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4341, "%d %x", "mb_DDR4LR_2D[%d].BC04_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4342 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4342, "%d %x", "mb_DDR4LR_2D[%d].BC05_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4343 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4343, "%d %x", "mb_DDR4LR_2D[%d].BC06_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4344 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4344, "%d %x", "mb_DDR4LR_2D[%d].BC07_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4345 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4345, "%d %x", "mb_DDR4LR_2D[%d].BC08_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4346 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4346, "%d %x", "mb_DDR4LR_2D[%d].BC09_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4347 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4347, "%d %x", "mb_DDR4LR_2D[%d].BC0A_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4348 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4348, "%d %x", "mb_DDR4LR_2D[%d].BC0B_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4349 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4349, "%d %x", "mb_DDR4LR_2D[%d].BC0C_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4350 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4350, "%d %x", "mb_DDR4LR_2D[%d].BC0D_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4351 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4351, "%d %x", "mb_DDR4LR_2D[%d].BC0E_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4352 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4352, "%d %x", "mb_DDR4LR_2D[%d].F0BC6x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4353 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4353, "%d %x", "mb_DDR4LR_2D[%d].F0BCCx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4354 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4354, "%d %x", "mb_DDR4LR_2D[%d].F0BCDx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4355 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4355, "%d %x", "mb_DDR4LR_2D[%d].F0BCEx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4356 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4356, "%d %x", "mb_DDR4LR_2D[%d].F0BCFx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4357 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4357, "%d %x", "mb_DDR4LR_2D[%d].F1BCCx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4358 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4358, "%d %x", "mb_DDR4LR_2D[%d].F1BCDx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4359 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4359, "%d %x", "mb_DDR4LR_2D[%d].F1BCEx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4360 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4360, "%d %x", "mb_DDR4LR_2D[%d].F1BCFx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4361 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4361, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4362 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4362, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4363 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4363, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4364 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4364, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4365 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4365, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4366 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4366, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4367 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4367, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4368 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4368, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4369 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4369, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4370 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4370, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4371 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4371, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4372 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4372, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4373 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4373, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4374 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4374, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4375 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4375, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4376 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4376, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4377 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4377, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4378 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4378, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4379 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4379, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4380 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4380, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4381 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4381, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4382 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4382, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4383 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4383, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4384 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4384, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4385 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4385, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4386 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4386, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4387 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4387, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4388 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4388, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4389 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4389, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4390 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4390, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4391 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4391, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4392 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4392, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B0_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4393 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4393, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4394 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4394, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4395 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4395, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4396 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4396, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4397 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4397, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4398 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4398, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4399 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4399, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4400 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4400, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4401 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4401, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4402 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4402, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4403 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4403, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4404 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4404, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4405 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4405, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4406 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4406, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4407 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4407, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4408 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4408, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4409 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4409, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4410 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4410, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4411 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4411, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4412 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4412, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4413 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4413, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4414 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4414, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4415 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4415, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4416 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4416, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4417 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4417, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4418 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4418, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4419 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4419, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4420 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4420, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4421 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4421, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4422 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4422, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4423 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4423, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4424 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4424, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B1_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4425 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4425, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4426 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4426, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4427 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4427, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4428 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4428, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4429 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4429, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4430 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4430, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4431 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4431, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4432 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4432, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4433 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4433, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4434 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4434, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4435 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4435, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4436 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4436, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4437 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4437, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4438 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4438, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4439 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4439, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4440 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4440, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4441 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4441, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4442 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4442, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4443 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4443, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4444 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4444, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4445 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4445, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4446 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4446, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4447 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4447, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4448 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4448, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4449 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4449, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4450 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4450, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4451 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4451, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4452 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4452, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4453 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4453, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4454 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4454, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4455 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4455, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4456 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4456, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B2_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4457 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4457, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4458 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4458, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4459 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4459, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4460 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4460, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4461 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4461, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4462 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4462, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4463 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4463, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4464 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4464, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4465 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4465, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4466 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4466, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4467 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4467, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4468 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4468, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4469 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4469, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4470 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4470, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4471 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4471, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4472 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4472, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4473 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4473, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4474 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4474, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4475 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4475, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4476 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4476, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4477 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4477, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4478 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4478, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4479 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4479, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4480 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4480, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4481 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4481, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4482 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4482, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4483 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4483, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4484 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4484, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4485 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4485, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4486 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4486, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4487 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4487, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4488 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4488, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B3_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4489 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4489, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4490 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4490, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4491 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4491, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4492 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4492, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4493 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4493, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4494 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4494, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4495 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4495, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4496 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4496, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4497 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4497, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4498 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4498, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4499 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4499, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4500 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4500, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4501 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4501, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4502 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4502, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4503 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4503, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4504 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4504, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4505 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4505, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4506 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4506, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4507 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4507, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4508 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4508, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4509 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4509, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4510 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4510, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4511 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4511, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4512 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4512, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4513 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4513, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4514 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4514, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4515 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4515, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4516 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4516, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4517 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4517, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4518 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4518, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4519 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4519, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4520 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4520, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B4_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4521 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4521, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4522 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4522, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4523 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4523, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4524 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4524, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4525 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4525, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4526 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4526, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4527 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4527, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4528 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4528, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4529 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4529, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4530 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4530, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4531 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4531, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4532 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4532, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4533 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4533, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4534 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4534, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4535 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4535, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4536 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4536, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4537 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4537, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4538 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4538, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4539 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4539, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4540 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4540, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4541 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4541, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4542 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4542, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4543 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4543, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4544 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4544, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4545 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4545, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4546 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4546, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4547 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4547, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4548 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4548, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4549 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4549, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4550 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4550, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4551 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4551, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4552 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4552, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B5_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4553 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4553, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4554 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4554, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4555 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4555, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4556 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4556, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4557 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4557, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4558 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4558, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4559 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4559, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4560 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4560, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4561 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4561, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4562 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4562, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4563 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4563, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4564 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4564, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4565 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4565, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4566 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4566, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4567 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4567, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4568 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4568, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4569 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4569, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4570 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4570, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4571 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4571, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4572 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4572, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4573 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4573, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4574 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4574, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4575 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4575, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4576 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4576, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4577 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4577, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4578 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4578, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4579 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4579, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4580 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4580, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4581 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4581, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4582 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4582, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4583 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4583, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4584 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4584, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B6_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4585 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4585, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4586 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4586, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4587 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4587, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4588 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4588, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4589 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4589, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4590 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4590, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4591 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4591, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4592 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4592, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4593 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4593, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4594 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4594, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4595 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4595, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4596 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4596, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4597 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4597, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4598 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4598, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4599 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4599, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4600 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4600, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4601 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4601, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4602 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4602, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4603 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4603, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4604 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4604, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4605 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4605, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4606 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4606, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4607 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4607, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4608 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4608, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4609 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4609, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4610 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4610, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4611 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4611, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4612 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4612, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4613 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4613, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4614 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4614, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4615 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4615, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4616 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4616, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B7_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4617 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4617, "%d %x", "mb_DDR4LR_2D[%d].F0BC2x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4618 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4618, "%d %x", "mb_DDR4LR_2D[%d].F0BC3x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4619 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4619, "%d %x", "mb_DDR4LR_2D[%d].F0BC4x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4620 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4620, "%d %x", "mb_DDR4LR_2D[%d].F0BC5x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4621 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4621, "%d %x", "mb_DDR4LR_2D[%d].F0BC8x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4622 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4622, "%d %x", "mb_DDR4LR_2D[%d].F0BC9x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4623 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4623, "%d %x", "mb_DDR4LR_2D[%d].F0BCAx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4624 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4624, "%d %x", "mb_DDR4LR_2D[%d].F0BCBx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4625 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4625, "%d %x", "mb_DDR4LR_2D[%d].F1BC2x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4626 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4626, "%d %x", "mb_DDR4LR_2D[%d].F1BC3x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4627 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4627, "%d %x", "mb_DDR4LR_2D[%d].F1BC4x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4628 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4628, "%d %x", "mb_DDR4LR_2D[%d].F1BC5x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4629 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4629, "%d %x", "mb_DDR4LR_2D[%d].F1BC8x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4630 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4630, "%d %x", "mb_DDR4LR_2D[%d].F1BC9x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4631 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4631, "%d %x", "mb_DDR4LR_2D[%d].F1BCAx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4632 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4632, "%d %x", "mb_DDR4LR_2D[%d].F1BCBx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4633 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4633, "%d %x", "mb_DDR4LR_2D[%d].F2BC2x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4634 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4634, "%d %x", "mb_DDR4LR_2D[%d].F2BC3x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4635 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4635, "%d %x", "mb_DDR4LR_2D[%d].F2BC4x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4636 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4636, "%d %x", "mb_DDR4LR_2D[%d].F2BC5x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4637 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4637, "%d %x", "mb_DDR4LR_2D[%d].F2BC8x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4638 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4638, "%d %x", "mb_DDR4LR_2D[%d].F2BC9x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4639 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4639, "%d %x", "mb_DDR4LR_2D[%d].F2BCAx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4640 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4640, "%d %x", "mb_DDR4LR_2D[%d].F2BCBx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4641 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4641, "%d %x", "mb_DDR4LR_2D[%d].F3BC2x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4642 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4642, "%d %x", "mb_DDR4LR_2D[%d].F3BC3x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4643 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4643, "%d %x", "mb_DDR4LR_2D[%d].F3BC4x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4644 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4644, "%d %x", "mb_DDR4LR_2D[%d].F3BC5x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4645 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4645, "%d %x", "mb_DDR4LR_2D[%d].F3BC8x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4646 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4646, "%d %x", "mb_DDR4LR_2D[%d].F3BC9x_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4647 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4647, "%d %x", "mb_DDR4LR_2D[%d].F3BCAx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4648 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4648, "%d %x", "mb_DDR4LR_2D[%d].F3BCBx_B8_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4649 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4649, "%d %x", "mb_DDR4LR_2D[%d].F5BC5x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4650 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4650, "%d %x", "mb_DDR4LR_2D[%d].F5BC6x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4651 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4651, "%d %x", "mb_DDR4LR_2D[%d].F4BC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4652 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4652, "%d %x", "mb_DDR4LR_2D[%d].F4BC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4653 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4653, "%d %x", "mb_DDR4LR_2D[%d].F4BCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4654 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4654, "%d %x", "mb_DDR4LR_2D[%d].F4BCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4655 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4655, "%d %x", "mb_DDR4LR_2D[%d].F4BCCx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4656 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4656, "%d %x", "mb_DDR4LR_2D[%d].F4BCDx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4657 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4657, "%d %x", "mb_DDR4LR_2D[%d].F4BCEx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4658 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4658, "%d %x", "mb_DDR4LR_2D[%d].F4BCFx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4659 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4659, "%d %x", "mb_DDR4LR_2D[%d].F5BC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4660 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4660, "%d %x", "mb_DDR4LR_2D[%d].F5BC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4661 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4661, "%d %x", "mb_DDR4LR_2D[%d].F5BCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4662 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4662, "%d %x", "mb_DDR4LR_2D[%d].F5BCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4663 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4663, "%d %x", "mb_DDR4LR_2D[%d].F5BCCx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4664 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4664, "%d %x", "mb_DDR4LR_2D[%d].F5BCDx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4665 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4665, "%d %x", "mb_DDR4LR_2D[%d].F5BCEx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4666 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4666, "%d %x", "mb_DDR4LR_2D[%d].F5BCFx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4667 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4667, "%d %x", "mb_DDR4LR_2D[%d].F6BC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4668 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4668, "%d %x", "mb_DDR4LR_2D[%d].F6BC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4669 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4669, "%d %x", "mb_DDR4LR_2D[%d].F6BCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4670 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4670, "%d %x", "mb_DDR4LR_2D[%d].F6BCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4671 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4671, "%d %x", "mb_DDR4LR_2D[%d].F6BCCx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4672 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4672, "%d %x", "mb_DDR4LR_2D[%d].F6BCDx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4673 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4673, "%d %x", "mb_DDR4LR_2D[%d].F6BCEx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4674 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4674, "%d %x", "mb_DDR4LR_2D[%d].F6BCFx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4675 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4675, "%d %x", "mb_DDR4LR_2D[%d].F7BC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4676 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4676, "%d %x", "mb_DDR4LR_2D[%d].F7BC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4677 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4677, "%d %x", "mb_DDR4LR_2D[%d].F7BCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4678 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4678, "%d %x", "mb_DDR4LR_2D[%d].F7BCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4679 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4679, "%d %x", "mb_DDR4LR_2D[%d].F7BCCx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4680 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4680, "%d %x", "mb_DDR4LR_2D[%d].F7BCDx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4681 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4681, "%d %x", "mb_DDR4LR_2D[%d].F7BCEx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4682 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4682, "%d %x", "mb_DDR4LR_2D[%d].F7BCFx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4683 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4683, "%d %x", "mb_DDR4LR_2D[%d].ALT_CAS_L = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4684 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4684, "%d %x", "mb_DDR4LR_2D[%d].ALT_WCAS_L = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4685 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4685, "%d %x", "mb_DDR4LR_2D[%d].D4Misc = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4686 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4686, "%d %x", "mb_DDR4R_1D[%d].Reserved00 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4687 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4687, "%d %x", "mb_DDR4R_1D[%d].MsgMisc = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4688 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4688, "%d %x", "mb_DDR4R_1D[%d].PmuRevision = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4689 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4689, "%d %x", "mb_DDR4R_1D[%d].Pstate = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4690 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4690, "%d %x", "mb_DDR4R_1D[%d].PllBypassEn = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4691 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4691, "%d %x", "mb_DDR4R_1D[%d].DRAMFreq = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4692 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4692, "%d %x", "mb_DDR4R_1D[%d].DfiFreqRatio = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4693 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4693, "%d %x", "mb_DDR4R_1D[%d].BPZNResVal = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4694 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4694, "%d %x", "mb_DDR4R_1D[%d].PhyOdtImpedance = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4695 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4695, "%d %x", "mb_DDR4R_1D[%d].PhyDrvImpedance = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4696 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4696, "%d %x", "mb_DDR4R_1D[%d].PhyVref = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4697 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4697, "%d %x", "mb_DDR4R_1D[%d].DramType = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4698 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4698, "%d %x", "mb_DDR4R_1D[%d].DisabledDbyte = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4699 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4699, "%d %x", "mb_DDR4R_1D[%d].EnabledDQs = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4700 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4700, "%d %x", "mb_DDR4R_1D[%d].CsPresent = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4701 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4701, "%d %x", "mb_DDR4R_1D[%d].CsPresentD0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4702 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4702, "%d %x", "mb_DDR4R_1D[%d].CsPresentD1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4703 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4703, "%d %x", "mb_DDR4R_1D[%d].AddrMirror = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4704 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4704, "%d %x", "mb_DDR4R_1D[%d].CsTestFail = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4705 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4705, "%d %x", "mb_DDR4R_1D[%d].PhyCfg = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4706 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4706, "%d %x", "mb_DDR4R_1D[%d].SequenceCtrl = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4707 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4707, "%d %x", "mb_DDR4R_1D[%d].HdtCtrl = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4708 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4708, "%d %x", "mb_DDR4R_1D[%d].Reserved19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4709 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4709, "%d %x", "mb_DDR4R_1D[%d].Reserved1A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4710 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4710, "%d %x", "mb_DDR4R_1D[%d].Share2DVrefResult = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4711 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4711, "%d %x", "mb_DDR4R_1D[%d].Reserved1C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4712 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4712, "%d %x", "mb_DDR4R_1D[%d].Reserved1D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4713 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4713, "%d %x", "mb_DDR4R_1D[%d].Reserved1E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4714 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4714, "%d %x", "mb_DDR4R_1D[%d].Reserved1F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4715 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4715, "%d %x", "mb_DDR4R_1D[%d].Reserved20 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4716 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4716, "%d %x", "mb_DDR4R_1D[%d].Reserved21 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4717 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4717, "%d %x", "mb_DDR4R_1D[%d].PhyConfigOverride = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4718 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4718, "%d %x", "mb_DDR4R_1D[%d].DFIMRLMargin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4719 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4719, "%d %x", "mb_DDR4R_1D[%d].CDD_RR_3_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4720 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4720, "%d %x", "mb_DDR4R_1D[%d].CDD_RR_3_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4721 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4721, "%d %x", "mb_DDR4R_1D[%d].CDD_RR_3_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4722 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4722, "%d %x", "mb_DDR4R_1D[%d].CDD_RR_2_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4723 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4723, "%d %x", "mb_DDR4R_1D[%d].CDD_RR_2_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4724 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4724, "%d %x", "mb_DDR4R_1D[%d].CDD_RR_2_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4725 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4725, "%d %x", "mb_DDR4R_1D[%d].CDD_RR_1_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4726 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4726, "%d %x", "mb_DDR4R_1D[%d].CDD_RR_1_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4727 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4727, "%d %x", "mb_DDR4R_1D[%d].CDD_RR_1_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4728 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4728, "%d %x", "mb_DDR4R_1D[%d].CDD_RR_0_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4729 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4729, "%d %x", "mb_DDR4R_1D[%d].CDD_RR_0_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4730 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4730, "%d %x", "mb_DDR4R_1D[%d].CDD_RR_0_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4731 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4731, "%d %x", "mb_DDR4R_1D[%d].CDD_WW_3_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4732 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4732, "%d %x", "mb_DDR4R_1D[%d].CDD_WW_3_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4733 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4733, "%d %x", "mb_DDR4R_1D[%d].CDD_WW_3_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4734 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4734, "%d %x", "mb_DDR4R_1D[%d].CDD_WW_2_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4735 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4735, "%d %x", "mb_DDR4R_1D[%d].CDD_WW_2_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4736 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4736, "%d %x", "mb_DDR4R_1D[%d].CDD_WW_2_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4737 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4737, "%d %x", "mb_DDR4R_1D[%d].CDD_WW_1_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4738 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4738, "%d %x", "mb_DDR4R_1D[%d].CDD_WW_1_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4739 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4739, "%d %x", "mb_DDR4R_1D[%d].CDD_WW_1_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4740 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4740, "%d %x", "mb_DDR4R_1D[%d].CDD_WW_0_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4741 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4741, "%d %x", "mb_DDR4R_1D[%d].CDD_WW_0_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4742 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4742, "%d %x", "mb_DDR4R_1D[%d].CDD_WW_0_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4743 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4743, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_3_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4744 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4744, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_3_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4745 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4745, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_3_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4746 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4746, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_3_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4747 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4747, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_2_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4748 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4748, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_2_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4749 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4749, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_2_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4750 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4750, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_2_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4751 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4751, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_1_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4752 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4752, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_1_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4753 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4753, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_1_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4754 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4754, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_1_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4755 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4755, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_0_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4756 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4756, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_0_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4757 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4757, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_0_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4758 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4758, "%d %x", "mb_DDR4R_1D[%d].CDD_RW_0_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4759 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4759, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_3_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4760 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4760, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_3_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4761 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4761, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_3_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4762 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4762, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_3_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4763 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4763, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_2_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4764 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4764, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_2_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4765 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4765, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_2_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4766 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4766, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_2_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4767 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4767, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_1_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4768 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4768, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_1_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4769 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4769, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_1_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4770 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4770, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_1_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4771 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4771, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_0_3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4772 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4772, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_0_2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4773 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4773, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_0_1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4774 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4774, "%d %x", "mb_DDR4R_1D[%d].CDD_WR_0_0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4775 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4775, "%d %x", "mb_DDR4R_1D[%d].Reserved5D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4776 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4776, "%d %x", "mb_DDR4R_1D[%d].MR0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4777 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4777, "%d %x", "mb_DDR4R_1D[%d].MR1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4778 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4778, "%d %x", "mb_DDR4R_1D[%d].MR2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4779 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4779, "%d %x", "mb_DDR4R_1D[%d].MR3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4780 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4780, "%d %x", "mb_DDR4R_1D[%d].MR4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4781 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4781, "%d %x", "mb_DDR4R_1D[%d].MR5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4782 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4782, "%d %x", "mb_DDR4R_1D[%d].MR6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4783 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4783, "%d %x", "mb_DDR4R_1D[%d].X16Present = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4784 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4784, "%d %x", "mb_DDR4R_1D[%d].CsSetupGDDec = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4785 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4785, "%d %x", "mb_DDR4R_1D[%d].RTT_NOM_WR_PARK0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4786 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4786, "%d %x", "mb_DDR4R_1D[%d].RTT_NOM_WR_PARK1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4787 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4787, "%d %x", "mb_DDR4R_1D[%d].RTT_NOM_WR_PARK2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4788 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4788, "%d %x", "mb_DDR4R_1D[%d].RTT_NOM_WR_PARK3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4789 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4789, "%d %x", "mb_DDR4R_1D[%d].RTT_NOM_WR_PARK4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4790 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4790, "%d %x", "mb_DDR4R_1D[%d].RTT_NOM_WR_PARK5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4791 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4791, "%d %x", "mb_DDR4R_1D[%d].RTT_NOM_WR_PARK6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4792 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4792, "%d %x", "mb_DDR4R_1D[%d].RTT_NOM_WR_PARK7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4793 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4793, "%d %x", "mb_DDR4R_1D[%d].AcsmOdtCtrl0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4794 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4794, "%d %x", "mb_DDR4R_1D[%d].AcsmOdtCtrl1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4795 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4795, "%d %x", "mb_DDR4R_1D[%d].AcsmOdtCtrl2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4796 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4796, "%d %x", "mb_DDR4R_1D[%d].AcsmOdtCtrl3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4797 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4797, "%d %x", "mb_DDR4R_1D[%d].AcsmOdtCtrl4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4798 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4798, "%d %x", "mb_DDR4R_1D[%d].AcsmOdtCtrl5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4799 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4799, "%d %x", "mb_DDR4R_1D[%d].AcsmOdtCtrl6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4800 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4800, "%d %x", "mb_DDR4R_1D[%d].AcsmOdtCtrl7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4801 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4801, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4802 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4802, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4803 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4803, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4804 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4804, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4805 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4805, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4806 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4806, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4807 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4807, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4808 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4808, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4809 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4809, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4810 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4810, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4811 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4811, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4812 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4812, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4813 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4813, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4814 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4814, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4815 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4815, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4816 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4816, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4817 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4817, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4818 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4818, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4819 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4819, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4820 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4820, "%d %x", "mb_DDR4R_1D[%d].VrefDqR0Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4821 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4821, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4822 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4822, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4823 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4823, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4824 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4824, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4825 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4825, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4826 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4826, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4827 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4827, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4828 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4828, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4829 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4829, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4830 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4830, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4831 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4831, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4832 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4832, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4833 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4833, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4834 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4834, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4835 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4835, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4836 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4836, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4837 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4837, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4838 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4838, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4839 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4839, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4840 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4840, "%d %x", "mb_DDR4R_1D[%d].VrefDqR1Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4841 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4841, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4842 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4842, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4843 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4843, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4844 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4844, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4845 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4845, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4846 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4846, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4847 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4847, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4848 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4848, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4849 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4849, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4850 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4850, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4851 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4851, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4852 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4852, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4853 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4853, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4854 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4854, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4855 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4855, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4856 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4856, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4857 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4857, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4858 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4858, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4859 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4859, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4860 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4860, "%d %x", "mb_DDR4R_1D[%d].VrefDqR2Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4861 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4861, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4862 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4862, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4863 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4863, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4864 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4864, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4865 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4865, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4866 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4866, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4867 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4867, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4868 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4868, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4869 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4869, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4870 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4870, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4871 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4871, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4872 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4872, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4873 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4873, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4874 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4874, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4875 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4875, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4876 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4876, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4877 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4877, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4878 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4878, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4879 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4879, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4880 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4880, "%d %x", "mb_DDR4R_1D[%d].VrefDqR3Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4881 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4881, "%d %x", "mb_DDR4R_1D[%d].F0RC00_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4882 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4882, "%d %x", "mb_DDR4R_1D[%d].F0RC01_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4883 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4883, "%d %x", "mb_DDR4R_1D[%d].F0RC02_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4884 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4884, "%d %x", "mb_DDR4R_1D[%d].F0RC03_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4885 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4885, "%d %x", "mb_DDR4R_1D[%d].F0RC04_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4886 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4886, "%d %x", "mb_DDR4R_1D[%d].F0RC05_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4887 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4887, "%d %x", "mb_DDR4R_1D[%d].F0RC06_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4888 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4888, "%d %x", "mb_DDR4R_1D[%d].F0RC07_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4889 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4889, "%d %x", "mb_DDR4R_1D[%d].F0RC08_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4890 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4890, "%d %x", "mb_DDR4R_1D[%d].F0RC09_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4891 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4891, "%d %x", "mb_DDR4R_1D[%d].F0RC0A_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4892 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4892, "%d %x", "mb_DDR4R_1D[%d].F0RC0B_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4893 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4893, "%d %x", "mb_DDR4R_1D[%d].F0RC0C_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4894 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4894, "%d %x", "mb_DDR4R_1D[%d].F0RC0D_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4895 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4895, "%d %x", "mb_DDR4R_1D[%d].F0RC0E_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4896 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4896, "%d %x", "mb_DDR4R_1D[%d].F0RC0F_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4897 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4897, "%d %x", "mb_DDR4R_1D[%d].F0RC1x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4898 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4898, "%d %x", "mb_DDR4R_1D[%d].F0RC2x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4899 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4899, "%d %x", "mb_DDR4R_1D[%d].F0RC3x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4900 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4900, "%d %x", "mb_DDR4R_1D[%d].F0RC4x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4901 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4901, "%d %x", "mb_DDR4R_1D[%d].F0RC5x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4902 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4902, "%d %x", "mb_DDR4R_1D[%d].F0RC6x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4903 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4903, "%d %x", "mb_DDR4R_1D[%d].F0RC7x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4904 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4904, "%d %x", "mb_DDR4R_1D[%d].F0RC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4905 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4905, "%d %x", "mb_DDR4R_1D[%d].F0RC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4906 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4906, "%d %x", "mb_DDR4R_1D[%d].F0RCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4907 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4907, "%d %x", "mb_DDR4R_1D[%d].F0RCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4908 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4908, "%d %x", "mb_DDR4R_1D[%d].F1RC00_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4909 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4909, "%d %x", "mb_DDR4R_1D[%d].F1RC01_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4910 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4910, "%d %x", "mb_DDR4R_1D[%d].F1RC02_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4911 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4911, "%d %x", "mb_DDR4R_1D[%d].F1RC03_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4912 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4912, "%d %x", "mb_DDR4R_1D[%d].F1RC04_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4913 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4913, "%d %x", "mb_DDR4R_1D[%d].F1RC05_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4914 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4914, "%d %x", "mb_DDR4R_1D[%d].F1RC06_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4915 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4915, "%d %x", "mb_DDR4R_1D[%d].F1RC07_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4916 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4916, "%d %x", "mb_DDR4R_1D[%d].F1RC08_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4917 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4917, "%d %x", "mb_DDR4R_1D[%d].F1RC09_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4918 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4918, "%d %x", "mb_DDR4R_1D[%d].F1RC0A_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4919 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4919, "%d %x", "mb_DDR4R_1D[%d].F1RC0B_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4920 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4920, "%d %x", "mb_DDR4R_1D[%d].F1RC0C_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4921 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4921, "%d %x", "mb_DDR4R_1D[%d].F1RC0D_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4922 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4922, "%d %x", "mb_DDR4R_1D[%d].F1RC0E_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4923 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4923, "%d %x", "mb_DDR4R_1D[%d].F1RC0F_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4924 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4924, "%d %x", "mb_DDR4R_1D[%d].F1RC1x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4925 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4925, "%d %x", "mb_DDR4R_1D[%d].F1RC2x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4926 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4926, "%d %x", "mb_DDR4R_1D[%d].F1RC3x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4927 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4927, "%d %x", "mb_DDR4R_1D[%d].F1RC4x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4928 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4928, "%d %x", "mb_DDR4R_1D[%d].F1RC5x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4929 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4929, "%d %x", "mb_DDR4R_1D[%d].F1RC6x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4930 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4930, "%d %x", "mb_DDR4R_1D[%d].F1RC7x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4931 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4931, "%d %x", "mb_DDR4R_1D[%d].F1RC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4932 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4932, "%d %x", "mb_DDR4R_1D[%d].F1RC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4933 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4933, "%d %x", "mb_DDR4R_1D[%d].F1RCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4934 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4934, "%d %x", "mb_DDR4R_1D[%d].F1RCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4935 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4935, "%d %x", "mb_DDR4R_1D[%d].F0RC00_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4936 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4936, "%d %x", "mb_DDR4R_1D[%d].F0RC01_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4937 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4937, "%d %x", "mb_DDR4R_1D[%d].F0RC02_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4938 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4938, "%d %x", "mb_DDR4R_1D[%d].F0RC03_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4939 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4939, "%d %x", "mb_DDR4R_1D[%d].F0RC04_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4940 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4940, "%d %x", "mb_DDR4R_1D[%d].F0RC05_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4941 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4941, "%d %x", "mb_DDR4R_1D[%d].F0RC06_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4942 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4942, "%d %x", "mb_DDR4R_1D[%d].F0RC07_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4943 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4943, "%d %x", "mb_DDR4R_1D[%d].F0RC08_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4944 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4944, "%d %x", "mb_DDR4R_1D[%d].F0RC09_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4945 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4945, "%d %x", "mb_DDR4R_1D[%d].F0RC0A_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4946 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4946, "%d %x", "mb_DDR4R_1D[%d].F0RC0B_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4947 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4947, "%d %x", "mb_DDR4R_1D[%d].F0RC0C_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4948 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4948, "%d %x", "mb_DDR4R_1D[%d].F0RC0D_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4949 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4949, "%d %x", "mb_DDR4R_1D[%d].F0RC0E_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4950 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4950, "%d %x", "mb_DDR4R_1D[%d].F0RC0F_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4951 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4951, "%d %x", "mb_DDR4R_1D[%d].F0RC1x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4952 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4952, "%d %x", "mb_DDR4R_1D[%d].F0RC2x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4953 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4953, "%d %x", "mb_DDR4R_1D[%d].F0RC3x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4954 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4954, "%d %x", "mb_DDR4R_1D[%d].F0RC4x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4955 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4955, "%d %x", "mb_DDR4R_1D[%d].F0RC5x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4956 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4956, "%d %x", "mb_DDR4R_1D[%d].F0RC6x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4957 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4957, "%d %x", "mb_DDR4R_1D[%d].F0RC7x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4958 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4958, "%d %x", "mb_DDR4R_1D[%d].F0RC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4959 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4959, "%d %x", "mb_DDR4R_1D[%d].F0RC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4960 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4960, "%d %x", "mb_DDR4R_1D[%d].F0RCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4961 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4961, "%d %x", "mb_DDR4R_1D[%d].F0RCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4962 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4962, "%d %x", "mb_DDR4R_1D[%d].F1RC00_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4963 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4963, "%d %x", "mb_DDR4R_1D[%d].F1RC01_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4964 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4964, "%d %x", "mb_DDR4R_1D[%d].F1RC02_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4965 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4965, "%d %x", "mb_DDR4R_1D[%d].F1RC03_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4966 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4966, "%d %x", "mb_DDR4R_1D[%d].F1RC04_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4967 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4967, "%d %x", "mb_DDR4R_1D[%d].F1RC05_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4968 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4968, "%d %x", "mb_DDR4R_1D[%d].F1RC06_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4969 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4969, "%d %x", "mb_DDR4R_1D[%d].F1RC07_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4970 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4970, "%d %x", "mb_DDR4R_1D[%d].F1RC08_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4971 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4971, "%d %x", "mb_DDR4R_1D[%d].F1RC09_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4972 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4972, "%d %x", "mb_DDR4R_1D[%d].F1RC0A_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4973 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4973, "%d %x", "mb_DDR4R_1D[%d].F1RC0B_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4974 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4974, "%d %x", "mb_DDR4R_1D[%d].F1RC0C_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4975 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4975, "%d %x", "mb_DDR4R_1D[%d].F1RC0D_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4976 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4976, "%d %x", "mb_DDR4R_1D[%d].F1RC0E_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4977 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4977, "%d %x", "mb_DDR4R_1D[%d].F1RC0F_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4978 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4978, "%d %x", "mb_DDR4R_1D[%d].F1RC1x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4979 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4979, "%d %x", "mb_DDR4R_1D[%d].F1RC2x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4980 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4980, "%d %x", "mb_DDR4R_1D[%d].F1RC3x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4981 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4981, "%d %x", "mb_DDR4R_1D[%d].F1RC4x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4982 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4982, "%d %x", "mb_DDR4R_1D[%d].F1RC5x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4983 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4983, "%d %x", "mb_DDR4R_1D[%d].F1RC6x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4984 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4984, "%d %x", "mb_DDR4R_1D[%d].F1RC7x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4985 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4985, "%d %x", "mb_DDR4R_1D[%d].F1RC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4986 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4986, "%d %x", "mb_DDR4R_1D[%d].F1RC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4987 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4987, "%d %x", "mb_DDR4R_1D[%d].F1RCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4988 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4988, "%d %x", "mb_DDR4R_1D[%d].F1RCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4989 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4989, "%d %x", "mb_DDR4R_1D[%d].Reserved142 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4990 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4990, "%d %x", "mb_DDR4R_1D[%d].Reserved143 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4991 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4991, "%d %x", "mb_DDR4R_1D[%d].Reserved144 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4992 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4992, "%d %x", "mb_DDR4R_1D[%d].Reserved145 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4993 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4993, "%d %x", "mb_DDR4R_1D[%d].Reserved146 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4994 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4994, "%d %x", "mb_DDR4R_1D[%d].Reserved147 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4995 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4995, "%d %x", "mb_DDR4R_1D[%d].Reserved148 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4996 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4996, "%d %x", "mb_DDR4R_1D[%d].Reserved149 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4997 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4997, "%d %x", "mb_DDR4R_1D[%d].Reserved14A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4998 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4998, "%d %x", "mb_DDR4R_1D[%d].Reserved14B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_4999 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_4999, "%d %x", "mb_DDR4R_1D[%d].Reserved14C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5000 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5000, "%d %x", "mb_DDR4R_1D[%d].Reserved14D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5001 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5001, "%d %x", "mb_DDR4R_1D[%d].Reserved14E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5002 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5002, "%d %x", "mb_DDR4R_1D[%d].Reserved14F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5003 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5003, "%d %x", "mb_DDR4R_1D[%d].Reserved150 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5004 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5004, "%d %x", "mb_DDR4R_1D[%d].Reserved151 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5005 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5005, "%d %x", "mb_DDR4R_1D[%d].Reserved152 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5006 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5006, "%d %x", "mb_DDR4R_1D[%d].Reserved153 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5007 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5007, "%d %x", "mb_DDR4R_1D[%d].Reserved154 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5008 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5008, "%d %x", "mb_DDR4R_1D[%d].Reserved155 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5009 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5009, "%d %x", "mb_DDR4R_1D[%d].Reserved156 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5010 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5010, "%d %x", "mb_DDR4R_1D[%d].Reserved157 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5011 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5011, "%d %x", "mb_DDR4R_1D[%d].Reserved158 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5012 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5012, "%d %x", "mb_DDR4R_1D[%d].Reserved159 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5013 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5013, "%d %x", "mb_DDR4R_1D[%d].Reserved15A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5014 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5014, "%d %x", "mb_DDR4R_1D[%d].Reserved15B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5015 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5015, "%d %x", "mb_DDR4R_1D[%d].Reserved15C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5016 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5016, "%d %x", "mb_DDR4R_1D[%d].Reserved15D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5017 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5017, "%d %x", "mb_DDR4R_1D[%d].Reserved15E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5018 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5018, "%d %x", "mb_DDR4R_1D[%d].Reserved15F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5019 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5019, "%d %x", "mb_DDR4R_1D[%d].Reserved160 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5020 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5020, "%d %x", "mb_DDR4R_1D[%d].Reserved161 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5021 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5021, "%d %x", "mb_DDR4R_1D[%d].Reserved162 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5022 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5022, "%d %x", "mb_DDR4R_1D[%d].Reserved163 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5023 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5023, "%d %x", "mb_DDR4R_1D[%d].Reserved164 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5024 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5024, "%d %x", "mb_DDR4R_1D[%d].Reserved165 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5025 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5025, "%d %x", "mb_DDR4R_1D[%d].Reserved166 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5026 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5026, "%d %x", "mb_DDR4R_1D[%d].Reserved167 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5027 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5027, "%d %x", "mb_DDR4R_1D[%d].Reserved168 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5028 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5028, "%d %x", "mb_DDR4R_1D[%d].Reserved169 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5029 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5029, "%d %x", "mb_DDR4R_1D[%d].Reserved16A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5030 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5030, "%d %x", "mb_DDR4R_1D[%d].Reserved16B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5031 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5031, "%d %x", "mb_DDR4R_1D[%d].Reserved16C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5032 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5032, "%d %x", "mb_DDR4R_1D[%d].Reserved16D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5033 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5033, "%d %x", "mb_DDR4R_1D[%d].Reserved16E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5034 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5034, "%d %x", "mb_DDR4R_1D[%d].Reserved16F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5035 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5035, "%d %x", "mb_DDR4R_1D[%d].Reserved170 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5036 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5036, "%d %x", "mb_DDR4R_1D[%d].Reserved171 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5037 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5037, "%d %x", "mb_DDR4R_1D[%d].Reserved172 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5038 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5038, "%d %x", "mb_DDR4R_1D[%d].Reserved173 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5039 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5039, "%d %x", "mb_DDR4R_1D[%d].Reserved174 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5040 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5040, "%d %x", "mb_DDR4R_1D[%d].Reserved175 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5041 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5041, "%d %x", "mb_DDR4R_1D[%d].Reserved176 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5042 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5042, "%d %x", "mb_DDR4R_1D[%d].Reserved177 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5043 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5043, "%d %x", "mb_DDR4R_1D[%d].Reserved178 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5044 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5044, "%d %x", "mb_DDR4R_1D[%d].Reserved179 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5045 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5045, "%d %x", "mb_DDR4R_1D[%d].Reserved17A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5046 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5046, "%d %x", "mb_DDR4R_1D[%d].Reserved17B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5047 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5047, "%d %x", "mb_DDR4R_1D[%d].Reserved17C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5048 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5048, "%d %x", "mb_DDR4R_1D[%d].Reserved17D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5049 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5049, "%d %x", "mb_DDR4R_1D[%d].Reserved17E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5050 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5050, "%d %x", "mb_DDR4R_1D[%d].Reserved17F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5051 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5051, "%d %x", "mb_DDR4R_1D[%d].Reserved180 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5052 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5052, "%d %x", "mb_DDR4R_1D[%d].Reserved181 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5053 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5053, "%d %x", "mb_DDR4R_1D[%d].Reserved182 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5054 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5054, "%d %x", "mb_DDR4R_1D[%d].Reserved183 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5055 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5055, "%d %x", "mb_DDR4R_1D[%d].Reserved184 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5056 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5056, "%d %x", "mb_DDR4R_1D[%d].Reserved185 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5057 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5057, "%d %x", "mb_DDR4R_1D[%d].Reserved186 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5058 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5058, "%d %x", "mb_DDR4R_1D[%d].Reserved187 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5059 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5059, "%d %x", "mb_DDR4R_1D[%d].Reserved188 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5060 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5060, "%d %x", "mb_DDR4R_1D[%d].Reserved189 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5061 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5061, "%d %x", "mb_DDR4R_1D[%d].Reserved18A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5062 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5062, "%d %x", "mb_DDR4R_1D[%d].Reserved18B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5063 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5063, "%d %x", "mb_DDR4R_1D[%d].Reserved18C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5064 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5064, "%d %x", "mb_DDR4R_1D[%d].Reserved18D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5065 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5065, "%d %x", "mb_DDR4R_1D[%d].Reserved18E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5066 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5066, "%d %x", "mb_DDR4R_1D[%d].Reserved18F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5067 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5067, "%d %x", "mb_DDR4R_1D[%d].Reserved190 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5068 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5068, "%d %x", "mb_DDR4R_1D[%d].Reserved191 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5069 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5069, "%d %x", "mb_DDR4R_1D[%d].Reserved192 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5070 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5070, "%d %x", "mb_DDR4R_1D[%d].Reserved193 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5071 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5071, "%d %x", "mb_DDR4R_1D[%d].Reserved194 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5072 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5072, "%d %x", "mb_DDR4R_1D[%d].Reserved195 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5073 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5073, "%d %x", "mb_DDR4R_1D[%d].Reserved196 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5074 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5074, "%d %x", "mb_DDR4R_1D[%d].Reserved197 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5075 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5075, "%d %x", "mb_DDR4R_1D[%d].Reserved198 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5076 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5076, "%d %x", "mb_DDR4R_1D[%d].Reserved199 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5077 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5077, "%d %x", "mb_DDR4R_1D[%d].Reserved19A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5078 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5078, "%d %x", "mb_DDR4R_1D[%d].Reserved19B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5079 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5079, "%d %x", "mb_DDR4R_1D[%d].Reserved19C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5080 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5080, "%d %x", "mb_DDR4R_1D[%d].Reserved19D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5081 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5081, "%d %x", "mb_DDR4R_1D[%d].Reserved19E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5082 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5082, "%d %x", "mb_DDR4R_1D[%d].Reserved19F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5083 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5083, "%d %x", "mb_DDR4R_1D[%d].Reserved1A0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5084 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5084, "%d %x", "mb_DDR4R_1D[%d].Reserved1A1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5085 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5085, "%d %x", "mb_DDR4R_1D[%d].Reserved1A2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5086 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5086, "%d %x", "mb_DDR4R_1D[%d].Reserved1A3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5087 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5087, "%d %x", "mb_DDR4R_1D[%d].Reserved1A4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5088 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5088, "%d %x", "mb_DDR4R_1D[%d].Reserved1A5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5089 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5089, "%d %x", "mb_DDR4R_1D[%d].Reserved1A6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5090 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5090, "%d %x", "mb_DDR4R_1D[%d].Reserved1A7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5091 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5091, "%d %x", "mb_DDR4R_1D[%d].Reserved1A8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5092 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5092, "%d %x", "mb_DDR4R_1D[%d].Reserved1A9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5093 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5093, "%d %x", "mb_DDR4R_1D[%d].Reserved1AA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5094 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5094, "%d %x", "mb_DDR4R_1D[%d].Reserved1AB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5095 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5095, "%d %x", "mb_DDR4R_1D[%d].Reserved1AC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5096 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5096, "%d %x", "mb_DDR4R_1D[%d].Reserved1AD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5097 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5097, "%d %x", "mb_DDR4R_1D[%d].Reserved1AE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5098 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5098, "%d %x", "mb_DDR4R_1D[%d].Reserved1AF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5099 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5099, "%d %x", "mb_DDR4R_1D[%d].Reserved1B0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5100 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5100, "%d %x", "mb_DDR4R_1D[%d].Reserved1B1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5101 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5101, "%d %x", "mb_DDR4R_1D[%d].Reserved1B2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5102 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5102, "%d %x", "mb_DDR4R_1D[%d].Reserved1B3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5103 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5103, "%d %x", "mb_DDR4R_1D[%d].Reserved1B4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5104 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5104, "%d %x", "mb_DDR4R_1D[%d].Reserved1B5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5105 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5105, "%d %x", "mb_DDR4R_1D[%d].Reserved1B6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5106 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5106, "%d %x", "mb_DDR4R_1D[%d].Reserved1B7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5107 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5107, "%d %x", "mb_DDR4R_1D[%d].Reserved1B8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5108 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5108, "%d %x", "mb_DDR4R_1D[%d].Reserved1B9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5109 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5109, "%d %x", "mb_DDR4R_1D[%d].Reserved1BA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5110 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5110, "%d %x", "mb_DDR4R_1D[%d].Reserved1BB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5111 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5111, "%d %x", "mb_DDR4R_1D[%d].Reserved1BC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5112 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5112, "%d %x", "mb_DDR4R_1D[%d].Reserved1BD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5113 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5113, "%d %x", "mb_DDR4R_1D[%d].Reserved1BE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5114 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5114, "%d %x", "mb_DDR4R_1D[%d].Reserved1BF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5115 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5115, "%d %x", "mb_DDR4R_1D[%d].Reserved1C0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5116 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5116, "%d %x", "mb_DDR4R_1D[%d].Reserved1C1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5117 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5117, "%d %x", "mb_DDR4R_1D[%d].Reserved1C2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5118 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5118, "%d %x", "mb_DDR4R_1D[%d].Reserved1C3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5119 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5119, "%d %x", "mb_DDR4R_1D[%d].Reserved1C4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5120 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5120, "%d %x", "mb_DDR4R_1D[%d].Reserved1C5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5121 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5121, "%d %x", "mb_DDR4R_1D[%d].Reserved1C6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5122 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5122, "%d %x", "mb_DDR4R_1D[%d].Reserved1C7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5123 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5123, "%d %x", "mb_DDR4R_1D[%d].Reserved1C8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5124 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5124, "%d %x", "mb_DDR4R_1D[%d].Reserved1C9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5125 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5125, "%d %x", "mb_DDR4R_1D[%d].Reserved1CA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5126 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5126, "%d %x", "mb_DDR4R_1D[%d].Reserved1CB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5127 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5127, "%d %x", "mb_DDR4R_1D[%d].Reserved1CC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5128 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5128, "%d %x", "mb_DDR4R_1D[%d].Reserved1CD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5129 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5129, "%d %x", "mb_DDR4R_1D[%d].Reserved1CE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5130 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5130, "%d %x", "mb_DDR4R_1D[%d].Reserved1CF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5131 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5131, "%d %x", "mb_DDR4R_1D[%d].Reserved1D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5132 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5132, "%d %x", "mb_DDR4R_1D[%d].Reserved1D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5133 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5133, "%d %x", "mb_DDR4R_1D[%d].Reserved1D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5134 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5134, "%d %x", "mb_DDR4R_1D[%d].Reserved1D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5135 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5135, "%d %x", "mb_DDR4R_1D[%d].Reserved1D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5136 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5136, "%d %x", "mb_DDR4R_1D[%d].Reserved1D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5137 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5137, "%d %x", "mb_DDR4R_1D[%d].Reserved1D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5138 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5138, "%d %x", "mb_DDR4R_1D[%d].Reserved1D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5139 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5139, "%d %x", "mb_DDR4R_1D[%d].Reserved1D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5140 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5140, "%d %x", "mb_DDR4R_1D[%d].Reserved1D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5141 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5141, "%d %x", "mb_DDR4R_1D[%d].Reserved1DA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5142 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5142, "%d %x", "mb_DDR4R_1D[%d].Reserved1DB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5143 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5143, "%d %x", "mb_DDR4R_1D[%d].Reserved1DC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5144 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5144, "%d %x", "mb_DDR4R_1D[%d].Reserved1DD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5145 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5145, "%d %x", "mb_DDR4R_1D[%d].Reserved1DE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5146 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5146, "%d %x", "mb_DDR4R_1D[%d].Reserved1DF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5147 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5147, "%d %x", "mb_DDR4R_1D[%d].Reserved1E0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5148 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5148, "%d %x", "mb_DDR4R_1D[%d].Reserved1E1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5149 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5149, "%d %x", "mb_DDR4R_1D[%d].Reserved1E2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5150 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5150, "%d %x", "mb_DDR4R_1D[%d].Reserved1E3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5151 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5151, "%d %x", "mb_DDR4R_1D[%d].Reserved1E4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5152 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5152, "%d %x", "mb_DDR4R_1D[%d].Reserved1E5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5153 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5153, "%d %x", "mb_DDR4R_1D[%d].Reserved1E6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5154 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5154, "%d %x", "mb_DDR4R_1D[%d].Reserved1E7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5155 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5155, "%d %x", "mb_DDR4R_1D[%d].Reserved1E8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5156 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5156, "%d %x", "mb_DDR4R_1D[%d].Reserved1E9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5157 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5157, "%d %x", "mb_DDR4R_1D[%d].Reserved1EA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5158 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5158, "%d %x", "mb_DDR4R_1D[%d].Reserved1EB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5159 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5159, "%d %x", "mb_DDR4R_1D[%d].Reserved1EC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5160 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5160, "%d %x", "mb_DDR4R_1D[%d].Reserved1ED = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5161 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5161, "%d %x", "mb_DDR4R_1D[%d].Reserved1EE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5162 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5162, "%d %x", "mb_DDR4R_1D[%d].Reserved1EF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5163 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5163, "%d %x", "mb_DDR4R_1D[%d].Reserved1F0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5164 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5164, "%d %x", "mb_DDR4R_1D[%d].Reserved1F1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5165 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5165, "%d %x", "mb_DDR4R_1D[%d].Reserved1F2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5166 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5166, "%d %x", "mb_DDR4R_1D[%d].Reserved1F3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5167 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5167, "%d %x", "mb_DDR4R_1D[%d].Reserved1F4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5168 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5168, "%d %x", "mb_DDR4R_1D[%d].Reserved1F5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5169 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5169, "%d %x", "mb_DDR4R_1D[%d].Reserved1F6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5170 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5170, "%d %x", "mb_DDR4R_1D[%d].Reserved1F7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5171 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5171, "%d %x", "mb_DDR4R_1D[%d].Reserved1F8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5172 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5172, "%d %x", "mb_DDR4R_1D[%d].Reserved1F9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5173 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5173, "%d %x", "mb_DDR4R_1D[%d].Reserved1FA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5174 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5174, "%d %x", "mb_DDR4R_1D[%d].Reserved1FB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5175 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5175, "%d %x", "mb_DDR4R_1D[%d].Reserved1FC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5176 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5176, "%d %x", "mb_DDR4R_1D[%d].Reserved1FD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5177 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5177, "%d %x", "mb_DDR4R_1D[%d].Reserved1FE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5178 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5178, "%d %x", "mb_DDR4R_1D[%d].Reserved1FF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5179 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5179, "%d %x", "mb_DDR4R_1D[%d].Reserved200 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5180 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5180, "%d %x", "mb_DDR4R_1D[%d].Reserved201 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5181 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5181, "%d %x", "mb_DDR4R_1D[%d].Reserved202 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5182 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5182, "%d %x", "mb_DDR4R_1D[%d].Reserved203 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5183 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5183, "%d %x", "mb_DDR4R_1D[%d].Reserved204 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5184 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5184, "%d %x", "mb_DDR4R_1D[%d].Reserved205 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5185 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5185, "%d %x", "mb_DDR4R_1D[%d].Reserved206 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5186 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5186, "%d %x", "mb_DDR4R_1D[%d].Reserved207 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5187 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5187, "%d %x", "mb_DDR4R_1D[%d].Reserved208 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5188 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5188, "%d %x", "mb_DDR4R_1D[%d].Reserved209 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5189 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5189, "%d %x", "mb_DDR4R_1D[%d].Reserved20A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5190 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5190, "%d %x", "mb_DDR4R_1D[%d].Reserved20B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5191 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5191, "%d %x", "mb_DDR4R_1D[%d].Reserved20C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5192 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5192, "%d %x", "mb_DDR4R_1D[%d].Reserved20D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5193 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5193, "%d %x", "mb_DDR4R_1D[%d].Reserved20E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5194 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5194, "%d %x", "mb_DDR4R_1D[%d].Reserved20F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5195 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5195, "%d %x", "mb_DDR4R_1D[%d].Reserved210 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5196 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5196, "%d %x", "mb_DDR4R_1D[%d].Reserved211 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5197 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5197, "%d %x", "mb_DDR4R_1D[%d].Reserved212 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5198 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5198, "%d %x", "mb_DDR4R_1D[%d].Reserved213 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5199 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5199, "%d %x", "mb_DDR4R_1D[%d].Reserved214 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5200 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5200, "%d %x", "mb_DDR4R_1D[%d].Reserved215 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5201 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5201, "%d %x", "mb_DDR4R_1D[%d].Reserved216 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5202 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5202, "%d %x", "mb_DDR4R_1D[%d].Reserved217 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5203 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5203, "%d %x", "mb_DDR4R_1D[%d].Reserved218 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5204 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5204, "%d %x", "mb_DDR4R_1D[%d].Reserved219 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5205 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5205, "%d %x", "mb_DDR4R_1D[%d].Reserved21A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5206 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5206, "%d %x", "mb_DDR4R_1D[%d].Reserved21B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5207 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5207, "%d %x", "mb_DDR4R_1D[%d].Reserved21C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5208 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5208, "%d %x", "mb_DDR4R_1D[%d].Reserved21D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5209 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5209, "%d %x", "mb_DDR4R_1D[%d].Reserved21E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5210 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5210, "%d %x", "mb_DDR4R_1D[%d].Reserved21F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5211 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5211, "%d %x", "mb_DDR4R_1D[%d].Reserved220 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5212 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5212, "%d %x", "mb_DDR4R_1D[%d].Reserved221 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5213 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5213, "%d %x", "mb_DDR4R_1D[%d].Reserved222 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5214 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5214, "%d %x", "mb_DDR4R_1D[%d].Reserved223 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5215 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5215, "%d %x", "mb_DDR4R_1D[%d].Reserved224 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5216 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5216, "%d %x", "mb_DDR4R_1D[%d].Reserved225 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5217 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5217, "%d %x", "mb_DDR4R_1D[%d].Reserved226 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5218 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5218, "%d %x", "mb_DDR4R_1D[%d].Reserved227 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5219 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5219, "%d %x", "mb_DDR4R_1D[%d].Reserved228 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5220 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5220, "%d %x", "mb_DDR4R_1D[%d].Reserved229 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5221 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5221, "%d %x", "mb_DDR4R_1D[%d].Reserved22A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5222 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5222, "%d %x", "mb_DDR4R_1D[%d].Reserved22B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5223 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5223, "%d %x", "mb_DDR4R_1D[%d].Reserved22C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5224 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5224, "%d %x", "mb_DDR4R_1D[%d].Reserved22D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5225 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5225, "%d %x", "mb_DDR4R_1D[%d].Reserved22E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5226 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5226, "%d %x", "mb_DDR4R_1D[%d].Reserved22F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5227 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5227, "%d %x", "mb_DDR4R_1D[%d].Reserved230 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5228 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5228, "%d %x", "mb_DDR4R_1D[%d].Reserved231 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5229 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5229, "%d %x", "mb_DDR4R_1D[%d].Reserved232 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5230 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5230, "%d %x", "mb_DDR4R_1D[%d].Reserved233 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5231 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5231, "%d %x", "mb_DDR4R_1D[%d].Reserved234 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5232 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5232, "%d %x", "mb_DDR4R_1D[%d].Reserved235 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5233 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5233, "%d %x", "mb_DDR4R_1D[%d].Reserved236 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5234 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5234, "%d %x", "mb_DDR4R_1D[%d].Reserved237 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5235 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5235, "%d %x", "mb_DDR4R_1D[%d].Reserved238 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5236 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5236, "%d %x", "mb_DDR4R_1D[%d].Reserved239 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5237 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5237, "%d %x", "mb_DDR4R_1D[%d].Reserved23A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5238 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5238, "%d %x", "mb_DDR4R_1D[%d].Reserved23B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5239 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5239, "%d %x", "mb_DDR4R_1D[%d].Reserved23C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5240 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5240, "%d %x", "mb_DDR4R_1D[%d].Reserved23D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5241 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5241, "%d %x", "mb_DDR4R_1D[%d].Reserved23E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5242 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5242, "%d %x", "mb_DDR4R_1D[%d].Reserved23F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5243 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5243, "%d %x", "mb_DDR4R_1D[%d].Reserved240 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5244 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5244, "%d %x", "mb_DDR4R_1D[%d].Reserved241 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5245 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5245, "%d %x", "mb_DDR4R_1D[%d].Reserved242 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5246 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5246, "%d %x", "mb_DDR4R_1D[%d].Reserved243 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5247 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5247, "%d %x", "mb_DDR4R_1D[%d].Reserved244 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5248 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5248, "%d %x", "mb_DDR4R_1D[%d].Reserved245 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5249 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5249, "%d %x", "mb_DDR4R_1D[%d].Reserved246 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5250 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5250, "%d %x", "mb_DDR4R_1D[%d].Reserved247 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5251 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5251, "%d %x", "mb_DDR4R_1D[%d].Reserved248 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5252 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5252, "%d %x", "mb_DDR4R_1D[%d].Reserved249 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5253 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5253, "%d %x", "mb_DDR4R_1D[%d].Reserved24A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5254 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5254, "%d %x", "mb_DDR4R_1D[%d].Reserved24B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5255 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5255, "%d %x", "mb_DDR4R_1D[%d].Reserved24C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5256 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5256, "%d %x", "mb_DDR4R_1D[%d].Reserved24D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5257 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5257, "%d %x", "mb_DDR4R_1D[%d].Reserved24E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5258 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5258, "%d %x", "mb_DDR4R_1D[%d].Reserved24F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5259 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5259, "%d %x", "mb_DDR4R_1D[%d].Reserved250 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5260 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5260, "%d %x", "mb_DDR4R_1D[%d].Reserved251 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5261 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5261, "%d %x", "mb_DDR4R_1D[%d].Reserved252 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5262 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5262, "%d %x", "mb_DDR4R_1D[%d].Reserved253 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5263 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5263, "%d %x", "mb_DDR4R_1D[%d].Reserved254 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5264 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5264, "%d %x", "mb_DDR4R_1D[%d].Reserved255 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5265 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5265, "%d %x", "mb_DDR4R_1D[%d].Reserved256 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5266 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5266, "%d %x", "mb_DDR4R_1D[%d].Reserved257 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5267 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5267, "%d %x", "mb_DDR4R_1D[%d].Reserved258 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5268 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5268, "%d %x", "mb_DDR4R_1D[%d].Reserved259 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5269 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5269, "%d %x", "mb_DDR4R_1D[%d].Reserved25A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5270 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5270, "%d %x", "mb_DDR4R_1D[%d].Reserved25B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5271 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5271, "%d %x", "mb_DDR4R_1D[%d].Reserved25C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5272 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5272, "%d %x", "mb_DDR4R_1D[%d].Reserved25D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5273 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5273, "%d %x", "mb_DDR4R_1D[%d].Reserved25E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5274 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5274, "%d %x", "mb_DDR4R_1D[%d].Reserved25F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5275 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5275, "%d %x", "mb_DDR4R_1D[%d].Reserved260 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5276 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5276, "%d %x", "mb_DDR4R_1D[%d].Reserved261 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5277 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5277, "%d %x", "mb_DDR4R_1D[%d].Reserved262 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5278 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5278, "%d %x", "mb_DDR4R_1D[%d].Reserved263 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5279 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5279, "%d %x", "mb_DDR4R_1D[%d].Reserved264 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5280 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5280, "%d %x", "mb_DDR4R_1D[%d].Reserved265 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5281 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5281, "%d %x", "mb_DDR4R_1D[%d].Reserved266 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5282 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5282, "%d %x", "mb_DDR4R_1D[%d].Reserved267 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5283 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5283, "%d %x", "mb_DDR4R_1D[%d].Reserved268 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5284 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5284, "%d %x", "mb_DDR4R_1D[%d].Reserved269 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5285 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5285, "%d %x", "mb_DDR4R_1D[%d].Reserved26A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5286 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5286, "%d %x", "mb_DDR4R_1D[%d].Reserved26B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5287 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5287, "%d %x", "mb_DDR4R_1D[%d].Reserved26C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5288 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5288, "%d %x", "mb_DDR4R_1D[%d].Reserved26D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5289 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5289, "%d %x", "mb_DDR4R_1D[%d].Reserved26E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5290 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5290, "%d %x", "mb_DDR4R_1D[%d].Reserved26F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5291 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5291, "%d %x", "mb_DDR4R_1D[%d].Reserved270 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5292 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5292, "%d %x", "mb_DDR4R_1D[%d].Reserved271 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5293 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5293, "%d %x", "mb_DDR4R_1D[%d].Reserved272 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5294 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5294, "%d %x", "mb_DDR4R_1D[%d].Reserved273 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5295 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5295, "%d %x", "mb_DDR4R_1D[%d].Reserved274 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5296 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5296, "%d %x", "mb_DDR4R_1D[%d].Reserved275 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5297 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5297, "%d %x", "mb_DDR4R_1D[%d].Reserved276 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5298 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5298, "%d %x", "mb_DDR4R_1D[%d].Reserved277 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5299 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5299, "%d %x", "mb_DDR4R_1D[%d].Reserved278 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5300 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5300, "%d %x", "mb_DDR4R_1D[%d].Reserved279 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5301 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5301, "%d %x", "mb_DDR4R_1D[%d].Reserved27A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5302 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5302, "%d %x", "mb_DDR4R_1D[%d].Reserved27B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5303 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5303, "%d %x", "mb_DDR4R_1D[%d].Reserved27C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5304 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5304, "%d %x", "mb_DDR4R_1D[%d].Reserved27D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5305 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5305, "%d %x", "mb_DDR4R_1D[%d].Reserved27E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5306 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5306, "%d %x", "mb_DDR4R_1D[%d].Reserved27F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5307 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5307, "%d %x", "mb_DDR4R_1D[%d].Reserved280 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5308 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5308, "%d %x", "mb_DDR4R_1D[%d].Reserved281 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5309 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5309, "%d %x", "mb_DDR4R_1D[%d].Reserved282 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5310 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5310, "%d %x", "mb_DDR4R_1D[%d].Reserved283 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5311 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5311, "%d %x", "mb_DDR4R_1D[%d].Reserved284 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5312 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5312, "%d %x", "mb_DDR4R_1D[%d].Reserved285 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5313 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5313, "%d %x", "mb_DDR4R_1D[%d].Reserved286 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5314 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5314, "%d %x", "mb_DDR4R_1D[%d].Reserved287 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5315 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5315, "%d %x", "mb_DDR4R_1D[%d].Reserved288 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5316 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5316, "%d %x", "mb_DDR4R_1D[%d].Reserved289 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5317 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5317, "%d %x", "mb_DDR4R_1D[%d].Reserved28A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5318 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5318, "%d %x", "mb_DDR4R_1D[%d].Reserved28B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5319 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5319, "%d %x", "mb_DDR4R_1D[%d].Reserved28C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5320 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5320, "%d %x", "mb_DDR4R_1D[%d].Reserved28D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5321 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5321, "%d %x", "mb_DDR4R_1D[%d].Reserved28E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5322 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5322, "%d %x", "mb_DDR4R_1D[%d].Reserved28F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5323 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5323, "%d %x", "mb_DDR4R_1D[%d].Reserved290 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5324 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5324, "%d %x", "mb_DDR4R_1D[%d].Reserved291 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5325 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5325, "%d %x", "mb_DDR4R_1D[%d].Reserved292 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5326 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5326, "%d %x", "mb_DDR4R_1D[%d].Reserved293 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5327 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5327, "%d %x", "mb_DDR4R_1D[%d].Reserved294 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5328 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5328, "%d %x", "mb_DDR4R_1D[%d].Reserved295 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5329 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5329, "%d %x", "mb_DDR4R_1D[%d].Reserved296 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5330 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5330, "%d %x", "mb_DDR4R_1D[%d].Reserved297 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5331 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5331, "%d %x", "mb_DDR4R_1D[%d].Reserved298 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5332 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5332, "%d %x", "mb_DDR4R_1D[%d].Reserved299 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5333 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5333, "%d %x", "mb_DDR4R_1D[%d].Reserved29A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5334 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5334, "%d %x", "mb_DDR4R_1D[%d].Reserved29B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5335 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5335, "%d %x", "mb_DDR4R_1D[%d].Reserved29C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5336 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5336, "%d %x", "mb_DDR4R_1D[%d].Reserved29D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5337 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5337, "%d %x", "mb_DDR4R_1D[%d].Reserved29E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5338 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5338, "%d %x", "mb_DDR4R_1D[%d].Reserved29F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5339 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5339, "%d %x", "mb_DDR4R_1D[%d].Reserved2A0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5340 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5340, "%d %x", "mb_DDR4R_1D[%d].Reserved2A1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5341 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5341, "%d %x", "mb_DDR4R_1D[%d].Reserved2A2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5342 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5342, "%d %x", "mb_DDR4R_1D[%d].Reserved2A3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5343 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5343, "%d %x", "mb_DDR4R_1D[%d].Reserved2A4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5344 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5344, "%d %x", "mb_DDR4R_1D[%d].Reserved2A5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5345 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5345, "%d %x", "mb_DDR4R_1D[%d].Reserved2A6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5346 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5346, "%d %x", "mb_DDR4R_1D[%d].Reserved2A7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5347 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5347, "%d %x", "mb_DDR4R_1D[%d].Reserved2A8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5348 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5348, "%d %x", "mb_DDR4R_1D[%d].Reserved2A9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5349 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5349, "%d %x", "mb_DDR4R_1D[%d].Reserved2AA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5350 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5350, "%d %x", "mb_DDR4R_1D[%d].Reserved2AB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5351 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5351, "%d %x", "mb_DDR4R_1D[%d].Reserved2AC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5352 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5352, "%d %x", "mb_DDR4R_1D[%d].Reserved2AD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5353 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5353, "%d %x", "mb_DDR4R_1D[%d].Reserved2AE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5354 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5354, "%d %x", "mb_DDR4R_1D[%d].Reserved2AF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5355 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5355, "%d %x", "mb_DDR4R_1D[%d].Reserved2B0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5356 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5356, "%d %x", "mb_DDR4R_1D[%d].Reserved2B1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5357 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5357, "%d %x", "mb_DDR4R_1D[%d].Reserved2B2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5358 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5358, "%d %x", "mb_DDR4R_1D[%d].Reserved2B3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5359 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5359, "%d %x", "mb_DDR4R_1D[%d].Reserved2B4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5360 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5360, "%d %x", "mb_DDR4R_1D[%d].Reserved2B5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5361 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5361, "%d %x", "mb_DDR4R_1D[%d].Reserved2B6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5362 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5362, "%d %x", "mb_DDR4R_1D[%d].Reserved2B7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5363 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5363, "%d %x", "mb_DDR4R_1D[%d].Reserved2B8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5364 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5364, "%d %x", "mb_DDR4R_1D[%d].Reserved2B9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5365 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5365, "%d %x", "mb_DDR4R_1D[%d].Reserved2BA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5366 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5366, "%d %x", "mb_DDR4R_1D[%d].Reserved2BB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5367 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5367, "%d %x", "mb_DDR4R_1D[%d].Reserved2BC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5368 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5368, "%d %x", "mb_DDR4R_1D[%d].Reserved2BD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5369 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5369, "%d %x", "mb_DDR4R_1D[%d].Reserved2BE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5370 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5370, "%d %x", "mb_DDR4R_1D[%d].Reserved2BF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5371 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5371, "%d %x", "mb_DDR4R_1D[%d].Reserved2C0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5372 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5372, "%d %x", "mb_DDR4R_1D[%d].Reserved2C1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5373 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5373, "%d %x", "mb_DDR4R_1D[%d].Reserved2C2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5374 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5374, "%d %x", "mb_DDR4R_1D[%d].Reserved2C3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5375 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5375, "%d %x", "mb_DDR4R_1D[%d].Reserved2C4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5376 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5376, "%d %x", "mb_DDR4R_1D[%d].Reserved2C5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5377 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5377, "%d %x", "mb_DDR4R_1D[%d].Reserved2C6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5378 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5378, "%d %x", "mb_DDR4R_1D[%d].Reserved2C7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5379 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5379, "%d %x", "mb_DDR4R_1D[%d].Reserved2C8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5380 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5380, "%d %x", "mb_DDR4R_1D[%d].Reserved2C9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5381 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5381, "%d %x", "mb_DDR4R_1D[%d].Reserved2CA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5382 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5382, "%d %x", "mb_DDR4R_1D[%d].Reserved2CB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5383 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5383, "%d %x", "mb_DDR4R_1D[%d].Reserved2CC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5384 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5384, "%d %x", "mb_DDR4R_1D[%d].Reserved2CD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5385 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5385, "%d %x", "mb_DDR4R_1D[%d].Reserved2CE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5386 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5386, "%d %x", "mb_DDR4R_1D[%d].Reserved2CF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5387 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5387, "%d %x", "mb_DDR4R_1D[%d].Reserved2D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5388 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5388, "%d %x", "mb_DDR4R_1D[%d].Reserved2D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5389 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5389, "%d %x", "mb_DDR4R_1D[%d].Reserved2D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5390 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5390, "%d %x", "mb_DDR4R_1D[%d].Reserved2D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5391 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5391, "%d %x", "mb_DDR4R_1D[%d].Reserved2D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5392 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5392, "%d %x", "mb_DDR4R_1D[%d].Reserved2D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5393 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5393, "%d %x", "mb_DDR4R_1D[%d].Reserved2D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5394 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5394, "%d %x", "mb_DDR4R_1D[%d].Reserved2D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5395 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5395, "%d %x", "mb_DDR4R_1D[%d].Reserved2D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5396 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5396, "%d %x", "mb_DDR4R_1D[%d].Reserved2D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5397 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5397, "%d %x", "mb_DDR4R_1D[%d].Reserved2DA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5398 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5398, "%d %x", "mb_DDR4R_1D[%d].Reserved2DB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5399 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5399, "%d %x", "mb_DDR4R_1D[%d].Reserved2DC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5400 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5400, "%d %x", "mb_DDR4R_1D[%d].Reserved2DD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5401 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5401, "%d %x", "mb_DDR4R_1D[%d].Reserved2DE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5402 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5402, "%d %x", "mb_DDR4R_1D[%d].Reserved2DF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5403 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5403, "%d %x", "mb_DDR4R_1D[%d].Reserved2E0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5404 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5404, "%d %x", "mb_DDR4R_1D[%d].Reserved2E1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5405 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5405, "%d %x", "mb_DDR4R_1D[%d].Reserved2E2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5406 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5406, "%d %x", "mb_DDR4R_1D[%d].Reserved2E3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5407 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5407, "%d %x", "mb_DDR4R_1D[%d].Reserved2E4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5408 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5408, "%d %x", "mb_DDR4R_1D[%d].Reserved2E5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5409 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5409, "%d %x", "mb_DDR4R_1D[%d].Reserved2E6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5410 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5410, "%d %x", "mb_DDR4R_1D[%d].Reserved2E7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5411 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5411, "%d %x", "mb_DDR4R_1D[%d].Reserved2E8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5412 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5412, "%d %x", "mb_DDR4R_1D[%d].Reserved2E9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5413 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5413, "%d %x", "mb_DDR4R_1D[%d].Reserved2EA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5414 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5414, "%d %x", "mb_DDR4R_1D[%d].Reserved2EB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5415 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5415, "%d %x", "mb_DDR4R_1D[%d].Reserved2EC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5416 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5416, "%d %x", "mb_DDR4R_1D[%d].Reserved2ED = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5417 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5417, "%d %x", "mb_DDR4R_1D[%d].Reserved2EE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5418 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5418, "%d %x", "mb_DDR4R_1D[%d].Reserved2EF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5419 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5419, "%d %x", "mb_DDR4R_1D[%d].Reserved2F0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5420 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5420, "%d %x", "mb_DDR4R_1D[%d].Reserved2F1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5421 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5421, "%d %x", "mb_DDR4R_1D[%d].Reserved2F2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5422 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5422, "%d %x", "mb_DDR4R_1D[%d].Reserved2F3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5423 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5423, "%d %x", "mb_DDR4R_1D[%d].Reserved2F4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5424 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5424, "%d %x", "mb_DDR4R_1D[%d].Reserved2F5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5425 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5425, "%d %x", "mb_DDR4R_1D[%d].Reserved2F6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5426 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5426, "%d %x", "mb_DDR4R_1D[%d].Reserved2F7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5427 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5427, "%d %x", "mb_DDR4R_1D[%d].Reserved2F8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5428 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5428, "%d %x", "mb_DDR4R_1D[%d].Reserved2F9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5429 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5429, "%d %x", "mb_DDR4R_1D[%d].Reserved2FA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5430 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5430, "%d %x", "mb_DDR4R_1D[%d].Reserved2FB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5431 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5431, "%d %x", "mb_DDR4R_1D[%d].Reserved2FC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5432 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5432, "%d %x", "mb_DDR4R_1D[%d].Reserved2FD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5433 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5433, "%d %x", "mb_DDR4R_1D[%d].Reserved2FE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5434 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5434, "%d %x", "mb_DDR4R_1D[%d].Reserved2FF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5435 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5435, "%d %x", "mb_DDR4R_1D[%d].Reserved300 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5436 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5436, "%d %x", "mb_DDR4R_1D[%d].Reserved301 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5437 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5437, "%d %x", "mb_DDR4R_1D[%d].Reserved302 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5438 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5438, "%d %x", "mb_DDR4R_1D[%d].Reserved303 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5439 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5439, "%d %x", "mb_DDR4R_1D[%d].Reserved304 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5440 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5440, "%d %x", "mb_DDR4R_1D[%d].Reserved305 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5441 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5441, "%d %x", "mb_DDR4R_1D[%d].Reserved306 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5442 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5442, "%d %x", "mb_DDR4R_1D[%d].Reserved307 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5443 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5443, "%d %x", "mb_DDR4R_1D[%d].Reserved308 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5444 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5444, "%d %x", "mb_DDR4R_1D[%d].Reserved309 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5445 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5445, "%d %x", "mb_DDR4R_1D[%d].Reserved30A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5446 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5446, "%d %x", "mb_DDR4R_1D[%d].Reserved30B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5447 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5447, "%d %x", "mb_DDR4R_1D[%d].Reserved30C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5448 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5448, "%d %x", "mb_DDR4R_1D[%d].Reserved30D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5449 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5449, "%d %x", "mb_DDR4R_1D[%d].Reserved30E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5450 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5450, "%d %x", "mb_DDR4R_1D[%d].Reserved30F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5451 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5451, "%d %x", "mb_DDR4R_1D[%d].Reserved310 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5452 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5452, "%d %x", "mb_DDR4R_1D[%d].Reserved311 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5453 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5453, "%d %x", "mb_DDR4R_1D[%d].Reserved312 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5454 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5454, "%d %x", "mb_DDR4R_1D[%d].Reserved313 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5455 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5455, "%d %x", "mb_DDR4R_1D[%d].Reserved314 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5456 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5456, "%d %x", "mb_DDR4R_1D[%d].Reserved315 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5457 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5457, "%d %x", "mb_DDR4R_1D[%d].Reserved316 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5458 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5458, "%d %x", "mb_DDR4R_1D[%d].Reserved317 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5459 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5459, "%d %x", "mb_DDR4R_1D[%d].Reserved318 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5460 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5460, "%d %x", "mb_DDR4R_1D[%d].Reserved319 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5461 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5461, "%d %x", "mb_DDR4R_1D[%d].Reserved31A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5462 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5462, "%d %x", "mb_DDR4R_1D[%d].Reserved31B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5463 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5463, "%d %x", "mb_DDR4R_1D[%d].Reserved31C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5464 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5464, "%d %x", "mb_DDR4R_1D[%d].Reserved31D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5465 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5465, "%d %x", "mb_DDR4R_1D[%d].Reserved31E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5466 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5466, "%d %x", "mb_DDR4R_1D[%d].Reserved31F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5467 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5467, "%d %x", "mb_DDR4R_1D[%d].Reserved320 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5468 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5468, "%d %x", "mb_DDR4R_1D[%d].Reserved321 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5469 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5469, "%d %x", "mb_DDR4R_1D[%d].Reserved322 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5470 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5470, "%d %x", "mb_DDR4R_1D[%d].Reserved323 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5471 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5471, "%d %x", "mb_DDR4R_1D[%d].Reserved324 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5472 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5472, "%d %x", "mb_DDR4R_1D[%d].Reserved325 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5473 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5473, "%d %x", "mb_DDR4R_1D[%d].Reserved326 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5474 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5474, "%d %x", "mb_DDR4R_1D[%d].Reserved327 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5475 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5475, "%d %x", "mb_DDR4R_1D[%d].Reserved328 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5476 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5476, "%d %x", "mb_DDR4R_1D[%d].Reserved329 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5477 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5477, "%d %x", "mb_DDR4R_1D[%d].Reserved32A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5478 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5478, "%d %x", "mb_DDR4R_1D[%d].Reserved32B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5479 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5479, "%d %x", "mb_DDR4R_1D[%d].Reserved32C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5480 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5480, "%d %x", "mb_DDR4R_1D[%d].Reserved32D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5481 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5481, "%d %x", "mb_DDR4R_1D[%d].Reserved32E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5482 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5482, "%d %x", "mb_DDR4R_1D[%d].Reserved32F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5483 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5483, "%d %x", "mb_DDR4R_1D[%d].Reserved330 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5484 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5484, "%d %x", "mb_DDR4R_1D[%d].Reserved331 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5485 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5485, "%d %x", "mb_DDR4R_1D[%d].Reserved332 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5486 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5486, "%d %x", "mb_DDR4R_1D[%d].Reserved333 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5487 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5487, "%d %x", "mb_DDR4R_1D[%d].Reserved334 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5488 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5488, "%d %x", "mb_DDR4R_1D[%d].Reserved335 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5489 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5489, "%d %x", "mb_DDR4R_1D[%d].Reserved336 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5490 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5490, "%d %x", "mb_DDR4R_1D[%d].Reserved337 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5491 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5491, "%d %x", "mb_DDR4R_1D[%d].Reserved338 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5492 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5492, "%d %x", "mb_DDR4R_1D[%d].Reserved339 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5493 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5493, "%d %x", "mb_DDR4R_1D[%d].Reserved33A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5494 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5494, "%d %x", "mb_DDR4R_1D[%d].Reserved33B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5495 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5495, "%d %x", "mb_DDR4R_1D[%d].Reserved33C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5496 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5496, "%d %x", "mb_DDR4R_1D[%d].Reserved33D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5497 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5497, "%d %x", "mb_DDR4R_1D[%d].Reserved33E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5498 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5498, "%d %x", "mb_DDR4R_1D[%d].Reserved33F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5499 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5499, "%d %x", "mb_DDR4R_1D[%d].Reserved340 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5500 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5500, "%d %x", "mb_DDR4R_1D[%d].Reserved341 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5501 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5501, "%d %x", "mb_DDR4R_1D[%d].Reserved342 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5502 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5502, "%d %x", "mb_DDR4R_1D[%d].Reserved343 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5503 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5503, "%d %x", "mb_DDR4R_1D[%d].Reserved344 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5504 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5504, "%d %x", "mb_DDR4R_1D[%d].Reserved345 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5505 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5505, "%d %x", "mb_DDR4R_1D[%d].Reserved346 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5506 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5506, "%d %x", "mb_DDR4R_1D[%d].Reserved347 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5507 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5507, "%d %x", "mb_DDR4R_1D[%d].Reserved348 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5508 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5508, "%d %x", "mb_DDR4R_1D[%d].Reserved349 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5509 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5509, "%d %x", "mb_DDR4R_1D[%d].Reserved34A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5510 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5510, "%d %x", "mb_DDR4R_1D[%d].Reserved34B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5511 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5511, "%d %x", "mb_DDR4R_1D[%d].Reserved34C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5512 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5512, "%d %x", "mb_DDR4R_1D[%d].Reserved34D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5513 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5513, "%d %x", "mb_DDR4R_1D[%d].Reserved34E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5514 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5514, "%d %x", "mb_DDR4R_1D[%d].Reserved34F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5515 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5515, "%d %x", "mb_DDR4R_1D[%d].Reserved350 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5516 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5516, "%d %x", "mb_DDR4R_1D[%d].Reserved351 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5517 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5517, "%d %x", "mb_DDR4R_1D[%d].Reserved352 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5518 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5518, "%d %x", "mb_DDR4R_1D[%d].Reserved353 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5519 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5519, "%d %x", "mb_DDR4R_1D[%d].Reserved354 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5520 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5520, "%d %x", "mb_DDR4R_1D[%d].Reserved355 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5521 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5521, "%d %x", "mb_DDR4R_1D[%d].Reserved356 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5522 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5522, "%d %x", "mb_DDR4R_1D[%d].Reserved357 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5523 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5523, "%d %x", "mb_DDR4R_1D[%d].Reserved358 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5524 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5524, "%d %x", "mb_DDR4R_1D[%d].Reserved359 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5525 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5525, "%d %x", "mb_DDR4R_1D[%d].Reserved35A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5526 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5526, "%d %x", "mb_DDR4R_1D[%d].Reserved35B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5527 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5527, "%d %x", "mb_DDR4R_1D[%d].Reserved35C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5528 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5528, "%d %x", "mb_DDR4R_1D[%d].Reserved35D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5529 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5529, "%d %x", "mb_DDR4R_1D[%d].Reserved35E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5530 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5530, "%d %x", "mb_DDR4R_1D[%d].Reserved35F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5531 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5531, "%d %x", "mb_DDR4R_1D[%d].Reserved360 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5532 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5532, "%d %x", "mb_DDR4R_1D[%d].Reserved361 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5533 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5533, "%d %x", "mb_DDR4R_1D[%d].Reserved362 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5534 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5534, "%d %x", "mb_DDR4R_1D[%d].Reserved363 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5535 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5535, "%d %x", "mb_DDR4R_1D[%d].Reserved364 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5536 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5536, "%d %x", "mb_DDR4R_1D[%d].Reserved365 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5537 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5537, "%d %x", "mb_DDR4R_1D[%d].Reserved366 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5538 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5538, "%d %x", "mb_DDR4R_1D[%d].Reserved367 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5539 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5539, "%d %x", "mb_DDR4R_1D[%d].Reserved368 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5540 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5540, "%d %x", "mb_DDR4R_1D[%d].Reserved369 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5541 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5541, "%d %x", "mb_DDR4R_1D[%d].Reserved36A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5542 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5542, "%d %x", "mb_DDR4R_1D[%d].Reserved36B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5543 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5543, "%d %x", "mb_DDR4R_1D[%d].Reserved36C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5544 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5544, "%d %x", "mb_DDR4R_1D[%d].Reserved36D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5545 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5545, "%d %x", "mb_DDR4R_1D[%d].Reserved36E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5546 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5546, "%d %x", "mb_DDR4R_1D[%d].Reserved36F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5547 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5547, "%d %x", "mb_DDR4R_1D[%d].Reserved370 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5548 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5548, "%d %x", "mb_DDR4R_1D[%d].Reserved371 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5549 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5549, "%d %x", "mb_DDR4R_1D[%d].Reserved372 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5550 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5550, "%d %x", "mb_DDR4R_1D[%d].Reserved373 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5551 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5551, "%d %x", "mb_DDR4R_1D[%d].Reserved374 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5552 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5552, "%d %x", "mb_DDR4R_1D[%d].Reserved375 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5553 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5553, "%d %x", "mb_DDR4R_1D[%d].Reserved376 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5554 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5554, "%d %x", "mb_DDR4R_1D[%d].Reserved377 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5555 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5555, "%d %x", "mb_DDR4R_1D[%d].Reserved378 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5556 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5556, "%d %x", "mb_DDR4R_1D[%d].Reserved379 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5557 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5557, "%d %x", "mb_DDR4R_1D[%d].Reserved37A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5558 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5558, "%d %x", "mb_DDR4R_1D[%d].Reserved37B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5559 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5559, "%d %x", "mb_DDR4R_1D[%d].Reserved37C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5560 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5560, "%d %x", "mb_DDR4R_1D[%d].Reserved37D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5561 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5561, "%d %x", "mb_DDR4R_1D[%d].Reserved37E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5562 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5562, "%d %x", "mb_DDR4R_1D[%d].Reserved37F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5563 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5563, "%d %x", "mb_DDR4R_1D[%d].Reserved380 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5564 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5564, "%d %x", "mb_DDR4R_1D[%d].Reserved381 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5565 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5565, "%d %x", "mb_DDR4R_1D[%d].Reserved382 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5566 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5566, "%d %x", "mb_DDR4R_1D[%d].Reserved383 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5567 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5567, "%d %x", "mb_DDR4R_1D[%d].Reserved384 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5568 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5568, "%d %x", "mb_DDR4R_1D[%d].Reserved385 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5569 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5569, "%d %x", "mb_DDR4R_1D[%d].Reserved386 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5570 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5570, "%d %x", "mb_DDR4R_1D[%d].Reserved387 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5571 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5571, "%d %x", "mb_DDR4R_1D[%d].Reserved388 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5572 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5572, "%d %x", "mb_DDR4R_1D[%d].Reserved389 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5573 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5573, "%d %x", "mb_DDR4R_1D[%d].Reserved38A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5574 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5574, "%d %x", "mb_DDR4R_1D[%d].Reserved38B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5575 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5575, "%d %x", "mb_DDR4R_1D[%d].Reserved38C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5576 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5576, "%d %x", "mb_DDR4R_1D[%d].Reserved38D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5577 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5577, "%d %x", "mb_DDR4R_1D[%d].Reserved38E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5578 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5578, "%d %x", "mb_DDR4R_1D[%d].Reserved38F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5579 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5579, "%d %x", "mb_DDR4R_1D[%d].Reserved390 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5580 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5580, "%d %x", "mb_DDR4R_1D[%d].Reserved391 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5581 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5581, "%d %x", "mb_DDR4R_1D[%d].Reserved392 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5582 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5582, "%d %x", "mb_DDR4R_1D[%d].Reserved393 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5583 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5583, "%d %x", "mb_DDR4R_1D[%d].Reserved394 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5584 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5584, "%d %x", "mb_DDR4R_1D[%d].Reserved395 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5585 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5585, "%d %x", "mb_DDR4R_1D[%d].Reserved396 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5586 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5586, "%d %x", "mb_DDR4R_1D[%d].Reserved397 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5587 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5587, "%d %x", "mb_DDR4R_1D[%d].Reserved398 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5588 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5588, "%d %x", "mb_DDR4R_1D[%d].Reserved399 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5589 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5589, "%d %x", "mb_DDR4R_1D[%d].Reserved39A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5590 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5590, "%d %x", "mb_DDR4R_1D[%d].Reserved39B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5591 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5591, "%d %x", "mb_DDR4R_1D[%d].Reserved39C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5592 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5592, "%d %x", "mb_DDR4R_1D[%d].Reserved39D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5593 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5593, "%d %x", "mb_DDR4R_1D[%d].Reserved39E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5594 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5594, "%d %x", "mb_DDR4R_1D[%d].Reserved39F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5595 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5595, "%d %x", "mb_DDR4R_1D[%d].Reserved3A0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5596 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5596, "%d %x", "mb_DDR4R_1D[%d].Reserved3A1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5597 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5597, "%d %x", "mb_DDR4R_1D[%d].Reserved3A2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5598 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5598, "%d %x", "mb_DDR4R_1D[%d].Reserved3A3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5599 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5599, "%d %x", "mb_DDR4R_1D[%d].Reserved3A4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5600 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5600, "%d %x", "mb_DDR4R_1D[%d].Reserved3A5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5601 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5601, "%d %x", "mb_DDR4R_1D[%d].Reserved3A6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5602 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5602, "%d %x", "mb_DDR4R_1D[%d].Reserved3A7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5603 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5603, "%d %x", "mb_DDR4R_1D[%d].Reserved3A8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5604 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5604, "%d %x", "mb_DDR4R_1D[%d].Reserved3A9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5605 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5605, "%d %x", "mb_DDR4R_1D[%d].Reserved3AA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5606 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5606, "%d %x", "mb_DDR4R_1D[%d].Reserved3AB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5607 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5607, "%d %x", "mb_DDR4R_1D[%d].Reserved3AC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5608 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5608, "%d %x", "mb_DDR4R_1D[%d].Reserved3AD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5609 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5609, "%d %x", "mb_DDR4R_1D[%d].Reserved3AE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5610 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5610, "%d %x", "mb_DDR4R_1D[%d].Reserved3AF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5611 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5611, "%d %x", "mb_DDR4R_1D[%d].Reserved3B0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5612 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5612, "%d %x", "mb_DDR4R_1D[%d].Reserved3B1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5613 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5613, "%d %x", "mb_DDR4R_1D[%d].Reserved3B2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5614 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5614, "%d %x", "mb_DDR4R_1D[%d].Reserved3B3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5615 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5615, "%d %x", "mb_DDR4R_1D[%d].Reserved3B4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5616 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5616, "%d %x", "mb_DDR4R_1D[%d].Reserved3B5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5617 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5617, "%d %x", "mb_DDR4R_1D[%d].Reserved3B6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5618 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5618, "%d %x", "mb_DDR4R_1D[%d].Reserved3B7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5619 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5619, "%d %x", "mb_DDR4R_1D[%d].Reserved3B8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5620 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5620, "%d %x", "mb_DDR4R_1D[%d].Reserved3B9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5621 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5621, "%d %x", "mb_DDR4R_1D[%d].Reserved3BA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5622 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5622, "%d %x", "mb_DDR4R_1D[%d].Reserved3BB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5623 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5623, "%d %x", "mb_DDR4R_1D[%d].Reserved3BC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5624 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5624, "%d %x", "mb_DDR4R_1D[%d].Reserved3BD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5625 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5625, "%d %x", "mb_DDR4R_1D[%d].Reserved3BE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5626 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5626, "%d %x", "mb_DDR4R_1D[%d].Reserved3BF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5627 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5627, "%d %x", "mb_DDR4R_1D[%d].Reserved3C0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5628 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5628, "%d %x", "mb_DDR4R_1D[%d].Reserved3C1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5629 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5629, "%d %x", "mb_DDR4R_1D[%d].Reserved3C2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5630 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5630, "%d %x", "mb_DDR4R_1D[%d].Reserved3C3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5631 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5631, "%d %x", "mb_DDR4R_1D[%d].Reserved3C4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5632 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5632, "%d %x", "mb_DDR4R_1D[%d].Reserved3C5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5633 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5633, "%d %x", "mb_DDR4R_1D[%d].Reserved3C6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5634 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5634, "%d %x", "mb_DDR4R_1D[%d].Reserved3C7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5635 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5635, "%d %x", "mb_DDR4R_1D[%d].Reserved3C8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5636 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5636, "%d %x", "mb_DDR4R_1D[%d].Reserved3C9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5637 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5637, "%d %x", "mb_DDR4R_1D[%d].Reserved3CA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5638 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5638, "%d %x", "mb_DDR4R_1D[%d].Reserved3CB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5639 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5639, "%d %x", "mb_DDR4R_1D[%d].Reserved3CC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5640 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5640, "%d %x", "mb_DDR4R_1D[%d].Reserved3CD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5641 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5641, "%d %x", "mb_DDR4R_1D[%d].Reserved3CE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5642 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5642, "%d %x", "mb_DDR4R_1D[%d].Reserved3CF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5643 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5643, "%d %x", "mb_DDR4R_1D[%d].Reserved3D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5644 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5644, "%d %x", "mb_DDR4R_1D[%d].Reserved3D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5645 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5645, "%d %x", "mb_DDR4R_1D[%d].Reserved3D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5646 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5646, "%d %x", "mb_DDR4R_1D[%d].Reserved3D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5647 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5647, "%d %x", "mb_DDR4R_1D[%d].Reserved3D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5648 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5648, "%d %x", "mb_DDR4R_1D[%d].Reserved3D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5649 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5649, "%d %x", "mb_DDR4R_1D[%d].Reserved3D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5650 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5650, "%d %x", "mb_DDR4R_1D[%d].Reserved3D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5651 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5651, "%d %x", "mb_DDR4R_1D[%d].Reserved3D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5652 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5652, "%d %x", "mb_DDR4R_1D[%d].Reserved3D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5653 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5653, "%d %x", "mb_DDR4R_1D[%d].Reserved3DA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5654 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5654, "%d %x", "mb_DDR4R_1D[%d].Reserved3DB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5655 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5655, "%d %x", "mb_DDR4R_1D[%d].Reserved3DC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5656 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5656, "%d %x", "mb_DDR4R_1D[%d].Reserved3DD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5657 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5657, "%d %x", "mb_DDR4R_1D[%d].Reserved3DE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5658 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5658, "%d %x", "mb_DDR4R_1D[%d].Reserved3DF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5659 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5659, "%d %x", "mb_DDR4R_1D[%d].Reserved3E0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5660 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5660, "%d %x", "mb_DDR4R_1D[%d].Reserved3E1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5661 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5661, "%d %x", "mb_DDR4R_1D[%d].Reserved3E2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5662 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5662, "%d %x", "mb_DDR4R_1D[%d].Reserved3E3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5663 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5663, "%d %x", "mb_DDR4R_1D[%d].Reserved3E4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5664 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5664, "%d %x", "mb_DDR4R_1D[%d].Reserved3E5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5665 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5665, "%d %x", "mb_DDR4R_1D[%d].Reserved3E6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5666 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5666, "%d %x", "mb_DDR4R_1D[%d].Reserved3E7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5667 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5667, "%d %x", "mb_DDR4R_1D[%d].Reserved3E8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5668 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5668, "%d %x", "mb_DDR4R_1D[%d].Reserved3E9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5669 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5669, "%d %x", "mb_DDR4R_1D[%d].Reserved3EA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5670 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5670, "%d %x", "mb_DDR4R_1D[%d].Reserved3EB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5671 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5671, "%d %x", "mb_DDR4R_1D[%d].Reserved3EC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5672 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5672, "%d %x", "mb_DDR4R_1D[%d].Reserved3ED = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5673 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5673, "%d %x", "mb_DDR4R_1D[%d].Reserved3EE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5674 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5674, "%d %x", "mb_DDR4R_1D[%d].Reserved3EF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5675 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5675, "%d %x", "mb_DDR4R_1D[%d].Reserved3F0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5676 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5676, "%d %x", "mb_DDR4R_1D[%d].Reserved3F1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5677 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5677, "%d %x", "mb_DDR4R_1D[%d].Reserved3F2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5678 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5678, "%d %x", "mb_DDR4R_1D[%d].Reserved3F3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5679 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5679, "%d %x", "mb_DDR4R_1D[%d].Reserved3F4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5680 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5680, "%d %x", "mb_DDR4R_1D[%d].Reserved3F5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5681 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5681, "%d %x", "mb_DDR4R_1D[%d].ALT_CAS_L = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5682 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5682, "%d %x", "mb_DDR4R_1D[%d].ALT_WCAS_L = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5683 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5683, "%d %x", "mb_DDR4R_1D[%d].D4Misc = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5684 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5684, "%d %x", "mb_DDR4R_2D[%d].Reserved00 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5685 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5685, "%d %x", "mb_DDR4R_2D[%d].MsgMisc = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5686 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5686, "%d %x", "mb_DDR4R_2D[%d].PmuRevision = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5687 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5687, "%d %x", "mb_DDR4R_2D[%d].Pstate = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5688 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5688, "%d %x", "mb_DDR4R_2D[%d].PllBypassEn = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5689 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5689, "%d %x", "mb_DDR4R_2D[%d].DRAMFreq = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5690 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5690, "%d %x", "mb_DDR4R_2D[%d].DfiFreqRatio = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5691 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5691, "%d %x", "mb_DDR4R_2D[%d].BPZNResVal = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5692 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5692, "%d %x", "mb_DDR4R_2D[%d].PhyOdtImpedance = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5693 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5693, "%d %x", "mb_DDR4R_2D[%d].PhyDrvImpedance = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5694 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5694, "%d %x", "mb_DDR4R_2D[%d].PhyVref = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5695 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5695, "%d %x", "mb_DDR4R_2D[%d].DramType = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5696 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5696, "%d %x", "mb_DDR4R_2D[%d].DisabledDbyte = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5697 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5697, "%d %x", "mb_DDR4R_2D[%d].EnabledDQs = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5698 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5698, "%d %x", "mb_DDR4R_2D[%d].CsPresent = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5699 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5699, "%d %x", "mb_DDR4R_2D[%d].CsPresentD0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5700 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5700, "%d %x", "mb_DDR4R_2D[%d].CsPresentD1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5701 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5701, "%d %x", "mb_DDR4R_2D[%d].AddrMirror = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5702 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5702, "%d %x", "mb_DDR4R_2D[%d].CsTestFail = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5703 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5703, "%d %x", "mb_DDR4R_2D[%d].PhyCfg = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5704 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5704, "%d %x", "mb_DDR4R_2D[%d].SequenceCtrl = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5705 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5705, "%d %x", "mb_DDR4R_2D[%d].HdtCtrl = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5706 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5706, "%d %x", "mb_DDR4R_2D[%d].RX2D_TrainOpt = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5707 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5707, "%d %x", "mb_DDR4R_2D[%d].TX2D_TrainOpt = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5708 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5708, "%d %x", "mb_DDR4R_2D[%d].Share2DVrefResult = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5709 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5709, "%d %x", "mb_DDR4R_2D[%d].Delay_Weight2D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5710 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5710, "%d %x", "mb_DDR4R_2D[%d].Voltage_Weight2D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5711 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5711, "%d %x", "mb_DDR4R_2D[%d].Reserved1E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5712 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5712, "%d %x", "mb_DDR4R_2D[%d].Reserved1F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5713 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5713, "%d %x", "mb_DDR4R_2D[%d].Reserved20 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5714 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5714, "%d %x", "mb_DDR4R_2D[%d].Reserved21 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5715 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5715, "%d %x", "mb_DDR4R_2D[%d].PhyConfigOverride = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5716 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5716, "%d %x", "mb_DDR4R_2D[%d].DFIMRLMargin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5717 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5717, "%d %x", "mb_DDR4R_2D[%d].R0_RxClkDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5718 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5718, "%d %x", "mb_DDR4R_2D[%d].R0_VrefDac_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5719 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5719, "%d %x", "mb_DDR4R_2D[%d].R0_TxDqDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5720 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5720, "%d %x", "mb_DDR4R_2D[%d].R0_DeviceVref_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5721 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5721, "%d %x", "mb_DDR4R_2D[%d].Reserved29 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5722 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5722, "%d %x", "mb_DDR4R_2D[%d].Reserved2A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5723 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5723, "%d %x", "mb_DDR4R_2D[%d].Reserved2B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5724 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5724, "%d %x", "mb_DDR4R_2D[%d].Reserved2C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5725 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5725, "%d %x", "mb_DDR4R_2D[%d].Reserved2D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5726 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5726, "%d %x", "mb_DDR4R_2D[%d].Reserved2E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5727 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5727, "%d %x", "mb_DDR4R_2D[%d].Reserved2F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5728 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5728, "%d %x", "mb_DDR4R_2D[%d].Reserved30 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5729 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5729, "%d %x", "mb_DDR4R_2D[%d].Reserved31 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5730 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5730, "%d %x", "mb_DDR4R_2D[%d].Reserved32 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5731 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5731, "%d %x", "mb_DDR4R_2D[%d].R1_RxClkDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5732 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5732, "%d %x", "mb_DDR4R_2D[%d].R1_VrefDac_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5733 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5733, "%d %x", "mb_DDR4R_2D[%d].R1_TxDqDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5734 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5734, "%d %x", "mb_DDR4R_2D[%d].R1_DeviceVref_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5735 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5735, "%d %x", "mb_DDR4R_2D[%d].Reserved37 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5736 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5736, "%d %x", "mb_DDR4R_2D[%d].Reserved38 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5737 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5737, "%d %x", "mb_DDR4R_2D[%d].Reserved39 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5738 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5738, "%d %x", "mb_DDR4R_2D[%d].Reserved3A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5739 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5739, "%d %x", "mb_DDR4R_2D[%d].Reserved3B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5740 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5740, "%d %x", "mb_DDR4R_2D[%d].Reserved3C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5741 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5741, "%d %x", "mb_DDR4R_2D[%d].Reserved3D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5742 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5742, "%d %x", "mb_DDR4R_2D[%d].Reserved3E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5743 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5743, "%d %x", "mb_DDR4R_2D[%d].Reserved3F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5744 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5744, "%d %x", "mb_DDR4R_2D[%d].Reserved40 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5745 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5745, "%d %x", "mb_DDR4R_2D[%d].R2_RxClkDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5746 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5746, "%d %x", "mb_DDR4R_2D[%d].R2_VrefDac_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5747 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5747, "%d %x", "mb_DDR4R_2D[%d].R2_TxDqDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5748 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5748, "%d %x", "mb_DDR4R_2D[%d].R2_DeviceVref_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5749 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5749, "%d %x", "mb_DDR4R_2D[%d].Reserved45 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5750 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5750, "%d %x", "mb_DDR4R_2D[%d].Reserved46 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5751 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5751, "%d %x", "mb_DDR4R_2D[%d].Reserved47 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5752 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5752, "%d %x", "mb_DDR4R_2D[%d].Reserved48 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5753 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5753, "%d %x", "mb_DDR4R_2D[%d].Reserved49 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5754 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5754, "%d %x", "mb_DDR4R_2D[%d].Reserved4A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5755 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5755, "%d %x", "mb_DDR4R_2D[%d].Reserved4B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5756 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5756, "%d %x", "mb_DDR4R_2D[%d].Reserved4C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5757 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5757, "%d %x", "mb_DDR4R_2D[%d].Reserved4D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5758 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5758, "%d %x", "mb_DDR4R_2D[%d].Reserved4E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5759 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5759, "%d %x", "mb_DDR4R_2D[%d].R3_RxClkDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5760 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5760, "%d %x", "mb_DDR4R_2D[%d].R3_VrefDac_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5761 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5761, "%d %x", "mb_DDR4R_2D[%d].R3_TxDqDly_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5762 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5762, "%d %x", "mb_DDR4R_2D[%d].R3_DeviceVref_Margin = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5763 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5763, "%d %x", "mb_DDR4R_2D[%d].Reserved53 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5764 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5764, "%d %x", "mb_DDR4R_2D[%d].Reserved54 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5765 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5765, "%d %x", "mb_DDR4R_2D[%d].Reserved55 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5766 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5766, "%d %x", "mb_DDR4R_2D[%d].Reserved56 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5767 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5767, "%d %x", "mb_DDR4R_2D[%d].Reserved57 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5768 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5768, "%d %x", "mb_DDR4R_2D[%d].Reserved58 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5769 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5769, "%d %x", "mb_DDR4R_2D[%d].Reserved59 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5770 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5770, "%d %x", "mb_DDR4R_2D[%d].Reserved5A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5771 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5771, "%d %x", "mb_DDR4R_2D[%d].Reserved5B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5772 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5772, "%d %x", "mb_DDR4R_2D[%d].Reserved5C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5773 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5773, "%d %x", "mb_DDR4R_2D[%d].Reserved5D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5774 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5774, "%d %x", "mb_DDR4R_2D[%d].MR0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5775 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5775, "%d %x", "mb_DDR4R_2D[%d].MR1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5776 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5776, "%d %x", "mb_DDR4R_2D[%d].MR2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5777 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5777, "%d %x", "mb_DDR4R_2D[%d].MR3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5778 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5778, "%d %x", "mb_DDR4R_2D[%d].MR4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5779 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5779, "%d %x", "mb_DDR4R_2D[%d].MR5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5780 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5780, "%d %x", "mb_DDR4R_2D[%d].MR6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5781 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5781, "%d %x", "mb_DDR4R_2D[%d].X16Present = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5782 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5782, "%d %x", "mb_DDR4R_2D[%d].CsSetupGDDec = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5783 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5783, "%d %x", "mb_DDR4R_2D[%d].RTT_NOM_WR_PARK0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5784 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5784, "%d %x", "mb_DDR4R_2D[%d].RTT_NOM_WR_PARK1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5785 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5785, "%d %x", "mb_DDR4R_2D[%d].RTT_NOM_WR_PARK2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5786 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5786, "%d %x", "mb_DDR4R_2D[%d].RTT_NOM_WR_PARK3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5787 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5787, "%d %x", "mb_DDR4R_2D[%d].RTT_NOM_WR_PARK4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5788 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5788, "%d %x", "mb_DDR4R_2D[%d].RTT_NOM_WR_PARK5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5789 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5789, "%d %x", "mb_DDR4R_2D[%d].RTT_NOM_WR_PARK6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5790 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5790, "%d %x", "mb_DDR4R_2D[%d].RTT_NOM_WR_PARK7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5791 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5791, "%d %x", "mb_DDR4R_2D[%d].AcsmOdtCtrl0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5792 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5792, "%d %x", "mb_DDR4R_2D[%d].AcsmOdtCtrl1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5793 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5793, "%d %x", "mb_DDR4R_2D[%d].AcsmOdtCtrl2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5794 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5794, "%d %x", "mb_DDR4R_2D[%d].AcsmOdtCtrl3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5795 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5795, "%d %x", "mb_DDR4R_2D[%d].AcsmOdtCtrl4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5796 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5796, "%d %x", "mb_DDR4R_2D[%d].AcsmOdtCtrl5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5797 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5797, "%d %x", "mb_DDR4R_2D[%d].AcsmOdtCtrl6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5798 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5798, "%d %x", "mb_DDR4R_2D[%d].AcsmOdtCtrl7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5799 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5799, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5800 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5800, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5801 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5801, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5802 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5802, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5803 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5803, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5804 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5804, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5805 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5805, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5806 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5806, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5807 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5807, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5808 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5808, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5809 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5809, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5810 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5810, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5811 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5811, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5812 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5812, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5813 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5813, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5814 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5814, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5815 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5815, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5816 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5816, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5817 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5817, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5818 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5818, "%d %x", "mb_DDR4R_2D[%d].VrefDqR0Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5819 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5819, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5820 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5820, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5821 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5821, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5822 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5822, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5823 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5823, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5824 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5824, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5825 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5825, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5826 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5826, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5827 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5827, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5828 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5828, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5829 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5829, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5830 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5830, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5831 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5831, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5832 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5832, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5833 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5833, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5834 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5834, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5835 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5835, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5836 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5836, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5837 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5837, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5838 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5838, "%d %x", "mb_DDR4R_2D[%d].VrefDqR1Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5839 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5839, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5840 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5840, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5841 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5841, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5842 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5842, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5843 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5843, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5844 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5844, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5845 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5845, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5846 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5846, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5847 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5847, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5848 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5848, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5849 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5849, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5850 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5850, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5851 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5851, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5852 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5852, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5853 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5853, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5854 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5854, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5855 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5855, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5856 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5856, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5857 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5857, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5858 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5858, "%d %x", "mb_DDR4R_2D[%d].VrefDqR2Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5859 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5859, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5860 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5860, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5861 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5861, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5862 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5862, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5863 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5863, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5864 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5864, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5865 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5865, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5866 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5866, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5867 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5867, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5868 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5868, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5869 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5869, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib10 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5870 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5870, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib11 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5871 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5871, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib12 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5872 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5872, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib13 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5873 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5873, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib14 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5874 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5874, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib15 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5875 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5875, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib16 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5876 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5876, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib17 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5877 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5877, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib18 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5878 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5878, "%d %x", "mb_DDR4R_2D[%d].VrefDqR3Nib19 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5879 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5879, "%d %x", "mb_DDR4R_2D[%d].F0RC00_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5880 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5880, "%d %x", "mb_DDR4R_2D[%d].F0RC01_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5881 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5881, "%d %x", "mb_DDR4R_2D[%d].F0RC02_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5882 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5882, "%d %x", "mb_DDR4R_2D[%d].F0RC03_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5883 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5883, "%d %x", "mb_DDR4R_2D[%d].F0RC04_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5884 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5884, "%d %x", "mb_DDR4R_2D[%d].F0RC05_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5885 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5885, "%d %x", "mb_DDR4R_2D[%d].F0RC06_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5886 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5886, "%d %x", "mb_DDR4R_2D[%d].F0RC07_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5887 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5887, "%d %x", "mb_DDR4R_2D[%d].F0RC08_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5888 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5888, "%d %x", "mb_DDR4R_2D[%d].F0RC09_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5889 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5889, "%d %x", "mb_DDR4R_2D[%d].F0RC0A_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5890 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5890, "%d %x", "mb_DDR4R_2D[%d].F0RC0B_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5891 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5891, "%d %x", "mb_DDR4R_2D[%d].F0RC0C_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5892 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5892, "%d %x", "mb_DDR4R_2D[%d].F0RC0D_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5893 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5893, "%d %x", "mb_DDR4R_2D[%d].F0RC0E_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5894 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5894, "%d %x", "mb_DDR4R_2D[%d].F0RC0F_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5895 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5895, "%d %x", "mb_DDR4R_2D[%d].F0RC1x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5896 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5896, "%d %x", "mb_DDR4R_2D[%d].F0RC2x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5897 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5897, "%d %x", "mb_DDR4R_2D[%d].F0RC3x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5898 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5898, "%d %x", "mb_DDR4R_2D[%d].F0RC4x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5899 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5899, "%d %x", "mb_DDR4R_2D[%d].F0RC5x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5900 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5900, "%d %x", "mb_DDR4R_2D[%d].F0RC6x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5901 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5901, "%d %x", "mb_DDR4R_2D[%d].F0RC7x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5902 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5902, "%d %x", "mb_DDR4R_2D[%d].F0RC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5903 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5903, "%d %x", "mb_DDR4R_2D[%d].F0RC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5904 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5904, "%d %x", "mb_DDR4R_2D[%d].F0RCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5905 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5905, "%d %x", "mb_DDR4R_2D[%d].F0RCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5906 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5906, "%d %x", "mb_DDR4R_2D[%d].F1RC00_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5907 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5907, "%d %x", "mb_DDR4R_2D[%d].F1RC01_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5908 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5908, "%d %x", "mb_DDR4R_2D[%d].F1RC02_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5909 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5909, "%d %x", "mb_DDR4R_2D[%d].F1RC03_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5910 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5910, "%d %x", "mb_DDR4R_2D[%d].F1RC04_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5911 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5911, "%d %x", "mb_DDR4R_2D[%d].F1RC05_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5912 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5912, "%d %x", "mb_DDR4R_2D[%d].F1RC06_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5913 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5913, "%d %x", "mb_DDR4R_2D[%d].F1RC07_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5914 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5914, "%d %x", "mb_DDR4R_2D[%d].F1RC08_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5915 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5915, "%d %x", "mb_DDR4R_2D[%d].F1RC09_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5916 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5916, "%d %x", "mb_DDR4R_2D[%d].F1RC0A_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5917 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5917, "%d %x", "mb_DDR4R_2D[%d].F1RC0B_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5918 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5918, "%d %x", "mb_DDR4R_2D[%d].F1RC0C_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5919 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5919, "%d %x", "mb_DDR4R_2D[%d].F1RC0D_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5920 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5920, "%d %x", "mb_DDR4R_2D[%d].F1RC0E_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5921 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5921, "%d %x", "mb_DDR4R_2D[%d].F1RC0F_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5922 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5922, "%d %x", "mb_DDR4R_2D[%d].F1RC1x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5923 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5923, "%d %x", "mb_DDR4R_2D[%d].F1RC2x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5924 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5924, "%d %x", "mb_DDR4R_2D[%d].F1RC3x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5925 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5925, "%d %x", "mb_DDR4R_2D[%d].F1RC4x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5926 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5926, "%d %x", "mb_DDR4R_2D[%d].F1RC5x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5927 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5927, "%d %x", "mb_DDR4R_2D[%d].F1RC6x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5928 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5928, "%d %x", "mb_DDR4R_2D[%d].F1RC7x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5929 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5929, "%d %x", "mb_DDR4R_2D[%d].F1RC8x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5930 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5930, "%d %x", "mb_DDR4R_2D[%d].F1RC9x_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5931 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5931, "%d %x", "mb_DDR4R_2D[%d].F1RCAx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5932 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5932, "%d %x", "mb_DDR4R_2D[%d].F1RCBx_D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5933 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5933, "%d %x", "mb_DDR4R_2D[%d].F0RC00_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5934 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5934, "%d %x", "mb_DDR4R_2D[%d].F0RC01_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5935 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5935, "%d %x", "mb_DDR4R_2D[%d].F0RC02_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5936 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5936, "%d %x", "mb_DDR4R_2D[%d].F0RC03_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5937 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5937, "%d %x", "mb_DDR4R_2D[%d].F0RC04_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5938 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5938, "%d %x", "mb_DDR4R_2D[%d].F0RC05_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5939 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5939, "%d %x", "mb_DDR4R_2D[%d].F0RC06_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5940 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5940, "%d %x", "mb_DDR4R_2D[%d].F0RC07_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5941 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5941, "%d %x", "mb_DDR4R_2D[%d].F0RC08_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5942 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5942, "%d %x", "mb_DDR4R_2D[%d].F0RC09_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5943 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5943, "%d %x", "mb_DDR4R_2D[%d].F0RC0A_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5944 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5944, "%d %x", "mb_DDR4R_2D[%d].F0RC0B_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5945 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5945, "%d %x", "mb_DDR4R_2D[%d].F0RC0C_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5946 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5946, "%d %x", "mb_DDR4R_2D[%d].F0RC0D_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5947 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5947, "%d %x", "mb_DDR4R_2D[%d].F0RC0E_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5948 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5948, "%d %x", "mb_DDR4R_2D[%d].F0RC0F_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5949 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5949, "%d %x", "mb_DDR4R_2D[%d].F0RC1x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5950 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5950, "%d %x", "mb_DDR4R_2D[%d].F0RC2x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5951 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5951, "%d %x", "mb_DDR4R_2D[%d].F0RC3x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5952 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5952, "%d %x", "mb_DDR4R_2D[%d].F0RC4x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5953 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5953, "%d %x", "mb_DDR4R_2D[%d].F0RC5x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5954 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5954, "%d %x", "mb_DDR4R_2D[%d].F0RC6x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5955 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5955, "%d %x", "mb_DDR4R_2D[%d].F0RC7x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5956 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5956, "%d %x", "mb_DDR4R_2D[%d].F0RC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5957 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5957, "%d %x", "mb_DDR4R_2D[%d].F0RC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5958 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5958, "%d %x", "mb_DDR4R_2D[%d].F0RCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5959 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5959, "%d %x", "mb_DDR4R_2D[%d].F0RCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5960 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5960, "%d %x", "mb_DDR4R_2D[%d].F1RC00_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5961 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5961, "%d %x", "mb_DDR4R_2D[%d].F1RC01_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5962 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5962, "%d %x", "mb_DDR4R_2D[%d].F1RC02_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5963 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5963, "%d %x", "mb_DDR4R_2D[%d].F1RC03_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5964 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5964, "%d %x", "mb_DDR4R_2D[%d].F1RC04_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5965 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5965, "%d %x", "mb_DDR4R_2D[%d].F1RC05_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5966 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5966, "%d %x", "mb_DDR4R_2D[%d].F1RC06_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5967 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5967, "%d %x", "mb_DDR4R_2D[%d].F1RC07_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5968 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5968, "%d %x", "mb_DDR4R_2D[%d].F1RC08_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5969 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5969, "%d %x", "mb_DDR4R_2D[%d].F1RC09_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5970 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5970, "%d %x", "mb_DDR4R_2D[%d].F1RC0A_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5971 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5971, "%d %x", "mb_DDR4R_2D[%d].F1RC0B_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5972 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5972, "%d %x", "mb_DDR4R_2D[%d].F1RC0C_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5973 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5973, "%d %x", "mb_DDR4R_2D[%d].F1RC0D_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5974 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5974, "%d %x", "mb_DDR4R_2D[%d].F1RC0E_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5975 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5975, "%d %x", "mb_DDR4R_2D[%d].F1RC0F_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5976 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5976, "%d %x", "mb_DDR4R_2D[%d].F1RC1x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5977 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5977, "%d %x", "mb_DDR4R_2D[%d].F1RC2x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5978 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5978, "%d %x", "mb_DDR4R_2D[%d].F1RC3x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5979 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5979, "%d %x", "mb_DDR4R_2D[%d].F1RC4x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5980 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5980, "%d %x", "mb_DDR4R_2D[%d].F1RC5x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5981 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5981, "%d %x", "mb_DDR4R_2D[%d].F1RC6x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5982 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5982, "%d %x", "mb_DDR4R_2D[%d].F1RC7x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5983 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5983, "%d %x", "mb_DDR4R_2D[%d].F1RC8x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5984 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5984, "%d %x", "mb_DDR4R_2D[%d].F1RC9x_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5985 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5985, "%d %x", "mb_DDR4R_2D[%d].F1RCAx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5986 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5986, "%d %x", "mb_DDR4R_2D[%d].F1RCBx_D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5987 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5987, "%d %x", "mb_DDR4R_2D[%d].Reserved142 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5988 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5988, "%d %x", "mb_DDR4R_2D[%d].Reserved143 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5989 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5989, "%d %x", "mb_DDR4R_2D[%d].Reserved144 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5990 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5990, "%d %x", "mb_DDR4R_2D[%d].Reserved145 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5991 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5991, "%d %x", "mb_DDR4R_2D[%d].Reserved146 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5992 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5992, "%d %x", "mb_DDR4R_2D[%d].Reserved147 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5993 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5993, "%d %x", "mb_DDR4R_2D[%d].Reserved148 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5994 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5994, "%d %x", "mb_DDR4R_2D[%d].Reserved149 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5995 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5995, "%d %x", "mb_DDR4R_2D[%d].Reserved14A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5996 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5996, "%d %x", "mb_DDR4R_2D[%d].Reserved14B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5997 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5997, "%d %x", "mb_DDR4R_2D[%d].Reserved14C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5998 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5998, "%d %x", "mb_DDR4R_2D[%d].Reserved14D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_5999 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_5999, "%d %x", "mb_DDR4R_2D[%d].Reserved14E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6000 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6000, "%d %x", "mb_DDR4R_2D[%d].Reserved14F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6001 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6001, "%d %x", "mb_DDR4R_2D[%d].Reserved150 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6002 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6002, "%d %x", "mb_DDR4R_2D[%d].Reserved151 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6003 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6003, "%d %x", "mb_DDR4R_2D[%d].Reserved152 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6004 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6004, "%d %x", "mb_DDR4R_2D[%d].Reserved153 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6005 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6005, "%d %x", "mb_DDR4R_2D[%d].Reserved154 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6006 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6006, "%d %x", "mb_DDR4R_2D[%d].Reserved155 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6007 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6007, "%d %x", "mb_DDR4R_2D[%d].Reserved156 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6008 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6008, "%d %x", "mb_DDR4R_2D[%d].Reserved157 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6009 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6009, "%d %x", "mb_DDR4R_2D[%d].Reserved158 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6010 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6010, "%d %x", "mb_DDR4R_2D[%d].Reserved159 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6011 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6011, "%d %x", "mb_DDR4R_2D[%d].Reserved15A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6012 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6012, "%d %x", "mb_DDR4R_2D[%d].Reserved15B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6013 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6013, "%d %x", "mb_DDR4R_2D[%d].Reserved15C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6014 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6014, "%d %x", "mb_DDR4R_2D[%d].Reserved15D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6015 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6015, "%d %x", "mb_DDR4R_2D[%d].Reserved15E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6016 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6016, "%d %x", "mb_DDR4R_2D[%d].Reserved15F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6017 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6017, "%d %x", "mb_DDR4R_2D[%d].Reserved160 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6018 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6018, "%d %x", "mb_DDR4R_2D[%d].Reserved161 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6019 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6019, "%d %x", "mb_DDR4R_2D[%d].Reserved162 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6020 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6020, "%d %x", "mb_DDR4R_2D[%d].Reserved163 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6021 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6021, "%d %x", "mb_DDR4R_2D[%d].Reserved164 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6022 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6022, "%d %x", "mb_DDR4R_2D[%d].Reserved165 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6023 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6023, "%d %x", "mb_DDR4R_2D[%d].Reserved166 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6024 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6024, "%d %x", "mb_DDR4R_2D[%d].Reserved167 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6025 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6025, "%d %x", "mb_DDR4R_2D[%d].Reserved168 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6026 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6026, "%d %x", "mb_DDR4R_2D[%d].Reserved169 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6027 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6027, "%d %x", "mb_DDR4R_2D[%d].Reserved16A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6028 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6028, "%d %x", "mb_DDR4R_2D[%d].Reserved16B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6029 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6029, "%d %x", "mb_DDR4R_2D[%d].Reserved16C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6030 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6030, "%d %x", "mb_DDR4R_2D[%d].Reserved16D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6031 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6031, "%d %x", "mb_DDR4R_2D[%d].Reserved16E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6032 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6032, "%d %x", "mb_DDR4R_2D[%d].Reserved16F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6033 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6033, "%d %x", "mb_DDR4R_2D[%d].Reserved170 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6034 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6034, "%d %x", "mb_DDR4R_2D[%d].Reserved171 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6035 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6035, "%d %x", "mb_DDR4R_2D[%d].Reserved172 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6036 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6036, "%d %x", "mb_DDR4R_2D[%d].Reserved173 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6037 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6037, "%d %x", "mb_DDR4R_2D[%d].Reserved174 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6038 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6038, "%d %x", "mb_DDR4R_2D[%d].Reserved175 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6039 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6039, "%d %x", "mb_DDR4R_2D[%d].Reserved176 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6040 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6040, "%d %x", "mb_DDR4R_2D[%d].Reserved177 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6041 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6041, "%d %x", "mb_DDR4R_2D[%d].Reserved178 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6042 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6042, "%d %x", "mb_DDR4R_2D[%d].Reserved179 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6043 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6043, "%d %x", "mb_DDR4R_2D[%d].Reserved17A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6044 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6044, "%d %x", "mb_DDR4R_2D[%d].Reserved17B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6045 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6045, "%d %x", "mb_DDR4R_2D[%d].Reserved17C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6046 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6046, "%d %x", "mb_DDR4R_2D[%d].Reserved17D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6047 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6047, "%d %x", "mb_DDR4R_2D[%d].Reserved17E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6048 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6048, "%d %x", "mb_DDR4R_2D[%d].Reserved17F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6049 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6049, "%d %x", "mb_DDR4R_2D[%d].Reserved180 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6050 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6050, "%d %x", "mb_DDR4R_2D[%d].Reserved181 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6051 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6051, "%d %x", "mb_DDR4R_2D[%d].Reserved182 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6052 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6052, "%d %x", "mb_DDR4R_2D[%d].Reserved183 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6053 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6053, "%d %x", "mb_DDR4R_2D[%d].Reserved184 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6054 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6054, "%d %x", "mb_DDR4R_2D[%d].Reserved185 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6055 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6055, "%d %x", "mb_DDR4R_2D[%d].Reserved186 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6056 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6056, "%d %x", "mb_DDR4R_2D[%d].Reserved187 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6057 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6057, "%d %x", "mb_DDR4R_2D[%d].Reserved188 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6058 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6058, "%d %x", "mb_DDR4R_2D[%d].Reserved189 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6059 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6059, "%d %x", "mb_DDR4R_2D[%d].Reserved18A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6060 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6060, "%d %x", "mb_DDR4R_2D[%d].Reserved18B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6061 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6061, "%d %x", "mb_DDR4R_2D[%d].Reserved18C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6062 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6062, "%d %x", "mb_DDR4R_2D[%d].Reserved18D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6063 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6063, "%d %x", "mb_DDR4R_2D[%d].Reserved18E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6064 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6064, "%d %x", "mb_DDR4R_2D[%d].Reserved18F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6065 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6065, "%d %x", "mb_DDR4R_2D[%d].Reserved190 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6066 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6066, "%d %x", "mb_DDR4R_2D[%d].Reserved191 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6067 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6067, "%d %x", "mb_DDR4R_2D[%d].Reserved192 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6068 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6068, "%d %x", "mb_DDR4R_2D[%d].Reserved193 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6069 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6069, "%d %x", "mb_DDR4R_2D[%d].Reserved194 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6070 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6070, "%d %x", "mb_DDR4R_2D[%d].Reserved195 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6071 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6071, "%d %x", "mb_DDR4R_2D[%d].Reserved196 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6072 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6072, "%d %x", "mb_DDR4R_2D[%d].Reserved197 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6073 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6073, "%d %x", "mb_DDR4R_2D[%d].Reserved198 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6074 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6074, "%d %x", "mb_DDR4R_2D[%d].Reserved199 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6075 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6075, "%d %x", "mb_DDR4R_2D[%d].Reserved19A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6076 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6076, "%d %x", "mb_DDR4R_2D[%d].Reserved19B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6077 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6077, "%d %x", "mb_DDR4R_2D[%d].Reserved19C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6078 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6078, "%d %x", "mb_DDR4R_2D[%d].Reserved19D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6079 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6079, "%d %x", "mb_DDR4R_2D[%d].Reserved19E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6080 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6080, "%d %x", "mb_DDR4R_2D[%d].Reserved19F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6081 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6081, "%d %x", "mb_DDR4R_2D[%d].Reserved1A0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6082 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6082, "%d %x", "mb_DDR4R_2D[%d].Reserved1A1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6083 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6083, "%d %x", "mb_DDR4R_2D[%d].Reserved1A2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6084 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6084, "%d %x", "mb_DDR4R_2D[%d].Reserved1A3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6085 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6085, "%d %x", "mb_DDR4R_2D[%d].Reserved1A4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6086 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6086, "%d %x", "mb_DDR4R_2D[%d].Reserved1A5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6087 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6087, "%d %x", "mb_DDR4R_2D[%d].Reserved1A6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6088 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6088, "%d %x", "mb_DDR4R_2D[%d].Reserved1A7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6089 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6089, "%d %x", "mb_DDR4R_2D[%d].Reserved1A8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6090 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6090, "%d %x", "mb_DDR4R_2D[%d].Reserved1A9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6091 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6091, "%d %x", "mb_DDR4R_2D[%d].Reserved1AA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6092 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6092, "%d %x", "mb_DDR4R_2D[%d].Reserved1AB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6093 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6093, "%d %x", "mb_DDR4R_2D[%d].Reserved1AC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6094 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6094, "%d %x", "mb_DDR4R_2D[%d].Reserved1AD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6095 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6095, "%d %x", "mb_DDR4R_2D[%d].Reserved1AE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6096 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6096, "%d %x", "mb_DDR4R_2D[%d].Reserved1AF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6097 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6097, "%d %x", "mb_DDR4R_2D[%d].Reserved1B0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6098 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6098, "%d %x", "mb_DDR4R_2D[%d].Reserved1B1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6099 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6099, "%d %x", "mb_DDR4R_2D[%d].Reserved1B2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6100 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6100, "%d %x", "mb_DDR4R_2D[%d].Reserved1B3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6101 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6101, "%d %x", "mb_DDR4R_2D[%d].Reserved1B4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6102 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6102, "%d %x", "mb_DDR4R_2D[%d].Reserved1B5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6103 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6103, "%d %x", "mb_DDR4R_2D[%d].Reserved1B6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6104 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6104, "%d %x", "mb_DDR4R_2D[%d].Reserved1B7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6105 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6105, "%d %x", "mb_DDR4R_2D[%d].Reserved1B8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6106 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6106, "%d %x", "mb_DDR4R_2D[%d].Reserved1B9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6107 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6107, "%d %x", "mb_DDR4R_2D[%d].Reserved1BA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6108 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6108, "%d %x", "mb_DDR4R_2D[%d].Reserved1BB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6109 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6109, "%d %x", "mb_DDR4R_2D[%d].Reserved1BC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6110 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6110, "%d %x", "mb_DDR4R_2D[%d].Reserved1BD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6111 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6111, "%d %x", "mb_DDR4R_2D[%d].Reserved1BE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6112 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6112, "%d %x", "mb_DDR4R_2D[%d].Reserved1BF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6113 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6113, "%d %x", "mb_DDR4R_2D[%d].Reserved1C0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6114 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6114, "%d %x", "mb_DDR4R_2D[%d].Reserved1C1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6115 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6115, "%d %x", "mb_DDR4R_2D[%d].Reserved1C2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6116 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6116, "%d %x", "mb_DDR4R_2D[%d].Reserved1C3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6117 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6117, "%d %x", "mb_DDR4R_2D[%d].Reserved1C4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6118 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6118, "%d %x", "mb_DDR4R_2D[%d].Reserved1C5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6119 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6119, "%d %x", "mb_DDR4R_2D[%d].Reserved1C6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6120 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6120, "%d %x", "mb_DDR4R_2D[%d].Reserved1C7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6121 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6121, "%d %x", "mb_DDR4R_2D[%d].Reserved1C8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6122 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6122, "%d %x", "mb_DDR4R_2D[%d].Reserved1C9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6123 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6123, "%d %x", "mb_DDR4R_2D[%d].Reserved1CA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6124 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6124, "%d %x", "mb_DDR4R_2D[%d].Reserved1CB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6125 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6125, "%d %x", "mb_DDR4R_2D[%d].Reserved1CC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6126 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6126, "%d %x", "mb_DDR4R_2D[%d].Reserved1CD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6127 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6127, "%d %x", "mb_DDR4R_2D[%d].Reserved1CE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6128 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6128, "%d %x", "mb_DDR4R_2D[%d].Reserved1CF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6129 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6129, "%d %x", "mb_DDR4R_2D[%d].Reserved1D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6130 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6130, "%d %x", "mb_DDR4R_2D[%d].Reserved1D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6131 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6131, "%d %x", "mb_DDR4R_2D[%d].Reserved1D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6132 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6132, "%d %x", "mb_DDR4R_2D[%d].Reserved1D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6133 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6133, "%d %x", "mb_DDR4R_2D[%d].Reserved1D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6134 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6134, "%d %x", "mb_DDR4R_2D[%d].Reserved1D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6135 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6135, "%d %x", "mb_DDR4R_2D[%d].Reserved1D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6136 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6136, "%d %x", "mb_DDR4R_2D[%d].Reserved1D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6137 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6137, "%d %x", "mb_DDR4R_2D[%d].Reserved1D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6138 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6138, "%d %x", "mb_DDR4R_2D[%d].Reserved1D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6139 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6139, "%d %x", "mb_DDR4R_2D[%d].Reserved1DA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6140 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6140, "%d %x", "mb_DDR4R_2D[%d].Reserved1DB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6141 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6141, "%d %x", "mb_DDR4R_2D[%d].Reserved1DC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6142 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6142, "%d %x", "mb_DDR4R_2D[%d].Reserved1DD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6143 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6143, "%d %x", "mb_DDR4R_2D[%d].Reserved1DE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6144 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6144, "%d %x", "mb_DDR4R_2D[%d].Reserved1DF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6145 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6145, "%d %x", "mb_DDR4R_2D[%d].Reserved1E0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6146 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6146, "%d %x", "mb_DDR4R_2D[%d].Reserved1E1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6147 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6147, "%d %x", "mb_DDR4R_2D[%d].Reserved1E2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6148 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6148, "%d %x", "mb_DDR4R_2D[%d].Reserved1E3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6149 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6149, "%d %x", "mb_DDR4R_2D[%d].Reserved1E4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6150 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6150, "%d %x", "mb_DDR4R_2D[%d].Reserved1E5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6151 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6151, "%d %x", "mb_DDR4R_2D[%d].Reserved1E6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6152 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6152, "%d %x", "mb_DDR4R_2D[%d].Reserved1E7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6153 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6153, "%d %x", "mb_DDR4R_2D[%d].Reserved1E8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6154 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6154, "%d %x", "mb_DDR4R_2D[%d].Reserved1E9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6155 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6155, "%d %x", "mb_DDR4R_2D[%d].Reserved1EA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6156 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6156, "%d %x", "mb_DDR4R_2D[%d].Reserved1EB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6157 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6157, "%d %x", "mb_DDR4R_2D[%d].Reserved1EC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6158 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6158, "%d %x", "mb_DDR4R_2D[%d].Reserved1ED = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6159 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6159, "%d %x", "mb_DDR4R_2D[%d].Reserved1EE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6160 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6160, "%d %x", "mb_DDR4R_2D[%d].Reserved1EF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6161 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6161, "%d %x", "mb_DDR4R_2D[%d].Reserved1F0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6162 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6162, "%d %x", "mb_DDR4R_2D[%d].Reserved1F1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6163 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6163, "%d %x", "mb_DDR4R_2D[%d].Reserved1F2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6164 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6164, "%d %x", "mb_DDR4R_2D[%d].Reserved1F3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6165 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6165, "%d %x", "mb_DDR4R_2D[%d].Reserved1F4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6166 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6166, "%d %x", "mb_DDR4R_2D[%d].Reserved1F5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6167 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6167, "%d %x", "mb_DDR4R_2D[%d].Reserved1F6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6168 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6168, "%d %x", "mb_DDR4R_2D[%d].Reserved1F7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6169 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6169, "%d %x", "mb_DDR4R_2D[%d].Reserved1F8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6170 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6170, "%d %x", "mb_DDR4R_2D[%d].Reserved1F9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6171 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6171, "%d %x", "mb_DDR4R_2D[%d].Reserved1FA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6172 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6172, "%d %x", "mb_DDR4R_2D[%d].Reserved1FB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6173 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6173, "%d %x", "mb_DDR4R_2D[%d].Reserved1FC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6174 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6174, "%d %x", "mb_DDR4R_2D[%d].Reserved1FD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6175 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6175, "%d %x", "mb_DDR4R_2D[%d].Reserved1FE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6176 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6176, "%d %x", "mb_DDR4R_2D[%d].Reserved1FF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6177 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6177, "%d %x", "mb_DDR4R_2D[%d].Reserved200 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6178 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6178, "%d %x", "mb_DDR4R_2D[%d].Reserved201 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6179 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6179, "%d %x", "mb_DDR4R_2D[%d].Reserved202 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6180 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6180, "%d %x", "mb_DDR4R_2D[%d].Reserved203 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6181 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6181, "%d %x", "mb_DDR4R_2D[%d].Reserved204 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6182 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6182, "%d %x", "mb_DDR4R_2D[%d].Reserved205 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6183 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6183, "%d %x", "mb_DDR4R_2D[%d].Reserved206 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6184 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6184, "%d %x", "mb_DDR4R_2D[%d].Reserved207 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6185 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6185, "%d %x", "mb_DDR4R_2D[%d].Reserved208 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6186 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6186, "%d %x", "mb_DDR4R_2D[%d].Reserved209 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6187 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6187, "%d %x", "mb_DDR4R_2D[%d].Reserved20A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6188 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6188, "%d %x", "mb_DDR4R_2D[%d].Reserved20B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6189 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6189, "%d %x", "mb_DDR4R_2D[%d].Reserved20C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6190 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6190, "%d %x", "mb_DDR4R_2D[%d].Reserved20D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6191 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6191, "%d %x", "mb_DDR4R_2D[%d].Reserved20E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6192 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6192, "%d %x", "mb_DDR4R_2D[%d].Reserved20F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6193 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6193, "%d %x", "mb_DDR4R_2D[%d].Reserved210 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6194 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6194, "%d %x", "mb_DDR4R_2D[%d].Reserved211 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6195 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6195, "%d %x", "mb_DDR4R_2D[%d].Reserved212 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6196 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6196, "%d %x", "mb_DDR4R_2D[%d].Reserved213 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6197 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6197, "%d %x", "mb_DDR4R_2D[%d].Reserved214 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6198 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6198, "%d %x", "mb_DDR4R_2D[%d].Reserved215 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6199 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6199, "%d %x", "mb_DDR4R_2D[%d].Reserved216 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6200 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6200, "%d %x", "mb_DDR4R_2D[%d].Reserved217 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6201 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6201, "%d %x", "mb_DDR4R_2D[%d].Reserved218 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6202 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6202, "%d %x", "mb_DDR4R_2D[%d].Reserved219 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6203 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6203, "%d %x", "mb_DDR4R_2D[%d].Reserved21A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6204 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6204, "%d %x", "mb_DDR4R_2D[%d].Reserved21B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6205 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6205, "%d %x", "mb_DDR4R_2D[%d].Reserved21C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6206 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6206, "%d %x", "mb_DDR4R_2D[%d].Reserved21D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6207 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6207, "%d %x", "mb_DDR4R_2D[%d].Reserved21E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6208 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6208, "%d %x", "mb_DDR4R_2D[%d].Reserved21F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6209 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6209, "%d %x", "mb_DDR4R_2D[%d].Reserved220 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6210 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6210, "%d %x", "mb_DDR4R_2D[%d].Reserved221 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6211 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6211, "%d %x", "mb_DDR4R_2D[%d].Reserved222 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6212 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6212, "%d %x", "mb_DDR4R_2D[%d].Reserved223 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6213 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6213, "%d %x", "mb_DDR4R_2D[%d].Reserved224 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6214 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6214, "%d %x", "mb_DDR4R_2D[%d].Reserved225 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6215 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6215, "%d %x", "mb_DDR4R_2D[%d].Reserved226 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6216 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6216, "%d %x", "mb_DDR4R_2D[%d].Reserved227 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6217 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6217, "%d %x", "mb_DDR4R_2D[%d].Reserved228 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6218 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6218, "%d %x", "mb_DDR4R_2D[%d].Reserved229 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6219 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6219, "%d %x", "mb_DDR4R_2D[%d].Reserved22A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6220 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6220, "%d %x", "mb_DDR4R_2D[%d].Reserved22B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6221 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6221, "%d %x", "mb_DDR4R_2D[%d].Reserved22C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6222 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6222, "%d %x", "mb_DDR4R_2D[%d].Reserved22D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6223 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6223, "%d %x", "mb_DDR4R_2D[%d].Reserved22E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6224 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6224, "%d %x", "mb_DDR4R_2D[%d].Reserved22F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6225 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6225, "%d %x", "mb_DDR4R_2D[%d].Reserved230 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6226 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6226, "%d %x", "mb_DDR4R_2D[%d].Reserved231 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6227 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6227, "%d %x", "mb_DDR4R_2D[%d].Reserved232 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6228 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6228, "%d %x", "mb_DDR4R_2D[%d].Reserved233 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6229 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6229, "%d %x", "mb_DDR4R_2D[%d].Reserved234 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6230 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6230, "%d %x", "mb_DDR4R_2D[%d].Reserved235 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6231 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6231, "%d %x", "mb_DDR4R_2D[%d].Reserved236 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6232 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6232, "%d %x", "mb_DDR4R_2D[%d].Reserved237 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6233 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6233, "%d %x", "mb_DDR4R_2D[%d].Reserved238 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6234 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6234, "%d %x", "mb_DDR4R_2D[%d].Reserved239 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6235 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6235, "%d %x", "mb_DDR4R_2D[%d].Reserved23A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6236 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6236, "%d %x", "mb_DDR4R_2D[%d].Reserved23B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6237 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6237, "%d %x", "mb_DDR4R_2D[%d].Reserved23C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6238 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6238, "%d %x", "mb_DDR4R_2D[%d].Reserved23D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6239 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6239, "%d %x", "mb_DDR4R_2D[%d].Reserved23E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6240 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6240, "%d %x", "mb_DDR4R_2D[%d].Reserved23F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6241 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6241, "%d %x", "mb_DDR4R_2D[%d].Reserved240 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6242 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6242, "%d %x", "mb_DDR4R_2D[%d].Reserved241 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6243 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6243, "%d %x", "mb_DDR4R_2D[%d].Reserved242 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6244 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6244, "%d %x", "mb_DDR4R_2D[%d].Reserved243 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6245 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6245, "%d %x", "mb_DDR4R_2D[%d].Reserved244 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6246 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6246, "%d %x", "mb_DDR4R_2D[%d].Reserved245 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6247 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6247, "%d %x", "mb_DDR4R_2D[%d].Reserved246 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6248 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6248, "%d %x", "mb_DDR4R_2D[%d].Reserved247 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6249 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6249, "%d %x", "mb_DDR4R_2D[%d].Reserved248 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6250 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6250, "%d %x", "mb_DDR4R_2D[%d].Reserved249 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6251 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6251, "%d %x", "mb_DDR4R_2D[%d].Reserved24A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6252 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6252, "%d %x", "mb_DDR4R_2D[%d].Reserved24B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6253 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6253, "%d %x", "mb_DDR4R_2D[%d].Reserved24C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6254 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6254, "%d %x", "mb_DDR4R_2D[%d].Reserved24D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6255 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6255, "%d %x", "mb_DDR4R_2D[%d].Reserved24E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6256 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6256, "%d %x", "mb_DDR4R_2D[%d].Reserved24F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6257 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6257, "%d %x", "mb_DDR4R_2D[%d].Reserved250 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6258 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6258, "%d %x", "mb_DDR4R_2D[%d].Reserved251 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6259 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6259, "%d %x", "mb_DDR4R_2D[%d].Reserved252 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6260 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6260, "%d %x", "mb_DDR4R_2D[%d].Reserved253 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6261 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6261, "%d %x", "mb_DDR4R_2D[%d].Reserved254 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6262 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6262, "%d %x", "mb_DDR4R_2D[%d].Reserved255 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6263 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6263, "%d %x", "mb_DDR4R_2D[%d].Reserved256 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6264 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6264, "%d %x", "mb_DDR4R_2D[%d].Reserved257 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6265 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6265, "%d %x", "mb_DDR4R_2D[%d].Reserved258 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6266 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6266, "%d %x", "mb_DDR4R_2D[%d].Reserved259 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6267 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6267, "%d %x", "mb_DDR4R_2D[%d].Reserved25A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6268 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6268, "%d %x", "mb_DDR4R_2D[%d].Reserved25B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6269 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6269, "%d %x", "mb_DDR4R_2D[%d].Reserved25C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6270 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6270, "%d %x", "mb_DDR4R_2D[%d].Reserved25D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6271 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6271, "%d %x", "mb_DDR4R_2D[%d].Reserved25E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6272 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6272, "%d %x", "mb_DDR4R_2D[%d].Reserved25F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6273 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6273, "%d %x", "mb_DDR4R_2D[%d].Reserved260 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6274 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6274, "%d %x", "mb_DDR4R_2D[%d].Reserved261 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6275 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6275, "%d %x", "mb_DDR4R_2D[%d].Reserved262 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6276 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6276, "%d %x", "mb_DDR4R_2D[%d].Reserved263 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6277 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6277, "%d %x", "mb_DDR4R_2D[%d].Reserved264 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6278 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6278, "%d %x", "mb_DDR4R_2D[%d].Reserved265 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6279 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6279, "%d %x", "mb_DDR4R_2D[%d].Reserved266 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6280 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6280, "%d %x", "mb_DDR4R_2D[%d].Reserved267 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6281 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6281, "%d %x", "mb_DDR4R_2D[%d].Reserved268 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6282 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6282, "%d %x", "mb_DDR4R_2D[%d].Reserved269 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6283 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6283, "%d %x", "mb_DDR4R_2D[%d].Reserved26A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6284 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6284, "%d %x", "mb_DDR4R_2D[%d].Reserved26B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6285 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6285, "%d %x", "mb_DDR4R_2D[%d].Reserved26C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6286 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6286, "%d %x", "mb_DDR4R_2D[%d].Reserved26D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6287 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6287, "%d %x", "mb_DDR4R_2D[%d].Reserved26E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6288 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6288, "%d %x", "mb_DDR4R_2D[%d].Reserved26F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6289 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6289, "%d %x", "mb_DDR4R_2D[%d].Reserved270 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6290 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6290, "%d %x", "mb_DDR4R_2D[%d].Reserved271 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6291 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6291, "%d %x", "mb_DDR4R_2D[%d].Reserved272 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6292 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6292, "%d %x", "mb_DDR4R_2D[%d].Reserved273 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6293 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6293, "%d %x", "mb_DDR4R_2D[%d].Reserved274 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6294 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6294, "%d %x", "mb_DDR4R_2D[%d].Reserved275 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6295 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6295, "%d %x", "mb_DDR4R_2D[%d].Reserved276 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6296 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6296, "%d %x", "mb_DDR4R_2D[%d].Reserved277 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6297 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6297, "%d %x", "mb_DDR4R_2D[%d].Reserved278 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6298 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6298, "%d %x", "mb_DDR4R_2D[%d].Reserved279 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6299 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6299, "%d %x", "mb_DDR4R_2D[%d].Reserved27A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6300 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6300, "%d %x", "mb_DDR4R_2D[%d].Reserved27B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6301 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6301, "%d %x", "mb_DDR4R_2D[%d].Reserved27C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6302 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6302, "%d %x", "mb_DDR4R_2D[%d].Reserved27D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6303 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6303, "%d %x", "mb_DDR4R_2D[%d].Reserved27E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6304 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6304, "%d %x", "mb_DDR4R_2D[%d].Reserved27F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6305 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6305, "%d %x", "mb_DDR4R_2D[%d].Reserved280 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6306 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6306, "%d %x", "mb_DDR4R_2D[%d].Reserved281 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6307 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6307, "%d %x", "mb_DDR4R_2D[%d].Reserved282 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6308 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6308, "%d %x", "mb_DDR4R_2D[%d].Reserved283 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6309 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6309, "%d %x", "mb_DDR4R_2D[%d].Reserved284 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6310 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6310, "%d %x", "mb_DDR4R_2D[%d].Reserved285 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6311 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6311, "%d %x", "mb_DDR4R_2D[%d].Reserved286 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6312 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6312, "%d %x", "mb_DDR4R_2D[%d].Reserved287 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6313 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6313, "%d %x", "mb_DDR4R_2D[%d].Reserved288 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6314 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6314, "%d %x", "mb_DDR4R_2D[%d].Reserved289 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6315 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6315, "%d %x", "mb_DDR4R_2D[%d].Reserved28A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6316 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6316, "%d %x", "mb_DDR4R_2D[%d].Reserved28B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6317 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6317, "%d %x", "mb_DDR4R_2D[%d].Reserved28C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6318 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6318, "%d %x", "mb_DDR4R_2D[%d].Reserved28D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6319 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6319, "%d %x", "mb_DDR4R_2D[%d].Reserved28E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6320 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6320, "%d %x", "mb_DDR4R_2D[%d].Reserved28F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6321 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6321, "%d %x", "mb_DDR4R_2D[%d].Reserved290 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6322 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6322, "%d %x", "mb_DDR4R_2D[%d].Reserved291 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6323 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6323, "%d %x", "mb_DDR4R_2D[%d].Reserved292 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6324 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6324, "%d %x", "mb_DDR4R_2D[%d].Reserved293 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6325 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6325, "%d %x", "mb_DDR4R_2D[%d].Reserved294 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6326 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6326, "%d %x", "mb_DDR4R_2D[%d].Reserved295 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6327 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6327, "%d %x", "mb_DDR4R_2D[%d].Reserved296 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6328 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6328, "%d %x", "mb_DDR4R_2D[%d].Reserved297 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6329 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6329, "%d %x", "mb_DDR4R_2D[%d].Reserved298 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6330 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6330, "%d %x", "mb_DDR4R_2D[%d].Reserved299 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6331 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6331, "%d %x", "mb_DDR4R_2D[%d].Reserved29A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6332 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6332, "%d %x", "mb_DDR4R_2D[%d].Reserved29B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6333 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6333, "%d %x", "mb_DDR4R_2D[%d].Reserved29C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6334 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6334, "%d %x", "mb_DDR4R_2D[%d].Reserved29D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6335 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6335, "%d %x", "mb_DDR4R_2D[%d].Reserved29E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6336 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6336, "%d %x", "mb_DDR4R_2D[%d].Reserved29F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6337 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6337, "%d %x", "mb_DDR4R_2D[%d].Reserved2A0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6338 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6338, "%d %x", "mb_DDR4R_2D[%d].Reserved2A1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6339 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6339, "%d %x", "mb_DDR4R_2D[%d].Reserved2A2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6340 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6340, "%d %x", "mb_DDR4R_2D[%d].Reserved2A3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6341 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6341, "%d %x", "mb_DDR4R_2D[%d].Reserved2A4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6342 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6342, "%d %x", "mb_DDR4R_2D[%d].Reserved2A5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6343 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6343, "%d %x", "mb_DDR4R_2D[%d].Reserved2A6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6344 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6344, "%d %x", "mb_DDR4R_2D[%d].Reserved2A7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6345 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6345, "%d %x", "mb_DDR4R_2D[%d].Reserved2A8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6346 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6346, "%d %x", "mb_DDR4R_2D[%d].Reserved2A9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6347 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6347, "%d %x", "mb_DDR4R_2D[%d].Reserved2AA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6348 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6348, "%d %x", "mb_DDR4R_2D[%d].Reserved2AB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6349 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6349, "%d %x", "mb_DDR4R_2D[%d].Reserved2AC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6350 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6350, "%d %x", "mb_DDR4R_2D[%d].Reserved2AD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6351 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6351, "%d %x", "mb_DDR4R_2D[%d].Reserved2AE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6352 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6352, "%d %x", "mb_DDR4R_2D[%d].Reserved2AF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6353 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6353, "%d %x", "mb_DDR4R_2D[%d].Reserved2B0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6354 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6354, "%d %x", "mb_DDR4R_2D[%d].Reserved2B1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6355 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6355, "%d %x", "mb_DDR4R_2D[%d].Reserved2B2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6356 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6356, "%d %x", "mb_DDR4R_2D[%d].Reserved2B3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6357 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6357, "%d %x", "mb_DDR4R_2D[%d].Reserved2B4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6358 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6358, "%d %x", "mb_DDR4R_2D[%d].Reserved2B5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6359 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6359, "%d %x", "mb_DDR4R_2D[%d].Reserved2B6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6360 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6360, "%d %x", "mb_DDR4R_2D[%d].Reserved2B7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6361 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6361, "%d %x", "mb_DDR4R_2D[%d].Reserved2B8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6362 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6362, "%d %x", "mb_DDR4R_2D[%d].Reserved2B9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6363 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6363, "%d %x", "mb_DDR4R_2D[%d].Reserved2BA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6364 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6364, "%d %x", "mb_DDR4R_2D[%d].Reserved2BB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6365 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6365, "%d %x", "mb_DDR4R_2D[%d].Reserved2BC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6366 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6366, "%d %x", "mb_DDR4R_2D[%d].Reserved2BD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6367 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6367, "%d %x", "mb_DDR4R_2D[%d].Reserved2BE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6368 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6368, "%d %x", "mb_DDR4R_2D[%d].Reserved2BF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6369 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6369, "%d %x", "mb_DDR4R_2D[%d].Reserved2C0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6370 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6370, "%d %x", "mb_DDR4R_2D[%d].Reserved2C1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6371 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6371, "%d %x", "mb_DDR4R_2D[%d].Reserved2C2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6372 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6372, "%d %x", "mb_DDR4R_2D[%d].Reserved2C3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6373 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6373, "%d %x", "mb_DDR4R_2D[%d].Reserved2C4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6374 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6374, "%d %x", "mb_DDR4R_2D[%d].Reserved2C5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6375 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6375, "%d %x", "mb_DDR4R_2D[%d].Reserved2C6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6376 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6376, "%d %x", "mb_DDR4R_2D[%d].Reserved2C7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6377 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6377, "%d %x", "mb_DDR4R_2D[%d].Reserved2C8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6378 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6378, "%d %x", "mb_DDR4R_2D[%d].Reserved2C9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6379 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6379, "%d %x", "mb_DDR4R_2D[%d].Reserved2CA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6380 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6380, "%d %x", "mb_DDR4R_2D[%d].Reserved2CB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6381 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6381, "%d %x", "mb_DDR4R_2D[%d].Reserved2CC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6382 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6382, "%d %x", "mb_DDR4R_2D[%d].Reserved2CD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6383 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6383, "%d %x", "mb_DDR4R_2D[%d].Reserved2CE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6384 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6384, "%d %x", "mb_DDR4R_2D[%d].Reserved2CF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6385 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6385, "%d %x", "mb_DDR4R_2D[%d].Reserved2D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6386 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6386, "%d %x", "mb_DDR4R_2D[%d].Reserved2D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6387 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6387, "%d %x", "mb_DDR4R_2D[%d].Reserved2D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6388 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6388, "%d %x", "mb_DDR4R_2D[%d].Reserved2D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6389 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6389, "%d %x", "mb_DDR4R_2D[%d].Reserved2D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6390 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6390, "%d %x", "mb_DDR4R_2D[%d].Reserved2D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6391 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6391, "%d %x", "mb_DDR4R_2D[%d].Reserved2D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6392 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6392, "%d %x", "mb_DDR4R_2D[%d].Reserved2D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6393 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6393, "%d %x", "mb_DDR4R_2D[%d].Reserved2D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6394 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6394, "%d %x", "mb_DDR4R_2D[%d].Reserved2D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6395 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6395, "%d %x", "mb_DDR4R_2D[%d].Reserved2DA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6396 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6396, "%d %x", "mb_DDR4R_2D[%d].Reserved2DB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6397 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6397, "%d %x", "mb_DDR4R_2D[%d].Reserved2DC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6398 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6398, "%d %x", "mb_DDR4R_2D[%d].Reserved2DD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6399 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6399, "%d %x", "mb_DDR4R_2D[%d].Reserved2DE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6400 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6400, "%d %x", "mb_DDR4R_2D[%d].Reserved2DF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6401 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6401, "%d %x", "mb_DDR4R_2D[%d].Reserved2E0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6402 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6402, "%d %x", "mb_DDR4R_2D[%d].Reserved2E1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6403 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6403, "%d %x", "mb_DDR4R_2D[%d].Reserved2E2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6404 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6404, "%d %x", "mb_DDR4R_2D[%d].Reserved2E3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6405 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6405, "%d %x", "mb_DDR4R_2D[%d].Reserved2E4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6406 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6406, "%d %x", "mb_DDR4R_2D[%d].Reserved2E5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6407 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6407, "%d %x", "mb_DDR4R_2D[%d].Reserved2E6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6408 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6408, "%d %x", "mb_DDR4R_2D[%d].Reserved2E7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6409 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6409, "%d %x", "mb_DDR4R_2D[%d].Reserved2E8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6410 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6410, "%d %x", "mb_DDR4R_2D[%d].Reserved2E9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6411 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6411, "%d %x", "mb_DDR4R_2D[%d].Reserved2EA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6412 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6412, "%d %x", "mb_DDR4R_2D[%d].Reserved2EB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6413 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6413, "%d %x", "mb_DDR4R_2D[%d].Reserved2EC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6414 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6414, "%d %x", "mb_DDR4R_2D[%d].Reserved2ED = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6415 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6415, "%d %x", "mb_DDR4R_2D[%d].Reserved2EE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6416 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6416, "%d %x", "mb_DDR4R_2D[%d].Reserved2EF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6417 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6417, "%d %x", "mb_DDR4R_2D[%d].Reserved2F0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6418 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6418, "%d %x", "mb_DDR4R_2D[%d].Reserved2F1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6419 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6419, "%d %x", "mb_DDR4R_2D[%d].Reserved2F2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6420 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6420, "%d %x", "mb_DDR4R_2D[%d].Reserved2F3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6421 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6421, "%d %x", "mb_DDR4R_2D[%d].Reserved2F4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6422 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6422, "%d %x", "mb_DDR4R_2D[%d].Reserved2F5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6423 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6423, "%d %x", "mb_DDR4R_2D[%d].Reserved2F6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6424 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6424, "%d %x", "mb_DDR4R_2D[%d].Reserved2F7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6425 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6425, "%d %x", "mb_DDR4R_2D[%d].Reserved2F8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6426 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6426, "%d %x", "mb_DDR4R_2D[%d].Reserved2F9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6427 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6427, "%d %x", "mb_DDR4R_2D[%d].Reserved2FA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6428 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6428, "%d %x", "mb_DDR4R_2D[%d].Reserved2FB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6429 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6429, "%d %x", "mb_DDR4R_2D[%d].Reserved2FC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6430 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6430, "%d %x", "mb_DDR4R_2D[%d].Reserved2FD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6431 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6431, "%d %x", "mb_DDR4R_2D[%d].Reserved2FE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6432 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6432, "%d %x", "mb_DDR4R_2D[%d].Reserved2FF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6433 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6433, "%d %x", "mb_DDR4R_2D[%d].Reserved300 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6434 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6434, "%d %x", "mb_DDR4R_2D[%d].Reserved301 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6435 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6435, "%d %x", "mb_DDR4R_2D[%d].Reserved302 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6436 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6436, "%d %x", "mb_DDR4R_2D[%d].Reserved303 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6437 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6437, "%d %x", "mb_DDR4R_2D[%d].Reserved304 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6438 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6438, "%d %x", "mb_DDR4R_2D[%d].Reserved305 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6439 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6439, "%d %x", "mb_DDR4R_2D[%d].Reserved306 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6440 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6440, "%d %x", "mb_DDR4R_2D[%d].Reserved307 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6441 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6441, "%d %x", "mb_DDR4R_2D[%d].Reserved308 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6442 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6442, "%d %x", "mb_DDR4R_2D[%d].Reserved309 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6443 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6443, "%d %x", "mb_DDR4R_2D[%d].Reserved30A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6444 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6444, "%d %x", "mb_DDR4R_2D[%d].Reserved30B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6445 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6445, "%d %x", "mb_DDR4R_2D[%d].Reserved30C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6446 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6446, "%d %x", "mb_DDR4R_2D[%d].Reserved30D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6447 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6447, "%d %x", "mb_DDR4R_2D[%d].Reserved30E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6448 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6448, "%d %x", "mb_DDR4R_2D[%d].Reserved30F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6449 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6449, "%d %x", "mb_DDR4R_2D[%d].Reserved310 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6450 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6450, "%d %x", "mb_DDR4R_2D[%d].Reserved311 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6451 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6451, "%d %x", "mb_DDR4R_2D[%d].Reserved312 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6452 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6452, "%d %x", "mb_DDR4R_2D[%d].Reserved313 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6453 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6453, "%d %x", "mb_DDR4R_2D[%d].Reserved314 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6454 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6454, "%d %x", "mb_DDR4R_2D[%d].Reserved315 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6455 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6455, "%d %x", "mb_DDR4R_2D[%d].Reserved316 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6456 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6456, "%d %x", "mb_DDR4R_2D[%d].Reserved317 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6457 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6457, "%d %x", "mb_DDR4R_2D[%d].Reserved318 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6458 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6458, "%d %x", "mb_DDR4R_2D[%d].Reserved319 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6459 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6459, "%d %x", "mb_DDR4R_2D[%d].Reserved31A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6460 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6460, "%d %x", "mb_DDR4R_2D[%d].Reserved31B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6461 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6461, "%d %x", "mb_DDR4R_2D[%d].Reserved31C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6462 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6462, "%d %x", "mb_DDR4R_2D[%d].Reserved31D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6463 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6463, "%d %x", "mb_DDR4R_2D[%d].Reserved31E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6464 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6464, "%d %x", "mb_DDR4R_2D[%d].Reserved31F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6465 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6465, "%d %x", "mb_DDR4R_2D[%d].Reserved320 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6466 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6466, "%d %x", "mb_DDR4R_2D[%d].Reserved321 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6467 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6467, "%d %x", "mb_DDR4R_2D[%d].Reserved322 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6468 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6468, "%d %x", "mb_DDR4R_2D[%d].Reserved323 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6469 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6469, "%d %x", "mb_DDR4R_2D[%d].Reserved324 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6470 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6470, "%d %x", "mb_DDR4R_2D[%d].Reserved325 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6471 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6471, "%d %x", "mb_DDR4R_2D[%d].Reserved326 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6472 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6472, "%d %x", "mb_DDR4R_2D[%d].Reserved327 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6473 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6473, "%d %x", "mb_DDR4R_2D[%d].Reserved328 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6474 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6474, "%d %x", "mb_DDR4R_2D[%d].Reserved329 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6475 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6475, "%d %x", "mb_DDR4R_2D[%d].Reserved32A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6476 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6476, "%d %x", "mb_DDR4R_2D[%d].Reserved32B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6477 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6477, "%d %x", "mb_DDR4R_2D[%d].Reserved32C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6478 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6478, "%d %x", "mb_DDR4R_2D[%d].Reserved32D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6479 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6479, "%d %x", "mb_DDR4R_2D[%d].Reserved32E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6480 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6480, "%d %x", "mb_DDR4R_2D[%d].Reserved32F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6481 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6481, "%d %x", "mb_DDR4R_2D[%d].Reserved330 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6482 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6482, "%d %x", "mb_DDR4R_2D[%d].Reserved331 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6483 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6483, "%d %x", "mb_DDR4R_2D[%d].Reserved332 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6484 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6484, "%d %x", "mb_DDR4R_2D[%d].Reserved333 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6485 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6485, "%d %x", "mb_DDR4R_2D[%d].Reserved334 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6486 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6486, "%d %x", "mb_DDR4R_2D[%d].Reserved335 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6487 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6487, "%d %x", "mb_DDR4R_2D[%d].Reserved336 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6488 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6488, "%d %x", "mb_DDR4R_2D[%d].Reserved337 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6489 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6489, "%d %x", "mb_DDR4R_2D[%d].Reserved338 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6490 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6490, "%d %x", "mb_DDR4R_2D[%d].Reserved339 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6491 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6491, "%d %x", "mb_DDR4R_2D[%d].Reserved33A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6492 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6492, "%d %x", "mb_DDR4R_2D[%d].Reserved33B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6493 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6493, "%d %x", "mb_DDR4R_2D[%d].Reserved33C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6494 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6494, "%d %x", "mb_DDR4R_2D[%d].Reserved33D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6495 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6495, "%d %x", "mb_DDR4R_2D[%d].Reserved33E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6496 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6496, "%d %x", "mb_DDR4R_2D[%d].Reserved33F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6497 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6497, "%d %x", "mb_DDR4R_2D[%d].Reserved340 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6498 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6498, "%d %x", "mb_DDR4R_2D[%d].Reserved341 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6499 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6499, "%d %x", "mb_DDR4R_2D[%d].Reserved342 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6500 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6500, "%d %x", "mb_DDR4R_2D[%d].Reserved343 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6501 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6501, "%d %x", "mb_DDR4R_2D[%d].Reserved344 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6502 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6502, "%d %x", "mb_DDR4R_2D[%d].Reserved345 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6503 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6503, "%d %x", "mb_DDR4R_2D[%d].Reserved346 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6504 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6504, "%d %x", "mb_DDR4R_2D[%d].Reserved347 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6505 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6505, "%d %x", "mb_DDR4R_2D[%d].Reserved348 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6506 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6506, "%d %x", "mb_DDR4R_2D[%d].Reserved349 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6507 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6507, "%d %x", "mb_DDR4R_2D[%d].Reserved34A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6508 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6508, "%d %x", "mb_DDR4R_2D[%d].Reserved34B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6509 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6509, "%d %x", "mb_DDR4R_2D[%d].Reserved34C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6510 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6510, "%d %x", "mb_DDR4R_2D[%d].Reserved34D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6511 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6511, "%d %x", "mb_DDR4R_2D[%d].Reserved34E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6512 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6512, "%d %x", "mb_DDR4R_2D[%d].Reserved34F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6513 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6513, "%d %x", "mb_DDR4R_2D[%d].Reserved350 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6514 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6514, "%d %x", "mb_DDR4R_2D[%d].Reserved351 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6515 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6515, "%d %x", "mb_DDR4R_2D[%d].Reserved352 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6516 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6516, "%d %x", "mb_DDR4R_2D[%d].Reserved353 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6517 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6517, "%d %x", "mb_DDR4R_2D[%d].Reserved354 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6518 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6518, "%d %x", "mb_DDR4R_2D[%d].Reserved355 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6519 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6519, "%d %x", "mb_DDR4R_2D[%d].Reserved356 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6520 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6520, "%d %x", "mb_DDR4R_2D[%d].Reserved357 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6521 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6521, "%d %x", "mb_DDR4R_2D[%d].Reserved358 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6522 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6522, "%d %x", "mb_DDR4R_2D[%d].Reserved359 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6523 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6523, "%d %x", "mb_DDR4R_2D[%d].Reserved35A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6524 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6524, "%d %x", "mb_DDR4R_2D[%d].Reserved35B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6525 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6525, "%d %x", "mb_DDR4R_2D[%d].Reserved35C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6526 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6526, "%d %x", "mb_DDR4R_2D[%d].Reserved35D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6527 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6527, "%d %x", "mb_DDR4R_2D[%d].Reserved35E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6528 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6528, "%d %x", "mb_DDR4R_2D[%d].Reserved35F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6529 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6529, "%d %x", "mb_DDR4R_2D[%d].Reserved360 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6530 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6530, "%d %x", "mb_DDR4R_2D[%d].Reserved361 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6531 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6531, "%d %x", "mb_DDR4R_2D[%d].Reserved362 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6532 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6532, "%d %x", "mb_DDR4R_2D[%d].Reserved363 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6533 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6533, "%d %x", "mb_DDR4R_2D[%d].Reserved364 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6534 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6534, "%d %x", "mb_DDR4R_2D[%d].Reserved365 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6535 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6535, "%d %x", "mb_DDR4R_2D[%d].Reserved366 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6536 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6536, "%d %x", "mb_DDR4R_2D[%d].Reserved367 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6537 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6537, "%d %x", "mb_DDR4R_2D[%d].Reserved368 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6538 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6538, "%d %x", "mb_DDR4R_2D[%d].Reserved369 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6539 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6539, "%d %x", "mb_DDR4R_2D[%d].Reserved36A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6540 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6540, "%d %x", "mb_DDR4R_2D[%d].Reserved36B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6541 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6541, "%d %x", "mb_DDR4R_2D[%d].Reserved36C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6542 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6542, "%d %x", "mb_DDR4R_2D[%d].Reserved36D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6543 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6543, "%d %x", "mb_DDR4R_2D[%d].Reserved36E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6544 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6544, "%d %x", "mb_DDR4R_2D[%d].Reserved36F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6545 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6545, "%d %x", "mb_DDR4R_2D[%d].Reserved370 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6546 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6546, "%d %x", "mb_DDR4R_2D[%d].Reserved371 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6547 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6547, "%d %x", "mb_DDR4R_2D[%d].Reserved372 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6548 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6548, "%d %x", "mb_DDR4R_2D[%d].Reserved373 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6549 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6549, "%d %x", "mb_DDR4R_2D[%d].Reserved374 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6550 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6550, "%d %x", "mb_DDR4R_2D[%d].Reserved375 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6551 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6551, "%d %x", "mb_DDR4R_2D[%d].Reserved376 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6552 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6552, "%d %x", "mb_DDR4R_2D[%d].Reserved377 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6553 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6553, "%d %x", "mb_DDR4R_2D[%d].Reserved378 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6554 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6554, "%d %x", "mb_DDR4R_2D[%d].Reserved379 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6555 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6555, "%d %x", "mb_DDR4R_2D[%d].Reserved37A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6556 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6556, "%d %x", "mb_DDR4R_2D[%d].Reserved37B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6557 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6557, "%d %x", "mb_DDR4R_2D[%d].Reserved37C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6558 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6558, "%d %x", "mb_DDR4R_2D[%d].Reserved37D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6559 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6559, "%d %x", "mb_DDR4R_2D[%d].Reserved37E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6560 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6560, "%d %x", "mb_DDR4R_2D[%d].Reserved37F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6561 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6561, "%d %x", "mb_DDR4R_2D[%d].Reserved380 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6562 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6562, "%d %x", "mb_DDR4R_2D[%d].Reserved381 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6563 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6563, "%d %x", "mb_DDR4R_2D[%d].Reserved382 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6564 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6564, "%d %x", "mb_DDR4R_2D[%d].Reserved383 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6565 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6565, "%d %x", "mb_DDR4R_2D[%d].Reserved384 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6566 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6566, "%d %x", "mb_DDR4R_2D[%d].Reserved385 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6567 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6567, "%d %x", "mb_DDR4R_2D[%d].Reserved386 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6568 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6568, "%d %x", "mb_DDR4R_2D[%d].Reserved387 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6569 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6569, "%d %x", "mb_DDR4R_2D[%d].Reserved388 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6570 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6570, "%d %x", "mb_DDR4R_2D[%d].Reserved389 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6571 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6571, "%d %x", "mb_DDR4R_2D[%d].Reserved38A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6572 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6572, "%d %x", "mb_DDR4R_2D[%d].Reserved38B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6573 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6573, "%d %x", "mb_DDR4R_2D[%d].Reserved38C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6574 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6574, "%d %x", "mb_DDR4R_2D[%d].Reserved38D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6575 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6575, "%d %x", "mb_DDR4R_2D[%d].Reserved38E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6576 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6576, "%d %x", "mb_DDR4R_2D[%d].Reserved38F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6577 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6577, "%d %x", "mb_DDR4R_2D[%d].Reserved390 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6578 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6578, "%d %x", "mb_DDR4R_2D[%d].Reserved391 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6579 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6579, "%d %x", "mb_DDR4R_2D[%d].Reserved392 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6580 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6580, "%d %x", "mb_DDR4R_2D[%d].Reserved393 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6581 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6581, "%d %x", "mb_DDR4R_2D[%d].Reserved394 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6582 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6582, "%d %x", "mb_DDR4R_2D[%d].Reserved395 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6583 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6583, "%d %x", "mb_DDR4R_2D[%d].Reserved396 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6584 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6584, "%d %x", "mb_DDR4R_2D[%d].Reserved397 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6585 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6585, "%d %x", "mb_DDR4R_2D[%d].Reserved398 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6586 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6586, "%d %x", "mb_DDR4R_2D[%d].Reserved399 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6587 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6587, "%d %x", "mb_DDR4R_2D[%d].Reserved39A = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6588 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6588, "%d %x", "mb_DDR4R_2D[%d].Reserved39B = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6589 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6589, "%d %x", "mb_DDR4R_2D[%d].Reserved39C = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6590 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6590, "%d %x", "mb_DDR4R_2D[%d].Reserved39D = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6591 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6591, "%d %x", "mb_DDR4R_2D[%d].Reserved39E = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6592 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6592, "%d %x", "mb_DDR4R_2D[%d].Reserved39F = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6593 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6593, "%d %x", "mb_DDR4R_2D[%d].Reserved3A0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6594 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6594, "%d %x", "mb_DDR4R_2D[%d].Reserved3A1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6595 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6595, "%d %x", "mb_DDR4R_2D[%d].Reserved3A2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6596 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6596, "%d %x", "mb_DDR4R_2D[%d].Reserved3A3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6597 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6597, "%d %x", "mb_DDR4R_2D[%d].Reserved3A4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6598 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6598, "%d %x", "mb_DDR4R_2D[%d].Reserved3A5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6599 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6599, "%d %x", "mb_DDR4R_2D[%d].Reserved3A6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6600 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6600, "%d %x", "mb_DDR4R_2D[%d].Reserved3A7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6601 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6601, "%d %x", "mb_DDR4R_2D[%d].Reserved3A8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6602 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6602, "%d %x", "mb_DDR4R_2D[%d].Reserved3A9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6603 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6603, "%d %x", "mb_DDR4R_2D[%d].Reserved3AA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6604 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6604, "%d %x", "mb_DDR4R_2D[%d].Reserved3AB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6605 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6605, "%d %x", "mb_DDR4R_2D[%d].Reserved3AC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6606 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6606, "%d %x", "mb_DDR4R_2D[%d].Reserved3AD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6607 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6607, "%d %x", "mb_DDR4R_2D[%d].Reserved3AE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6608 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6608, "%d %x", "mb_DDR4R_2D[%d].Reserved3AF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6609 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6609, "%d %x", "mb_DDR4R_2D[%d].Reserved3B0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6610 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6610, "%d %x", "mb_DDR4R_2D[%d].Reserved3B1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6611 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6611, "%d %x", "mb_DDR4R_2D[%d].Reserved3B2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6612 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6612, "%d %x", "mb_DDR4R_2D[%d].Reserved3B3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6613 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6613, "%d %x", "mb_DDR4R_2D[%d].Reserved3B4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6614 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6614, "%d %x", "mb_DDR4R_2D[%d].Reserved3B5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6615 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6615, "%d %x", "mb_DDR4R_2D[%d].Reserved3B6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6616 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6616, "%d %x", "mb_DDR4R_2D[%d].Reserved3B7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6617 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6617, "%d %x", "mb_DDR4R_2D[%d].Reserved3B8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6618 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6618, "%d %x", "mb_DDR4R_2D[%d].Reserved3B9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6619 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6619, "%d %x", "mb_DDR4R_2D[%d].Reserved3BA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6620 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6620, "%d %x", "mb_DDR4R_2D[%d].Reserved3BB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6621 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6621, "%d %x", "mb_DDR4R_2D[%d].Reserved3BC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6622 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6622, "%d %x", "mb_DDR4R_2D[%d].Reserved3BD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6623 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6623, "%d %x", "mb_DDR4R_2D[%d].Reserved3BE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6624 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6624, "%d %x", "mb_DDR4R_2D[%d].Reserved3BF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6625 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6625, "%d %x", "mb_DDR4R_2D[%d].Reserved3C0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6626 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6626, "%d %x", "mb_DDR4R_2D[%d].Reserved3C1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6627 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6627, "%d %x", "mb_DDR4R_2D[%d].Reserved3C2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6628 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6628, "%d %x", "mb_DDR4R_2D[%d].Reserved3C3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6629 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6629, "%d %x", "mb_DDR4R_2D[%d].Reserved3C4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6630 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6630, "%d %x", "mb_DDR4R_2D[%d].Reserved3C5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6631 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6631, "%d %x", "mb_DDR4R_2D[%d].Reserved3C6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6632 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6632, "%d %x", "mb_DDR4R_2D[%d].Reserved3C7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6633 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6633, "%d %x", "mb_DDR4R_2D[%d].Reserved3C8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6634 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6634, "%d %x", "mb_DDR4R_2D[%d].Reserved3C9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6635 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6635, "%d %x", "mb_DDR4R_2D[%d].Reserved3CA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6636 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6636, "%d %x", "mb_DDR4R_2D[%d].Reserved3CB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6637 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6637, "%d %x", "mb_DDR4R_2D[%d].Reserved3CC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6638 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6638, "%d %x", "mb_DDR4R_2D[%d].Reserved3CD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6639 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6639, "%d %x", "mb_DDR4R_2D[%d].Reserved3CE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6640 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6640, "%d %x", "mb_DDR4R_2D[%d].Reserved3CF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6641 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6641, "%d %x", "mb_DDR4R_2D[%d].Reserved3D0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6642 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6642, "%d %x", "mb_DDR4R_2D[%d].Reserved3D1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6643 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6643, "%d %x", "mb_DDR4R_2D[%d].Reserved3D2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6644 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6644, "%d %x", "mb_DDR4R_2D[%d].Reserved3D3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6645 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6645, "%d %x", "mb_DDR4R_2D[%d].Reserved3D4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6646 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6646, "%d %x", "mb_DDR4R_2D[%d].Reserved3D5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6647 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6647, "%d %x", "mb_DDR4R_2D[%d].Reserved3D6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6648 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6648, "%d %x", "mb_DDR4R_2D[%d].Reserved3D7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6649 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6649, "%d %x", "mb_DDR4R_2D[%d].Reserved3D8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6650 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6650, "%d %x", "mb_DDR4R_2D[%d].Reserved3D9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6651 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6651, "%d %x", "mb_DDR4R_2D[%d].Reserved3DA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6652 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6652, "%d %x", "mb_DDR4R_2D[%d].Reserved3DB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6653 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6653, "%d %x", "mb_DDR4R_2D[%d].Reserved3DC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6654 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6654, "%d %x", "mb_DDR4R_2D[%d].Reserved3DD = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6655 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6655, "%d %x", "mb_DDR4R_2D[%d].Reserved3DE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6656 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6656, "%d %x", "mb_DDR4R_2D[%d].Reserved3DF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6657 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6657, "%d %x", "mb_DDR4R_2D[%d].Reserved3E0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6658 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6658, "%d %x", "mb_DDR4R_2D[%d].Reserved3E1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6659 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6659, "%d %x", "mb_DDR4R_2D[%d].Reserved3E2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6660 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6660, "%d %x", "mb_DDR4R_2D[%d].Reserved3E3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6661 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6661, "%d %x", "mb_DDR4R_2D[%d].Reserved3E4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6662 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6662, "%d %x", "mb_DDR4R_2D[%d].Reserved3E5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6663 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6663, "%d %x", "mb_DDR4R_2D[%d].Reserved3E6 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6664 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6664, "%d %x", "mb_DDR4R_2D[%d].Reserved3E7 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6665 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6665, "%d %x", "mb_DDR4R_2D[%d].Reserved3E8 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6666 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6666, "%d %x", "mb_DDR4R_2D[%d].Reserved3E9 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6667 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6667, "%d %x", "mb_DDR4R_2D[%d].Reserved3EA = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6668 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6668, "%d %x", "mb_DDR4R_2D[%d].Reserved3EB = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6669 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6669, "%d %x", "mb_DDR4R_2D[%d].Reserved3EC = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6670 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6670, "%d %x", "mb_DDR4R_2D[%d].Reserved3ED = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6671 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6671, "%d %x", "mb_DDR4R_2D[%d].Reserved3EE = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6672 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6672, "%d %x", "mb_DDR4R_2D[%d].Reserved3EF = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6673 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6673, "%d %x", "mb_DDR4R_2D[%d].Reserved3F0 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6674 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6674, "%d %x", "mb_DDR4R_2D[%d].Reserved3F1 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6675 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6675, "%d %x", "mb_DDR4R_2D[%d].Reserved3F2 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6676 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6676, "%d %x", "mb_DDR4R_2D[%d].Reserved3F3 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6677 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6677, "%d %x", "mb_DDR4R_2D[%d].Reserved3F4 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6678 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6678, "%d %x", "mb_DDR4R_2D[%d].Reserved3F5 = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6679 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6679, "%d %x", "mb_DDR4R_2D[%d].ALT_CAS_L = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6680 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6680, "%d %x", "mb_DDR4R_2D[%d].ALT_WCAS_L = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6681 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6681, "%d %x", "mb_DDR4R_2D[%d].D4Misc = %x\n"
#define DDRPHY_PRINT_MESSAGE_BLOCKC_6682 DDRPHY_PRINT_MESSAGE_BLOCKC_ENUM_6682, "%d %x", "mb_DDR4LR_2D[%d].Reserved00 = %x\n"
#define DDRPHY_SET_MESSAGE_BLOCKC_0 DDRPHY_SET_MESSAGE_BLOCKC_ENUM_0, "\"%s\"", "[ddrphy_setMb_ATE]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_SET_MESSAGE_BLOCKC_1 DDRPHY_SET_MESSAGE_BLOCKC_ENUM_1, "%d \"%s\" %x", "[ddrphy_setMb_ATE]: Setting mb_ATE[%d]->%s = 0x%x\n"
#define DDRPHY_SET_MESSAGE_BLOCKC_2 DDRPHY_SET_MESSAGE_BLOCKC_ENUM_2, "\"%s\"", "[ddrphy_setMb_DDR4U_1D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_SET_MESSAGE_BLOCKC_3 DDRPHY_SET_MESSAGE_BLOCKC_ENUM_3, "%d \"%s\" %x", "[ddrphy_setMb_DDR4U_1D]: Setting mb_DDR4U_1D[%d]->%s = 0x%x\n"
#define DDRPHY_SET_MESSAGE_BLOCKC_4 DDRPHY_SET_MESSAGE_BLOCKC_ENUM_4, "\"%s\"", "[ddrphy_setMb_DDR4U_2D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_SET_MESSAGE_BLOCKC_5 DDRPHY_SET_MESSAGE_BLOCKC_ENUM_5, "%d \"%s\" %x", "[ddrphy_setMb_DDR4U_2D]: Setting mb_DDR4U_2D[%d]->%s = 0x%x\n"
#define DDRPHY_SET_MESSAGE_BLOCKC_6 DDRPHY_SET_MESSAGE_BLOCKC_ENUM_6, "\"%s\"", "[ddrphy_setMb_DDR4LR_1D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_SET_MESSAGE_BLOCKC_7 DDRPHY_SET_MESSAGE_BLOCKC_ENUM_7, "%d \"%s\" %x", "[ddrphy_setMb_DDR4LR_1D]: Setting mb_DDR4LR_1D[%d]->%s = 0x%x\n"
#define DDRPHY_SET_MESSAGE_BLOCKC_8 DDRPHY_SET_MESSAGE_BLOCKC_ENUM_8, "\"%s\"", "[ddrphy_setMb_DDR4LR_2D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_SET_MESSAGE_BLOCKC_9 DDRPHY_SET_MESSAGE_BLOCKC_ENUM_9, "%d \"%s\" %x", "[ddrphy_setMb_DDR4LR_2D]: Setting mb_DDR4LR_2D[%d]->%s = 0x%x\n"
#define DDRPHY_SET_MESSAGE_BLOCKC_10 DDRPHY_SET_MESSAGE_BLOCKC_ENUM_10, "\"%s\"", "[ddrphy_setMb_DDR4R_1D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_SET_MESSAGE_BLOCKC_11 DDRPHY_SET_MESSAGE_BLOCKC_ENUM_11, "%d \"%s\" %x", "[ddrphy_setMb_DDR4R_1D]: Setting mb_DDR4R_1D[%d]->%s = 0x%x\n"
#define DDRPHY_SET_MESSAGE_BLOCKC_12 DDRPHY_SET_MESSAGE_BLOCKC_ENUM_12, "\"%s\"", "[ddrphy_setMb_DDR4R_2D]: ERROR: unknown message block field name '%s'\n"
#define DDRPHY_SET_MESSAGE_BLOCKC_13 DDRPHY_SET_MESSAGE_BLOCKC_ENUM_13, "%d \"%s\" %x", "[ddrphy_setMb_DDR4R_2D]: Setting mb_DDR4R_2D[%d]->%s = 0x%x\n"
#define DDRPHY_SKIPTRAINC_0 DDRPHY_SKIPTRAINC_ENUM_0, "", "ddrphy_readDelayReg: // Read Delay Line Setting\n"
#define DDRPHY_SKIPTRAINC_1 DDRPHY_SKIPTRAINC_ENUM_1, "", "Skip ddrphy_readDelayReg for phy72b_0dly topo Gate Sim\n"
#define DDRPHY_SKIPTRAINC_2 DDRPHY_SKIPTRAINC_ENUM_2, "", "ddrphy_readDelayReg: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_SKIPTRAINC_3 DDRPHY_SKIPTRAINC_ENUM_3, "", "ddrphy_readDelayReg: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_SKIPTRAINC_4 DDRPHY_SKIPTRAINC_ENUM_4, "%0d", "ddrphy_readDelayReg: 1 UI in fentosecond = %0d fs \n"
#define DDRPHY_SKIPTRAINC_5 DDRPHY_SKIPTRAINC_ENUM_5, "", "ddrphy_readDelayReg: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_SKIPTRAINC_6 DDRPHY_SKIPTRAINC_ENUM_6, "", "ddrphy_restoreATxDly: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_SKIPTRAINC_7 DDRPHY_SKIPTRAINC_ENUM_7, "", "ddrphy_restoreATxDly: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_SKIPTRAINC_8 DDRPHY_SKIPTRAINC_ENUM_8, "", "ddrphy_restoreATxDly: //##############################################################\n"
#define DDRPHY_SKIPTRAINC_9 DDRPHY_SKIPTRAINC_ENUM_9, "", "ddrphy_restoreATxDly: // Program ATxDly Delay \n"
#define DDRPHY_SKIPTRAINC_10 DDRPHY_SKIPTRAINC_ENUM_10, "", "ddrphy_restoreATxDly: //##############################################################\n"
#define DDRPHY_SKIPTRAINC_11 DDRPHY_SKIPTRAINC_ENUM_11, "", "Skip part of ddrphy_restoreATxDly for phy72b_0dly topo Gate Sim\n"
#define DDRPHY_SKIPTRAINC_12 DDRPHY_SKIPTRAINC_ENUM_12, "", "ddrphy_restoreATxDly: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_SKIPTRAINC_13 DDRPHY_SKIPTRAINC_ENUM_13, "", "ddrphy_restoreLcdl: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_SKIPTRAINC_14 DDRPHY_SKIPTRAINC_ENUM_14, "", "ddrphy_restoreLcdl: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_SKIPTRAINC_15 DDRPHY_SKIPTRAINC_ENUM_15, "", "ddrphy_restoreLcdl: //##############################################################\n"
#define DDRPHY_SKIPTRAINC_16 DDRPHY_SKIPTRAINC_ENUM_16, "", "ddrphy_restoreLcdl: // Restore LCDL Delay Line Setting                                   \n"
#define DDRPHY_SKIPTRAINC_17 DDRPHY_SKIPTRAINC_ENUM_17, "", "ddrphy_restoreLcdl: //##############################################################\n"
#define DDRPHY_SKIPTRAINC_18 DDRPHY_SKIPTRAINC_ENUM_18, "", "Skip part of ddrphy_restoreLcdl for phy72b_0dly topo Gate Sim\n"
#define DDRPHY_SKIPTRAINC_19 DDRPHY_SKIPTRAINC_ENUM_19, "", "ddrphy_restoreLcdl: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_SKIPTRAINC_20 DDRPHY_SKIPTRAINC_ENUM_20, "%0d", "ddrphy_restorePBl: 1 UI in femtosecond = %0d fs \n"
#define DDRPHY_SKIPTRAINC_21 DDRPHY_SKIPTRAINC_ENUM_21, "", "Skip ddrphy_restorePBl for phy72b_0dly topo Gate Sim\n"
#define DDRPHY_SKIPTRAINC_22 DDRPHY_SKIPTRAINC_ENUM_22, "", "ddrphy_restorePBl: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_SKIPTRAINC_23 DDRPHY_SKIPTRAINC_ENUM_23, "", "ddrphy_restorePBl: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_SKIPTRAINC_24 DDRPHY_SKIPTRAINC_ENUM_24, "", "ddrphy_restorePBl: //##############################################################\n"
#define DDRPHY_SKIPTRAINC_25 DDRPHY_SKIPTRAINC_ENUM_25, "", "ddrphy_restorePBl: // Restore PBl Delay Line Setting                                   \n"
#define DDRPHY_SKIPTRAINC_26 DDRPHY_SKIPTRAINC_ENUM_26, "", "ddrphy_restorePBl: //##############################################################\n"
#define DDRPHY_SKIPTRAINC_27 DDRPHY_SKIPTRAINC_ENUM_27, "", "ddrphy_restorePBl: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_SKIPTRAINC_28 DDRPHY_SKIPTRAINC_ENUM_28, "%d %d %d %8x", "TxDqsDly_u0 [%d][%d][%d] =  [%8x]\n"
#define DDRPHY_SKIPTRAINC_29 DDRPHY_SKIPTRAINC_ENUM_29, "%d %d %d %8x", "TxDqDly     [%d][%d][%d] = [%8x] \n"
#define DDRPHY_SKIPTRAINC_30 DDRPHY_SKIPTRAINC_ENUM_30, "%8x", "reg_w [i][j] = [%8x] = \n"
#define DDRPHY_SKIPTRAINC_31 DDRPHY_SKIPTRAINC_ENUM_31, "%d %d %d %8x", "TxDqsDly_u1 [%d][%d][%d] =  [%8x]\n"
#define DDRPHY_SKIPTRAINC_32 DDRPHY_SKIPTRAINC_ENUM_32, "%d %d %d %8x", "TxDqDly     [%d][%d][%d] = [%8x] \n"
#define DDRPHY_SKIPTRAINC_33 DDRPHY_SKIPTRAINC_ENUM_33, "%8x", "reg_w [i][j] = [%8x] = \n"
#define DDRPHY_SKIPTRAINC_34 DDRPHY_SKIPTRAINC_ENUM_34, "%8x", "reg_w [i][j] = [%8x] = \n"
#define DDRPHY_SKIPTRAINC_35 DDRPHY_SKIPTRAINC_ENUM_35, "%d %d %d %8x", "RxClkDly_u0 [%d][%d][%d] = [%8x] \n"
#define DDRPHY_SKIPTRAINC_36 DDRPHY_SKIPTRAINC_ENUM_36, "%d %d %8x", "RxPBDly     [%d][%d]  = [%8x] \n"
#define DDRPHY_SKIPTRAINC_37 DDRPHY_SKIPTRAINC_ENUM_37, "%8x", "reg_r [i][j] = [%8x] = \n"
#define DDRPHY_SKIPTRAINC_38 DDRPHY_SKIPTRAINC_ENUM_38, "%d %d %d %8x", "RxClkDly_u1 [%d][%d][%d] = [%8x] \n"
#define DDRPHY_SKIPTRAINC_39 DDRPHY_SKIPTRAINC_ENUM_39, "%d %d %8x", "RxPBDly     [%d][%d]     = [%8x] \n"
#define DDRPHY_SKIPTRAINC_40 DDRPHY_SKIPTRAINC_ENUM_40, "%8x", "reg_r [i][j] = [%8x] = \n"
#define DDRPHY_SKIPTRAINC_41 DDRPHY_SKIPTRAINC_ENUM_41, "", "ddrphy_print_data_eye: Write DQS centering location or write DQ delay - DQS delay in ps \n"
#define DDRPHY_SKIPTRAINC_42 DDRPHY_SKIPTRAINC_ENUM_42, "%d %d", "ddrphy_print_data_eye: pstate = %d rank = %d            DByte0   DByte1   DByte2   DByte3   DByte4   DByte5   DByte6   DByte7   DByte8   DByte9\n"
#define DDRPHY_SKIPTRAINC_43 DDRPHY_SKIPTRAINC_ENUM_43, "%d %8d %8d %8d %8d %8d %8d %8d %8d %8d %8d", "ddrphy_print_data_eye: Write Center bit =  %d,       %8d %8d %8d %8d %8d %8d %8d %8d %8d %8d\n"
#define DDRPHY_SKIPTRAINC_44 DDRPHY_SKIPTRAINC_ENUM_44, "", "ddrphy_print_data_eye: Read DQS centering location  or read  DQS delay - DQ delay in ps \n"
#define DDRPHY_SKIPTRAINC_45 DDRPHY_SKIPTRAINC_ENUM_45, "%d %d", "ddrphy_print_data_eye: pstate = %d rank = %d            DByte0   DByte1   DByte2   DByte3   DByte4   DByte5   DByte6   DByte7   DByte8   DByte9\n"
#define DDRPHY_SKIPTRAINC_46 DDRPHY_SKIPTRAINC_ENUM_46, "%d %8d %8d %8d %8d %8d %8d %8d %8d %8d %8d", "ddrphy_print_data_eye: Read Center bit  =  %d,       %8d %8d %8d %8d %8d %8d %8d %8d %8d %8d\n"
#define DDRPHY_SKIPTRAINC_47 DDRPHY_SKIPTRAINC_ENUM_47, "", "ddrphy_print_io_config: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_SKIPTRAINC_48 DDRPHY_SKIPTRAINC_ENUM_48, "", "ddrphy_print_io_config: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_SKIPTRAINC_49 DDRPHY_SKIPTRAINC_ENUM_49, "%d", "ddrphy_print_io_config: pstate=%d                Anib0   Anib1   Anib2   Anib3   Anib4   Anib5   Anib6   Anib7   Anib8   Anib9:\n"
#define DDRPHY_SKIPTRAINC_50 DDRPHY_SKIPTRAINC_ENUM_50, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: ATxImpedance =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_51 DDRPHY_SKIPTRAINC_ENUM_51, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: ATxSlewRate =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_52 DDRPHY_SKIPTRAINC_ENUM_52, "%d", "ddrphy_print_io_config: pstate=%d                 DByte0  DByte1  DByte2  DByte3  DByte4  DByte5  DByte6  DByte7  DByte8  DByte9:\n"
#define DDRPHY_SKIPTRAINC_53 DDRPHY_SKIPTRAINC_ENUM_53, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: TxImpedanceCtrl0 =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_54 DDRPHY_SKIPTRAINC_ENUM_54, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: TxImpedanceCtrl1 =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_55 DDRPHY_SKIPTRAINC_ENUM_55, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: TxEqualizationMode =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_56 DDRPHY_SKIPTRAINC_ENUM_56, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: DqDqsRcvCntrl1 =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_57 DDRPHY_SKIPTRAINC_ENUM_57, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: DqDqsRcvCntrl2 =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_58 DDRPHY_SKIPTRAINC_ENUM_58, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: TxOdtDrvStren =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_59 DDRPHY_SKIPTRAINC_ENUM_59, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: TxSlewRate =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_60 DDRPHY_SKIPTRAINC_ENUM_60, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: RxFifoCheckStatus =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_61 DDRPHY_SKIPTRAINC_ENUM_61, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: RxFifoCheckErrValues =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_62 DDRPHY_SKIPTRAINC_ENUM_62, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: RxFifoInfo =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_63 DDRPHY_SKIPTRAINC_ENUM_63, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: RxFifoVisibility =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_64 DDRPHY_SKIPTRAINC_ENUM_64, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: RxFifoContentsDQ3210 =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_65 DDRPHY_SKIPTRAINC_ENUM_65, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: RxFifoContentsDQ7654 =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_66 DDRPHY_SKIPTRAINC_ENUM_66, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_print_io_config: RxFifoContentsDBI =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_67 DDRPHY_SKIPTRAINC_ENUM_67, "", "ddrphy_print_io_config: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_SKIPTRAINC_68 DDRPHY_SKIPTRAINC_ENUM_68, "", "ddrphy_printDelayReg: Summary:\n"
#define DDRPHY_SKIPTRAINC_69 DDRPHY_SKIPTRAINC_ENUM_69, "", "Skip ddrphy_printDelayReg for phy72b_0dly topo Gate Sim\n"
#define DDRPHY_SKIPTRAINC_70 DDRPHY_SKIPTRAINC_ENUM_70, "%d %d", "ddrphy_printDelayReg: pstate=%d rank=%d         DByte0  DByte1  DByte2  DByte3  DByte4  DByte5  DByte6  DByte7  DByte8  DByte9:\n"
#define DDRPHY_SKIPTRAINC_71 DDRPHY_SKIPTRAINC_ENUM_71, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_printDelayReg: TxDqsDly_u0 =\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_72 DDRPHY_SKIPTRAINC_ENUM_72, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_printDelayReg: TxDqsDly_u1 =\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_73 DDRPHY_SKIPTRAINC_ENUM_73, "%0d %8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_printDelayReg: TxDqDly bit%0d =\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_74 DDRPHY_SKIPTRAINC_ENUM_74, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_printDelayReg: TxDmDly    =  \t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_75 DDRPHY_SKIPTRAINC_ENUM_75, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_printDelayReg: RxEnDly_u0 =  \t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_76 DDRPHY_SKIPTRAINC_ENUM_76, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_printDelayReg: RxEnDly_u1 =  \t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_77 DDRPHY_SKIPTRAINC_ENUM_77, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_printDelayReg: DFIMRL     =\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_78 DDRPHY_SKIPTRAINC_ENUM_78, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_printDelayReg: RxClkDly_u0 =\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_79 DDRPHY_SKIPTRAINC_ENUM_79, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_printDelayReg: RxClkDly_u1 =\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_80 DDRPHY_SKIPTRAINC_ENUM_80, "%d %d", "ddrphy_printDelayReg: pstate=%d rank=%d END\n"
#define DDRPHY_SKIPTRAINC_81 DDRPHY_SKIPTRAINC_ENUM_81, "%d", "ddrphy_printDelayReg: pstate=%d                Anib0   Anib1   Anib2   Anib3   Anib4   Anib5   Anib6   Anib7   Anib8   Anib9:\n"
#define DDRPHY_SKIPTRAINC_82 DDRPHY_SKIPTRAINC_ENUM_82, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_printDelayReg: ATxDly_A =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_83 DDRPHY_SKIPTRAINC_ENUM_83, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_printDelayReg: ATxDly_B =\t\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_84 DDRPHY_SKIPTRAINC_ENUM_84, "%x", "ddrphy_printDelayReg: DFIMRL_ddrclk     =\t0x%x\n"
#define DDRPHY_SKIPTRAINC_85 DDRPHY_SKIPTRAINC_ENUM_85, "%d", "ddrphy_printDelayReg: all pstates rank=%d      DByte0  DByte1  DByte2  DByte3  DByte4  DByte5  DByte6  DByte7  DByte8  DByte9:\n"
#define DDRPHY_SKIPTRAINC_86 DDRPHY_SKIPTRAINC_ENUM_86, "%0d %8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "ddrphy_printDelayReg: RxPBDly bit%0d =\t%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_SKIPTRAINC_87 DDRPHY_SKIPTRAINC_ENUM_87, "", "ddrphy_printDelayReg: all pstates            DByte0  DByte1  DByte2  DByte3  DByte4  DByte5  DByte6  DByte7  DByte8  DByte9:\n"
#define DDRPHY_SKIPTRAINC_88 DDRPHY_SKIPTRAINC_ENUM_88, "%8d %8d %8d %8d %8d %8d %8d %8d %8d %8d", "ddrphy_printDelayReg: StepSize(fs) =\t%8d%8d%8d%8d%8d%8d%8d%8d%8d%8d\n"
#define DDRPHY_SKIPTRAINC_89 DDRPHY_SKIPTRAINC_ENUM_89, "", "In ddrphy_phy_vref_decoder () the input mode is wrong\n"
#define DDRPHY_SKIPTRAINC_90 DDRPHY_SKIPTRAINC_ENUM_90, "", "ddrphy_phy_vref_print()\n"
#define DDRPHY_SKIPTRAINC_91 DDRPHY_SKIPTRAINC_ENUM_91, "%d %x %d", "VrefDAC0[%d] = 0x%x, percentage = %d%%\n"
#define DDRPHY_SKIPTRAINC_92 DDRPHY_SKIPTRAINC_ENUM_92, "%d %x %d", "VrefDAC1[%d] = 0x%x, percentage = %d%%\n"
#define DDRPHY_SKIPTRAINC_93 DDRPHY_SKIPTRAINC_ENUM_93, "%d %x %d", "VrefInGlobal[%d] = 0x%x, percentage = %d%%\n"
#define DDRPHY_SKIPTRAINC_94 DDRPHY_SKIPTRAINC_ENUM_94, "%d %d %d %x", "DqDqsRcvCntrl[%d][%d][%d] = 0x%x\n"
#define DDRPHY_SKIPTRAINC_95 DDRPHY_SKIPTRAINC_ENUM_95, "%d %x", "PllTestMode[%d] = 0x%x\n"
#define DDRPHY_SKIPTRAINC_96 DDRPHY_SKIPTRAINC_ENUM_96, "%d %x", "PllCtrl2[%d] = 0x%x\n"
#define DDRPHY_SKIPTRAINC_97 DDRPHY_SKIPTRAINC_ENUM_97, "%d %x", "PllCtrl3[%d] = 0x%x\n"
#define DDRPHY_SKIPTRAINC_98 DDRPHY_SKIPTRAINC_ENUM_98, "%d %x", "DllLockParam[%d] = 0x%x\n"
#define DDRPHY_SKIPTRAINC_99 DDRPHY_SKIPTRAINC_ENUM_99, "%d %x", "DllGainCtl[%d] = 0x%x\n"
#define DDRPHY_SKIPTRAINC_100 DDRPHY_SKIPTRAINC_ENUM_100, "", "ddrphy_dram_vref_print()\n"
#define DDRPHY_SKIPTRAINC_101 DDRPHY_SKIPTRAINC_ENUM_101, "%d", "all pstates rank=%d   Nib0    Nib1    Nib2    Nib3    Nib4    Nib5    Nib6    Nib7    Nib8    Nib9   Nib10   Nib11   Nib12   Nib13   Nib14   Nib15   Nib16   Nib17   Nib18   Nib19:\n"
#define DDRPHY_SKIPTRAINC_102 DDRPHY_SKIPTRAINC_ENUM_102, "%8x %8x %8x %8x %8x %8x %8x %8x %8x %8x %8x %8x %8x %8x %8x %8x %8x %8x %8x %8x", "VrefDQ=            %8x%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x%8x\n"
#define DDRPHY_TOOLBOXC_0 DDRPHY_TOOLBOXC_ENUM_0, "", "Start of ddrphy_config_userInput()\n"
#define DDRPHY_TOOLBOXC_1 DDRPHY_TOOLBOXC_ENUM_1, "", "user_input_msdg_t version check failure\n"
#define DDRPHY_TOOLBOXC_2 DDRPHY_TOOLBOXC_ENUM_2, "", "End of ddrphy_config_userInput()\n"
#define DDRPHY_TOOLBOXC_3 DDRPHY_TOOLBOXC_ENUM_3, "", "Start of ddrphy_config_SMB()\n"
#define DDRPHY_TOOLBOXC_4 DDRPHY_TOOLBOXC_ENUM_4, "", "End of ddrphy_config_SMB()\n"
#define DDRPHY_TOOLBOXC_5 DDRPHY_TOOLBOXC_ENUM_5, "", "Start of ddrphy_config_SMB_DDR4U_1D()\n"
#define DDRPHY_TOOLBOXC_6 DDRPHY_TOOLBOXC_ENUM_6, "", "End of ddrphy_config_SMB_DDR4U_1D()\n"
#define DDRPHY_TOOLBOXC_7 DDRPHY_TOOLBOXC_ENUM_7, "", "Start of ddrphy_config_SMB_DDR4U_2D()\n"
#define DDRPHY_TOOLBOXC_8 DDRPHY_TOOLBOXC_ENUM_8, "", "End of ddrphy_config_SMB_DDR4U_2D()\n"
#define DDRPHY_TOOLBOXC_9 DDRPHY_TOOLBOXC_ENUM_9, "", "Start of ddrphy_config_SMB_DDR4R_1D()\n"
#define DDRPHY_TOOLBOXC_10 DDRPHY_TOOLBOXC_ENUM_10, "", "End of ddrphy_config_SMB_DDR4R_1D()\n"
#define DDRPHY_TOOLBOXC_11 DDRPHY_TOOLBOXC_ENUM_11, "", "Start of ddrphy_config_SMB_DDR4R_2D()\n"
#define DDRPHY_TOOLBOXC_12 DDRPHY_TOOLBOXC_ENUM_12, "", "End of ddrphy_config_SMB_DDR4R_2D()\n"
#define DDRPHY_TOOLBOXC_13 DDRPHY_TOOLBOXC_ENUM_13, "%d", "Set Cas Latency to %d \n"
#define DDRPHY_TOOLBOXC_14 DDRPHY_TOOLBOXC_ENUM_14, "%d", "Set Cas Write Latency to %d \n"
#define DDRPHY_TOOLBOXC_15 DDRPHY_TOOLBOXC_ENUM_15, "%d %x", "Set Cas Write Latency of 1T write preamble to %d, ALT_WCAS_L= 0x%x \n"
#define DDRPHY_TOOLBOXC_16 DDRPHY_TOOLBOXC_ENUM_16, "%d", "[ddrTCAL] Set tCAL to %d \n"
#define DDRPHY_TOOLBOXC_17 DDRPHY_TOOLBOXC_ENUM_17, "%d", "Set CA Parity Latency to %d \n"
#define DDRPHY_TOOLBOXC_18 DDRPHY_TOOLBOXC_ENUM_18, "%d", "Set Command Latency Adder to %d \n"
#define DDRPHY_TOOLBOXC_19 DDRPHY_TOOLBOXC_ENUM_19, "", "ddrExitPubMode: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_TOOLBOXC_20 DDRPHY_TOOLBOXC_ENUM_20, "", "ddrExitPubMode: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_TOOLBOXC_21 DDRPHY_TOOLBOXC_ENUM_21, "", "ddrExitPubMode: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_TOOLBOXC_22 DDRPHY_TOOLBOXC_ENUM_22, "", "C domain (ddrphy): Entered ddrphy_mrlTraining\n"
#define DDRPHY_TOOLBOXC_23 DDRPHY_TOOLBOXC_ENUM_23, "", "Setting MicroContMuxSel to 0 for getting access to csr registers\n"
#define DDRPHY_TOOLBOXC_24 DDRPHY_TOOLBOXC_ENUM_24, "", "Initializing bist for Pstate 0\n"
#define DDRPHY_TOOLBOXC_25 DDRPHY_TOOLBOXC_ENUM_25, "%d", "ddrBistInit: Failed to set the default bist init, ps = %d\n"
#define DDRPHY_TOOLBOXC_26 DDRPHY_TOOLBOXC_ENUM_26, "%d", "ddrphy_mrlTraining: Failed to set DFIMRL_DDRCLK in phase %d\n"
#define DDRPHY_TOOLBOXC_27 DDRPHY_TOOLBOXC_ENUM_27, "%d", "ddrBistMRLTrainingRun: Failed to run in pstate %d\n"
#define DDRPHY_TOOLBOXC_28 DDRPHY_TOOLBOXC_ENUM_28, "%x", "Restore DFIMRL_DDRCLK to = 0x%x\n"
#define DDRPHY_TOOLBOXC_29 DDRPHY_TOOLBOXC_ENUM_29, "%d %d", "Error: DFIMRL_DDRCLK_trained=%d is bigger than DFIMRL_DDRCLK=%d\n"
#define DDRPHY_TOOLBOXC_30 DDRPHY_TOOLBOXC_ENUM_30, "", "Setting MicroContMuxSel to 1 for releasing access to csr registers\n"
#define DDRPHY_TOOLBOXC_31 DDRPHY_TOOLBOXC_ENUM_31, "", "C domain (ddrphy): Exiting ddrphy_mrlTraining\n"
#define DDRPHY_TOOLBOXC_32 DDRPHY_TOOLBOXC_ENUM_32, "%d", "C domain (ddrphy): Entering ddrphy_init_DFIMRL_DDRCLK(ps = %d)\n"
#define DDRPHY_TOOLBOXC_33 DDRPHY_TOOLBOXC_ENUM_33, "%x %x %d %d", "ActiveDBYTE = %x, ActiveNibble = %x, enable = %d, i =%d\n"
#define DDRPHY_TOOLBOXC_34 DDRPHY_TOOLBOXC_ENUM_34, "%x", "mrl = 0x%x\n"
#define DDRPHY_TOOLBOXC_35 DDRPHY_TOOLBOXC_ENUM_35, "%x %x", "mrl = 0x%x, mrl_tmp = 0x%x\n"
#define DDRPHY_TOOLBOXC_36 DDRPHY_TOOLBOXC_ENUM_36, "%d %d %x %x", "ddrphy_init_DFIMRL_DDRCLK: Mismatch Pstate = %d, Dbyte = %d, mrl = 0x%x, mrl_tmp = 0x%x\n"
#define DDRPHY_TOOLBOXC_37 DDRPHY_TOOLBOXC_ENUM_37, "%d", "The mrl is outside the range of 0 < MRL <= 8, this will cause DFIMRL_DDRCLK to overflow, mrl = %d\n"
#define DDRPHY_TOOLBOXC_38 DDRPHY_TOOLBOXC_ENUM_38, "%d", "The starting DFIMRL_DDRCLK is outside the range of [0,15], set DFIMRL_DDRCLK = %d\n"
#define DDRPHY_TOOLBOXC_39 DDRPHY_TOOLBOXC_ENUM_39, "%d %x %x", "ddrphy_init_DFIMRL_DDRCLK result: Pstate = %d, DFIMRL = 0x%x, DFIMRL_DDRCLK = 0x%x\n"
#define DDRPHY_TOOLBOXC_40 DDRPHY_TOOLBOXC_ENUM_40, "%d", "C domain (ddrphy): Exiting ddrphy_init_DFIMRL_DDRCLK(ps = %d)\n"
#define DDRPHY_TOOLBOXC_41 DDRPHY_TOOLBOXC_ENUM_41, "", "\n\n"
#define DDRPHY_TOOLBOXC_42 DDRPHY_TOOLBOXC_ENUM_42, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_TOOLBOXC_43 DDRPHY_TOOLBOXC_ENUM_43, "", "CUSTOMER_API_COMMENT: //\n"
#define DDRPHY_TOOLBOXC_44 DDRPHY_TOOLBOXC_ENUM_44, "", "CUSTOMER_API_COMMENT: // 4.3.3(C.1) Additional Initialize PHY Configuration \n"
#define DDRPHY_TOOLBOXC_45 DDRPHY_TOOLBOXC_ENUM_45, "", "CUSTOMER_API_COMMENT: //\n"
#define DDRPHY_TOOLBOXC_46 DDRPHY_TOOLBOXC_ENUM_46, "", "CUSTOMER_API_COMMENT: // Load the required PHY configuration registers for the appropriate mode and memory configuration\n"
#define DDRPHY_TOOLBOXC_47 DDRPHY_TOOLBOXC_ENUM_47, "", "CUSTOMER_API_COMMENT: //\n"
#define DDRPHY_TOOLBOXC_48 DDRPHY_TOOLBOXC_ENUM_48, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_TOOLBOXC_49 DDRPHY_TOOLBOXC_ENUM_49, "", "\n\n"
#define DDRPHY_TOOLBOXC_50 DDRPHY_TOOLBOXC_ENUM_50, "", "Start: ddrphy_enterMissionModeMsdg\n"
#define DDRPHY_TOOLBOXC_51 DDRPHY_TOOLBOXC_ENUM_51, "", "ddrphy_enterMissionModeMsdg: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_TOOLBOXC_52 DDRPHY_TOOLBOXC_ENUM_52, "", "ddrphy_enterMissionModeMsdg: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_TOOLBOXC_53 DDRPHY_TOOLBOXC_ENUM_53, "\"%s\" %x", "%s Programming CalRate::CalInterval to 0x%x\n"
#define DDRPHY_TOOLBOXC_54 DDRPHY_TOOLBOXC_ENUM_54, "\"%s\" %x", "%s Programming CalRate::CalOnce to 0x%x\n"
#define DDRPHY_TOOLBOXC_55 DDRPHY_TOOLBOXC_ENUM_55, "", "ddrphy_enterMissionModeMsdg: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_TOOLBOXC_56 DDRPHY_TOOLBOXC_ENUM_56, "", "End: ddrphy_enterMissionModeMsdg\n"
#define DDRPHY_TOOLBOXC_57 DDRPHY_TOOLBOXC_ENUM_57, "", "\n\n"
#define DDRPHY_TOOLBOXC_58 DDRPHY_TOOLBOXC_ENUM_58, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_TOOLBOXC_59 DDRPHY_TOOLBOXC_ENUM_59, "", "CUSTOMER_API_COMMENT: // Start ddrphy_set_phy_vref_mode \n"
#define DDRPHY_TOOLBOXC_60 DDRPHY_TOOLBOXC_ENUM_60, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_TOOLBOXC_61 DDRPHY_TOOLBOXC_ENUM_61, "", "\n\n"
#define DDRPHY_TOOLBOXC_62 DDRPHY_TOOLBOXC_ENUM_62, "", "ddrphy_set_phy_vref_mode: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_TOOLBOXC_63 DDRPHY_TOOLBOXC_ENUM_63, "", "ddrphy_set_phy_vref_mode: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_TOOLBOXC_64 DDRPHY_TOOLBOXC_ENUM_64, "\"%s\" %d", "%s , userInputBasic.NumPStates = %d \n"
#define DDRPHY_TOOLBOXC_65 DDRPHY_TOOLBOXC_ENUM_65, "\"%s\" %d %x", "%s Pstate=%d, Programming GlobalVref::GlobalVrefInSel to 0x%x\n"
#define DDRPHY_TOOLBOXC_66 DDRPHY_TOOLBOXC_ENUM_66, "\"%s\" %d %x", "%s Pstate=%d, Programming GlobalVref to 0x%x\n"
#define DDRPHY_TOOLBOXC_67 DDRPHY_TOOLBOXC_ENUM_67, "\"%s\" %d %x", "%s Pstate=%d, Programming DqDqsRcvCntrl::SelAnalogVref to 0x%x\n"
#define DDRPHY_TOOLBOXC_68 DDRPHY_TOOLBOXC_ENUM_68, "\"%s\" %d %x", "%s Pstate=%d, Programming DqDqsRcvCntrl to 0x%x\n"
#define DDRPHY_TOOLBOXC_69 DDRPHY_TOOLBOXC_ENUM_69, "", "ddrphy_set_phy_vref_mode: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_TOOLBOXC_70 DDRPHY_TOOLBOXC_ENUM_70, "", "End: ddrphy_set_phy_vref_mode\n"
#define DDRPHY_TOOLBOXC_71 DDRPHY_TOOLBOXC_ENUM_71, "", "\n\n"
#define DDRPHY_TOOLBOXC_72 DDRPHY_TOOLBOXC_ENUM_72, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_TOOLBOXC_73 DDRPHY_TOOLBOXC_ENUM_73, "", "CUSTOMER_API_COMMENT: // Start ddrphy_phy_vref_read \n"
#define DDRPHY_TOOLBOXC_74 DDRPHY_TOOLBOXC_ENUM_74, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_TOOLBOXC_75 DDRPHY_TOOLBOXC_ENUM_75, "", "\n\n"
#define DDRPHY_TOOLBOXC_76 DDRPHY_TOOLBOXC_ENUM_76, "", "ddrphy_phy_vref_read: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_TOOLBOXC_77 DDRPHY_TOOLBOXC_ENUM_77, "", "ddrphy_phy_vref_read: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_TOOLBOXC_78 DDRPHY_TOOLBOXC_ENUM_78, "", "ddrphy_phy_vref_read: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_TOOLBOXC_79 DDRPHY_TOOLBOXC_ENUM_79, "", "End: ddrphy_phy_vref_read\n"
#define DDRPHY_TOOLBOXC_80 DDRPHY_TOOLBOXC_ENUM_80, "", "\n\n"
#define DDRPHY_TOOLBOXC_81 DDRPHY_TOOLBOXC_ENUM_81, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_TOOLBOXC_82 DDRPHY_TOOLBOXC_ENUM_82, "", "CUSTOMER_API_COMMENT: // Start ddrphy_phy_vref_write \n"
#define DDRPHY_TOOLBOXC_83 DDRPHY_TOOLBOXC_ENUM_83, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_TOOLBOXC_84 DDRPHY_TOOLBOXC_ENUM_84, "", "\n\n"
#define DDRPHY_TOOLBOXC_85 DDRPHY_TOOLBOXC_ENUM_85, "", "ddrphy_phy_vref_write: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_TOOLBOXC_86 DDRPHY_TOOLBOXC_ENUM_86, "", "ddrphy_phy_vref_write: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_TOOLBOXC_87 DDRPHY_TOOLBOXC_ENUM_87, "\"%s\" %d %x", "%s Write   GlobalVref[%d]  0x%x\n"
#define DDRPHY_TOOLBOXC_88 DDRPHY_TOOLBOXC_ENUM_88, "\"%s\" %d %d %d %x", "%s Write  DqDqsRcvCntrl[%d][%d][%d]  0x%x\n"
#define DDRPHY_TOOLBOXC_89 DDRPHY_TOOLBOXC_ENUM_89, "\"%s\" %d %x", "%s , write  VrefDAC0[%d] 0x%x\n"
#define DDRPHY_TOOLBOXC_90 DDRPHY_TOOLBOXC_ENUM_90, "\"%s\" %d %x", "%s , write  VrefDAC1[%d] 0x%x\n"
#define DDRPHY_TOOLBOXC_91 DDRPHY_TOOLBOXC_ENUM_91, "\"%s\" %x", "%s, Write out PllTestMode 0x%x\n"
#define DDRPHY_TOOLBOXC_92 DDRPHY_TOOLBOXC_ENUM_92, "\"%s\" %x", "%s, Write out PllCtrl2 0x%x\n"
#define DDRPHY_TOOLBOXC_93 DDRPHY_TOOLBOXC_ENUM_93, "\"%s\" %x", "%s, Write out PllCtrl3 0x%x\n"
#define DDRPHY_TOOLBOXC_94 DDRPHY_TOOLBOXC_ENUM_94, "\"%s\" %d %x", "%s , write DllLockParam[%d]  0x%x\n"
#define DDRPHY_TOOLBOXC_95 DDRPHY_TOOLBOXC_ENUM_95, "\"%s\" %d %x", "%s , write DllGainCtl  [%d]  0x%x\n"
#define DDRPHY_TOOLBOXC_96 DDRPHY_TOOLBOXC_ENUM_96, "", "ddrphy_phy_vref_write: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_TOOLBOXC_97 DDRPHY_TOOLBOXC_ENUM_97, "", "End: ddrphy_phy_vref_write\n"
#define DDRPHY_TOOLBOXC_98 DDRPHY_TOOLBOXC_ENUM_98, "", "Start of ddrphy_dram_vref_devinit_write()\n"
#define DDRPHY_TOOLBOXC_99 DDRPHY_TOOLBOXC_ENUM_99, "", "End of ddrphy_dram_vref_devinit_write()\n"
#define DDRPHY_TOOLBOXC_100 DDRPHY_TOOLBOXC_ENUM_100, "", "Start of dram_vref_bist_save()\n"
#define DDRPHY_TOOLBOXC_101 DDRPHY_TOOLBOXC_ENUM_101, "%x %x", "NumDbyte  = 0x%x,  ActiveDBYTE = 0x%x \n"
#define DDRPHY_TOOLBOXC_102 DDRPHY_TOOLBOXC_ENUM_102, "%x", "nib_en is  = 0x%x \n"
#define DDRPHY_TOOLBOXC_103 DDRPHY_TOOLBOXC_ENUM_103, "%x", "nib_en is  = 0x%x \n"
#define DDRPHY_TOOLBOXC_104 DDRPHY_TOOLBOXC_ENUM_104, "%x %d %d", "cspreset = 0x%x, rk =  %d, rk_en = %d \n"
#define DDRPHY_TOOLBOXC_105 DDRPHY_TOOLBOXC_ENUM_105, "%d", "PDA step 1: Enable PDA by writting to MR3, rank = %d \n"
#define DDRPHY_TOOLBOXC_106 DDRPHY_TOOLBOXC_ENUM_106, "%x %d %x", "csn and rk and mr3 are 0x%x,  0x%d,    0x%x\n"
#define DDRPHY_TOOLBOXC_107 DDRPHY_TOOLBOXC_ENUM_107, "%x", "MR6 to be written is 0x%x\n"
#define DDRPHY_TOOLBOXC_108 DDRPHY_TOOLBOXC_ENUM_108, "", "PDA Step 2: Set VrefDQ Training Enable = 1  by writting to MR6 \n"
#define DDRPHY_TOOLBOXC_109 DDRPHY_TOOLBOXC_ENUM_109, "%x %x %x", "write PDA with csn =0x%x,  mr6 = 0x%x , nibble mask = 0x%x\n"
#define DDRPHY_TOOLBOXC_110 DDRPHY_TOOLBOXC_ENUM_110, "", "PDA Step 3: Set VrefDQ Training Valeus  by writting to MR6 \n"
#define DDRPHY_TOOLBOXC_111 DDRPHY_TOOLBOXC_ENUM_111, "%x %x %x", "write PDA with csn =0x%x,  mr6 = 0x%x, nibble mask = 0x%x\n"
#define DDRPHY_TOOLBOXC_112 DDRPHY_TOOLBOXC_ENUM_112, "", "PDA Step 4: Set   VrefDQ Training Enable = 0  by writting to MR6 \n"
#define DDRPHY_TOOLBOXC_113 DDRPHY_TOOLBOXC_ENUM_113, "%x %x %x", "write PDA with csn =0x%x,  mr6 = 0x%x, nibble mask = 0x%x\n"
#define DDRPHY_TOOLBOXC_114 DDRPHY_TOOLBOXC_ENUM_114, "%d", "PDA step 5: Disable  PDA by writting to MR3, rank = %d \n"
#define DDRPHY_TOOLBOXC_115 DDRPHY_TOOLBOXC_ENUM_115, "%x %d %x", "csn and rk and mr3 are 0x%x,  0x%d,    0x%x\n"
#define DDRPHY_TOOLBOXC_116 DDRPHY_TOOLBOXC_ENUM_116, "", "End of ddrphy_dram_vref_bist_write_pda()\n"
#define DDRPHY_TOOLBOXC_117 DDRPHY_TOOLBOXC_ENUM_117, "", "Start of ddrphy_dram_vref_bist_read ()\n"
#define DDRPHY_TOOLBOXC_118 DDRPHY_TOOLBOXC_ENUM_118, "%x %x", "NumDbyte  = 0x%x,  ActiveDBYTE = 0x%x \n"
#define DDRPHY_TOOLBOXC_119 DDRPHY_TOOLBOXC_ENUM_119, "%x", "nib_en is  = 0x%x \n"
#define DDRPHY_TOOLBOXC_120 DDRPHY_TOOLBOXC_ENUM_120, "%x %d %d", "cspreset = 0x%x, rk =  %d, rk_en = %d \n"
#define DDRPHY_TOOLBOXC_121 DDRPHY_TOOLBOXC_ENUM_121, "%d", " Step 1: Enable MPR mode for page 2, rank = %d\n"
#define DDRPHY_TOOLBOXC_122 DDRPHY_TOOLBOXC_ENUM_122, "", "Step 2: Read out VREF setting \n"
#define DDRPHY_TOOLBOXC_123 DDRPHY_TOOLBOXC_ENUM_123, "%d %d %x %x", "Rank = %d,  nibble = %d, low4bytes = 0x%x, high4 bytes = 0x%x\n"
#define DDRPHY_TOOLBOXC_124 DDRPHY_TOOLBOXC_ENUM_124, "%d %d %d %x", "dramVrefPtr->VrefDQ[%d][%d][%d] = 0x%x \n"
#define DDRPHY_TOOLBOXC_125 DDRPHY_TOOLBOXC_ENUM_125, "%d %d %x %x %d", "Rank = %d,  nibble = %d, low4bytes = 0x%x, high4 bytes = 0x%x, c = %d \n"
#define DDRPHY_TOOLBOXC_126 DDRPHY_TOOLBOXC_ENUM_126, "%d %d %d %x", "dramVrefPtr->VrefDQ[%d][%d][%d] = 0x%x \n"
#define DDRPHY_TOOLBOXC_127 DDRPHY_TOOLBOXC_ENUM_127, "", " Step 3:Disable  MPR mode\n"
#define DDRPHY_TOOLBOXC_128 DDRPHY_TOOLBOXC_ENUM_128, "", "End of ddrphy_dram_vref_bist_read()\n"
#define DDRPHY_TOOLBOXC_129 DDRPHY_TOOLBOXC_ENUM_129, "", "Start of ddrphy_mr6()\n"
#define DDRPHY_TOOLBOXC_130 DDRPHY_TOOLBOXC_ENUM_130, "", "End ddrphy_mr6()\n"
#define DDRPHY_TOOLBOXC_131 DDRPHY_TOOLBOXC_ENUM_131, "", "ddrphy_force_dl_update: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_TOOLBOXC_132 DDRPHY_TOOLBOXC_ENUM_132, "", "ddrphy_force_dl_update: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_TOOLBOXC_133 DDRPHY_TOOLBOXC_ENUM_133, "", "ddrphy_force_dl_update: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_TOOLBOXC_134 DDRPHY_TOOLBOXC_ENUM_134, "", "Start ddrphy_mrs_read\n"
#define DDRPHY_TOOLBOXC_135 DDRPHY_TOOLBOXC_ENUM_135, "%d %d %x %x", "Rank = %d, nibble = %d, low4bytes = 0x%x, high4 bytes = 0x%x\n"
#define DDRPHY_TOOLBOXC_136 DDRPHY_TOOLBOXC_ENUM_136, "%d %d %x %x %x", "Rank = %d, nibble = %d, mpr page = 0x%x, mpr location = 0x%x, read value = 0x%x\n"
#define DDRPHY_TOOLBOXC_137 DDRPHY_TOOLBOXC_ENUM_137, "%02x", " A[7], A[6], A[5], A[4], A[3], A[2], A[1], A[0]                          = 0x%02x\n"
#define DDRPHY_TOOLBOXC_138 DDRPHY_TOOLBOXC_ENUM_138, "%02x", " CAS_n/A15, WE_n/A14, A[13], A[12], A[11], A[10], A[9], A[8]             = 0x%02x\n"
#define DDRPHY_TOOLBOXC_139 DDRPHY_TOOLBOXC_ENUM_139, "%02x", " PAR, ACT_n BG[1], BG[0], BA[1], BA[0], A[17], RAS_n/A16                 = 0x%02x\n"
#define DDRPHY_TOOLBOXC_140 DDRPHY_TOOLBOXC_ENUM_140, "%02x", " CRC err, CA Par Err, CA latency(MR5:A[2] A[1]  A[0]), C[2], C[1], C[0]  = 0x%02x\n"
#define DDRPHY_TOOLBOXC_141 DDRPHY_TOOLBOXC_ENUM_141, "", "RTT_WR: \n"
#define DDRPHY_TOOLBOXC_142 DDRPHY_TOOLBOXC_ENUM_142, "", "Dynamic ODT off\n"
#define DDRPHY_TOOLBOXC_143 DDRPHY_TOOLBOXC_ENUM_143, "", "RZQ/2\n"
#define DDRPHY_TOOLBOXC_144 DDRPHY_TOOLBOXC_ENUM_144, "", "RZQ/1\n"
#define DDRPHY_TOOLBOXC_145 DDRPHY_TOOLBOXC_ENUM_145, "", "Hi-Z\n"
#define DDRPHY_TOOLBOXC_146 DDRPHY_TOOLBOXC_ENUM_146, "%d", " CRC Write Enable = %d\n"
#define DDRPHY_TOOLBOXC_147 DDRPHY_TOOLBOXC_ENUM_147, "%d", " Temperature Sensor Status (MPR0 Bit A4, bit A3) = %d\n"
#define DDRPHY_TOOLBOXC_148 DDRPHY_TOOLBOXC_ENUM_148, "%d", " Gear-down Enable = %d \n"
#define DDRPHY_TOOLBOXC_149 DDRPHY_TOOLBOXC_ENUM_149, "%d %x", " Vref range = %d, Vref Training Value = 0x%x\n"
#define DDRPHY_TOOLBOXC_150 DDRPHY_TOOLBOXC_ENUM_150, "", "CWL value can not be decoded\n"
#define DDRPHY_TOOLBOXC_151 DDRPHY_TOOLBOXC_ENUM_151, "", "CL value can not be decoded\n"
#define DDRPHY_TOOLBOXC_152 DDRPHY_TOOLBOXC_ENUM_152, "%d %d", " cl = %d, cwl = %d\n"
#define DDRPHY_TOOLBOXC_153 DDRPHY_TOOLBOXC_ENUM_153, "%x", " Driver Impedance (MR1:A2.A1) = 0x%x \n"
#define DDRPHY_TOOLBOXC_154 DDRPHY_TOOLBOXC_ENUM_154, "", "RZQ/7\n"
#define DDRPHY_TOOLBOXC_155 DDRPHY_TOOLBOXC_ENUM_155, "", "RZQ/5\n"
#define DDRPHY_TOOLBOXC_156 DDRPHY_TOOLBOXC_ENUM_156, "", "Output Driver impedance value can not be decoded\n"
#define DDRPHY_TOOLBOXC_157 DDRPHY_TOOLBOXC_ENUM_157, "\"%s\"", " RTT_PARK = %s\n"
#define DDRPHY_TOOLBOXC_158 DDRPHY_TOOLBOXC_ENUM_158, "\"%s\"", " RTT_NOM  = %s\n"
#define DDRPHY_TOOLBOXC_159 DDRPHY_TOOLBOXC_ENUM_159, "", "End of ddrphy_mrs_read\n"
#define DDRPHY_TOOLBOXC_160 DDRPHY_TOOLBOXC_ENUM_160, "", "Start of ddrphy_dram_vref_get\n"
#define DDRPHY_TOOLBOXC_161 DDRPHY_TOOLBOXC_ENUM_161, "", "End of ddrphy_dram_vref_get\n"
#define DDRPHY_TOOLBOXC_162 DDRPHY_TOOLBOXC_ENUM_162, "", "Start of ddrphy_collect_train\n"
#define DDRPHY_TOOLBOXC_163 DDRPHY_TOOLBOXC_ENUM_163, "", "End of ddrphy_collect_train\n"
#define DDRPHY_TOOLBOXC_164 DDRPHY_TOOLBOXC_ENUM_164, "", "Start of ddrphy_print_train\n"
#define DDRPHY_TOOLBOXC_165 DDRPHY_TOOLBOXC_ENUM_165, "", "End of ddrphy_collect_train\n"
#define DDRPHY_TOOLBOXC_166 DDRPHY_TOOLBOXC_ENUM_166, "", "Start of ddrphy_collect_response\n"
#define DDRPHY_TOOLBOXC_167 DDRPHY_TOOLBOXC_ENUM_167, "", "End of ddrphy_collect_response\n"
#define DDRPHY_TOOLBOXC_168 DDRPHY_TOOLBOXC_ENUM_168, "", "Train Timing Response\n"
#define DDRPHY_TOOLBOXC_169 DDRPHY_TOOLBOXC_ENUM_169, "%d", "DFIMRL_DDRCLK_trained = %d\n"
#define DDRPHY_TOOLBOXC_170 DDRPHY_TOOLBOXC_ENUM_170, "%d %d %d", "CDD_RR[%d][%d] = %d\n"
#define DDRPHY_TOOLBOXC_171 DDRPHY_TOOLBOXC_ENUM_171, "%d %d %d", "CDD_WW[%d][%d] = %d\n"
#define DDRPHY_TOOLBOXC_172 DDRPHY_TOOLBOXC_ENUM_172, "%d %d %d", "CDD_RW[%d][%d] = %d\n"
#define DDRPHY_TOOLBOXC_173 DDRPHY_TOOLBOXC_ENUM_173, "%d %d %d", "CDD_WR[%d][%d] = %d\n"
#define DDRPHY_TOOLBOXC_174 DDRPHY_TOOLBOXC_ENUM_174, "", "Train Error Response\n"
#define DDRPHY_TOOLBOXC_175 DDRPHY_TOOLBOXC_ENUM_175, "%d %x", "Failure_Lane[%d] = 0x%x\n"
#define DDRPHY_TOOLBOXC_176 DDRPHY_TOOLBOXC_ENUM_176, "", "Train MRS Response\n"
#define DDRPHY_TOOLBOXC_177 DDRPHY_TOOLBOXC_ENUM_177, "%x", "MR0 = 0x%x\n"
#define DDRPHY_TOOLBOXC_178 DDRPHY_TOOLBOXC_ENUM_178, "%d %x", "MR1 rank %d = 0x%x\n"
#define DDRPHY_TOOLBOXC_179 DDRPHY_TOOLBOXC_ENUM_179, "%d %x", "MR2 rank %d = 0x%x\n"
#define DDRPHY_TOOLBOXC_180 DDRPHY_TOOLBOXC_ENUM_180, "%x", "MR3 = 0x%x\n"
#define DDRPHY_TOOLBOXC_181 DDRPHY_TOOLBOXC_ENUM_181, "%x", "MR4 = 0x%x\n"
#define DDRPHY_TOOLBOXC_182 DDRPHY_TOOLBOXC_ENUM_182, "%d %x", "MR5 rank %d = 0x%x\n"
#define DDRPHY_TOOLBOXC_183 DDRPHY_TOOLBOXC_ENUM_183, "%d %d %x", "MR6 rank %d nib %d = 0x%x\n"
#define DDRPHY_TOOLBOXC_184 DDRPHY_TOOLBOXC_ENUM_184, "", "Train RC Response\n"
#define DDRPHY_TOOLBOXC_185 DDRPHY_TOOLBOXC_ENUM_185, "%d %x", "F0RC_D0[%d] = 0x%x\n"
#define DDRPHY_TOOLBOXC_186 DDRPHY_TOOLBOXC_ENUM_186, "%d %x", "F1RC_D0[%d] = 0x%x\n"
#define DDRPHY_TOOLBOXC_187 DDRPHY_TOOLBOXC_ENUM_187, "%d %x", "F0RC_D1[%d] = 0x%x\n"
#define DDRPHY_TOOLBOXC_188 DDRPHY_TOOLBOXC_ENUM_188, "%d %x", "F1RC_D1[%d] = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_0 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_0, "", "\n\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_1 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_1, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_2 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_2, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_3 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_3, "", "CUSTOMER_API_COMMENT: // 4.3.3(C) Initialize PHY Configuration \n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_4 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_4, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_5 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_5, "", "CUSTOMER_API_COMMENT: // Load the required PHY configuration registers for the appropriate mode and memory configuration\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_6 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_6, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_7 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_7, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_8 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_8, "", "\n\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_9 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_9, "\"%s\"", "%s Start of dwc_ddrphy_phyinit_C_initPhyConfig()\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_10 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_10, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxSlewRate::TxPreDrvMode to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_11 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_11, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxSlewRate::TxPreP to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_12 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_12, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxSlewRate::TxPreN to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_13 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_13, "\"%s\"", "%s ### NOTE ### Optimal setting for TxSlewRate::TxPreP and TxSlewRate::TxPreP are technology specific.\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_14 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_14, "\"%s\"", "%s ### NOTE ### Please consult the \"Output Slew Rate\" section of HSpice Model App Note in specific technology for recommended settings\n\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_15 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_15, "%d", "Invalid number of ANIBs for protocol.  userInputBasic.NumAnib = %d.\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_16 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_16, "\"%s\" %x %d", "%s Programming ATxSlewRate::ATxPreDrvMode to 0x%x, ANIB=%d\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_17 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_17, "\"%s\" %x %d", "%s Programming ATxSlewRate::ATxPreP to 0x%x, ANIB=%d\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_18 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_18, "\"%s\" %x %d", "%s Programming ATxSlewRate::ATxPreN to 0x%x, ANIB=%d\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_19 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_19, "\"%s\"", "%s ### NOTE ### Optimal setting for ATxSlewRate::ATxPreP and ATxSlewRate::ATxPreP are technology specific.\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_20 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_20, "\"%s\"", "%s ### NOTE ### Please consult the \"Output Slew Rate\" section of HSpice Model App Note in specific technology for recommended settings\n\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_21 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_21, "\"%s\" %d %d %x", "\n%s Pstate=%d,  Memclk=%dMHz, Programming DfiRdDataCsDestMap to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_22 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_22, "\"%s\" %d %d %x", "%s Pstate=%d,  Memclk=%dMHz, Programming DfiWrDataCsDestMap to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_23 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_23, "\"%s\" %x", "\n%s Programming EnableCsMulticast to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_24 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_24, "\"%s\" %d %d %x %d", "%s Pstate=%d,  Memclk=%dMHz, Programming PllCtrl2 to %x based on DfiClk frequency = %d.\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_25 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_25, "\"%s\" %d %d %x %d", "%s Pstate=%d,  Memclk=%dMHz, Programming PllCtrl2 to %x based on DfiClk frequency = %d.\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_26 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_26, "\"%s\" %d %x", "%s Pstate=%d,  Programming PllTestMode to %x \n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_27 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_27, "", "\nCUSTOMER_API_COMMENT: //##############################################################\nCUSTOMER_API_COMMENT: //\nCUSTOMER_API_COMMENT: // Program ARdPtrInitVal based on Frequency and PLL Bypass inputs\nCUSTOMER_API_COMMENT: // The values programmed here assume ideal properties of DfiClk\nCUSTOMER_API_COMMENT: // and Pclk including:\nCUSTOMER_API_COMMENT: // - DfiClk skew\nCUSTOMER_API_COMMENT: // - DfiClk jitter\nCUSTOMER_API_COMMENT: // - DfiClk PVT variations\nCUSTOMER_API_COMMENT: // - Pclk skew\nCUSTOMER_API_COMMENT: // - Pclk jitter\nCUSTOMER_API_COMMENT: //\nCUSTOMER_API_COMMENT: // PLL Bypassed mode:\nCUSTOMER_API_COMMENT: //     For MemClk frequency > 933MHz, the valid range of ARdPtrInitVal_p0[3:0] is: 2-6\nCUSTOMER_API_COMMENT: //     For MemClk frequency < 933MHz, the valid range of ARdPtrInitVal_p0[3:0] is: 1-6\nCUSTOMER_API_COMMENT: //\nCUSTOMER_API_COMMENT: // PLL Enabled mode:\nCUSTOMER_API_COMMENT: //     For MemClk frequency > 933MHz, the valid range of ARdPtrInitVal_p0[3:0] is: 1-6\nCUSTOMER_API_COMMENT: //     For MemClk frequency < 933MHz, the valid range of ARdPtrInitVal_p0[3:0] is: 0-6\nCUSTOMER_API_COMMENT: //\nCUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_28 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_28, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming ARdPtrInitVal to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_29 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_29, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming DqsPreambleControl::TwoTckRxDqsPre to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_30 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_30, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming DqsPreambleControl::TwoTckTxDqsPre to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_31 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_31, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming DqsPreambleControl::PositionDfeInit to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_32 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_32, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming DqsPreambleControl::LP4TglTwoTckTxDqsPre to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_33 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_33, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming DqsPreambleControl::LP4PostambleExt to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_34 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_34, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming DqsPreambleControl::LP4SttcPreBridgeRxEn to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_35 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_35, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming DqsPreambleControl to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_36 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_36, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming DbyteDllModeCntrl to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_37 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_37, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming DllLockParam to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_38 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_38, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming DllGainCtl to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_39 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_39, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming ProcOdtTimeCtl to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_40 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_40, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxOdtDrvStren::ODTStrenP to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_41 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_41, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxOdtDrvStren::ODTStrenN to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_42 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_42, "%i", "\tPHYINT: Writing TxOdtDrvStren/1/2/3 for Dbyte %i\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_43 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_43, "%i", "\t\tPHYINT: Writing TxDqDlyTg0/1/2/3 for bbbb = %i\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_44 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_44, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxImpedanceCtrl1::DrvStrenFSDqP to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_45 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_45, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxImpedanceCtrl1::DrvStrenFSDqN to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_46 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_46, "\"%s\" %x", "%s Programming DfiMode to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_47 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_47, "\"%s\" %x", "%s Programming DfiCAMode to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_48 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_48, "\"%s\" %x", "%s Programming CalDrvStr0::CalDrvStrPd50 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_49 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_49, "\"%s\" %x", "%s Programming CalDrvStr0::CalDrvStrPu50 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_50 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_50, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming CalUclkInfo::CalUClkTicksPer1uS to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_51 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_51, "\"%s\" %x", "%s Programming CalRate::CalInterval to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_52 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_52, "\"%s\" %x", "%s Programming CalRate::CalOnce to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_53 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_53, "\"%s\" %i", "%s ERROR: Invalid value for DramType. Valid range is 0-3. User input DramType = %i\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_54 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_54, "\"%s\" %d %x", "%s Pstate=%d, Programming VrefInGlobal::GlobalVrefInSel to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_55 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_55, "\"%s\" %d %x", "%s Pstate=%d, Programming VrefInGlobal::GlobalVrefInDAC to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_56 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_56, "\"%s\" %d %x", "%s Pstate=%d, Programming VrefInGlobal to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_57 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_57, "\"%s\" %d %x", "%s Pstate=%d, Programming DqDqsRcvCntrl::MajorModeDbyte to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_58 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_58, "\"%s\" %d %x", "%s Pstate=%d, Programming DqDqsRcvCntrl to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_59 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_59, "\"%s\" %x", "%s Programming MemAlertControl::MALERTVrefLevel to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_60 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_60, "\"%s\" %x", "%s Programming MemAlertControl::MALERTPuStren to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_61 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_61, "\"%s\" %x", "%s Programming MemAlertControl to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_62 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_62, "\"%s\" %x", "%s Programming MemAlertControl2::MALERTSyncBypass to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_63 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_63, "\"%s\" %d %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming DfiFreqRatio_p%d to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_64 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_64, "\"%s\" %d %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TristateModeCA::DisDynAdrTri_p%d to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_65 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_65, "\"%s\" %d %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TristateModeCA::DDR2TMode_p%d to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_66 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_66, "\"%s\"", "%s Programming DfiFreqXlat*\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_67 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_67, "\"%s\" %d %x", "%s:DEBUG: LP4 : loopVector = %d : dfifreqxlat_dat = %x.\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_68 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_68, "\"%s\" %d %x", "%s:DEBUG: LP4 : loopVector = %d : dfifreqxlat_dat = %x.\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_69 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_69, "\"%s\" %d %x", "%s:DEBUG: D4 : loopVector = %d : dfifreqxlat_dat = %x.\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_70 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_70, "\"%s\" %d", "%s disable Dbyte%d\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_71 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_71, "\"%s\" %d", "%s Disabling Lane 8 Receiver to save power.%d\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_72 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_72, "\"%s\" %d", "%s Disabling Lane 8 Receiver to save power.%d\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_73 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_73, "\"%s\" %x", "%s Programming MasterX4Config::X4TG to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_74 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_74, "\"%s\" %d %x", "%s Pstate=%d, Programming F0RC0A=%x \n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_75 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_75, "\"%s\" %d %x", "%s Pstate=%d, Programming F0RC3x=%x \n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_76 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_76, "\"%s\" %d %x", "%s Pstate=%d, Programming F0RC5x=%x \n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_77 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_77, "\"%s\" %d %d %x", "%s Pstate=%d, Programming AcsmPlayback0x%d to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_78 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_78, "\"%s\" %d %d %x", "%s Pstate=%d, Programming AcsmPlayback1x%d to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_79 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_79, "\"%s\" %d", "DEBUG: %s Number of Playback vectors used =%d\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_80 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_80, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming DMIPinPresent::RdDbiEnabled to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_81 DWC_DDRPHY_PHYINIT_C_INITPHYCONFIGC_ENUM_81, "\"%s\"", "%s End of dwc_ddrphy_phyinit_C_initPhyConfig()\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_0 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_0, "\"%s\" %d", "%s Start of dwc_ddrphy_phyinit_D_loadIMEM (Train2D=%d)\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_1 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_1, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_2 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_2, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_3 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_3, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_4 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_4, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_5 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_5, "%d", "CUSTOMER_API_COMMENT: // 4.3.4(D) Load the %dD IMEM image\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_6 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_6, "", "CUSTOMER_API_COMMENT: // \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_7 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_7, "", "CUSTOMER_API_COMMENT: // The procedure is as follow:\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_8 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_8, "", "CUSTOMER_API_COMMENT: // \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_9 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_9, "", "CUSTOMER_API_COMMENT: // 1. Load the microcontroller memory with the provided training firmware \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_10 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_10, "", "CUSTOMER_API_COMMENT: // 2. Initialize the firmware mailbox structures to be able to communicate with the firmware (see \"3.4.1 Mailbox facility for firmware\" in the \"DesignWare Cores DDR PHY Training Application Note\") \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_11 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_11, "", "CUSTOMER_API_COMMENT: // \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_12 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_12, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_13 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_13, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_14 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_14, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_15 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_15, "\"%s\" %x", "%s Programming MemResetL to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_16 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_16, "\"%s\"", "%s ERROR: 2D Training not supported for DDR3!\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_17 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_17, "\"%s\"", "%s ERROR: Invalid DimmType selected for DDR3!\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_18 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_18, "\"%s\"", "%s ERROR: Invalid DimmType selected for LPDDR4!\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_19 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_19, "\"%s\"", "%s ERROR: 2D Training not supported for LPDDR3!\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_20 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_20, "\"%s\"", "%s ERROR: Invalid DimmType selected for LPDDR3!\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_21 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_21, "\"%s\" %d", "%s ERROR: Invalid value: DramType=%d!\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_22 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_22, "", "WriteImem: COMPLETED\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_23 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_23, "\"%s\" %x", "%s Programming MemResetL to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_24 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_24, "\"%s\" %d %d", "%s Start of dwc_ddrphy_phyinit_F_loadDMEM (pstate=%d, Train2D=%d)\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_25 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_25, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_26 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_26, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_27 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_27, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_28 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_28, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_29 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_29, "%d %d", "CUSTOMER_API_COMMENT: // 4.3.5(F) Load the %dD DMEM image and write the %dD Message Block parameters for the training firmware \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_30 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_30, "", "CUSTOMER_API_COMMENT: // \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_31 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_31, "", "CUSTOMER_API_COMMENT: // The procedure is as follows: \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_32 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_32, "", "CUSTOMER_API_COMMENT: // \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_33 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_33, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_34 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_34, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_35 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_35, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_36 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_36, "", "CUSTOMER_API_COMMENT: // 1.    Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_37 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_37, "", "CUSTOMER_API_COMMENT: //       This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_38 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_38, "", "\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_39 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_39, "", "CUSTOMER_API_COMMENT: // 2. Load the firmware DMEM segment to initialize the data structures.\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_40 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_40, "", "\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_41 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_41, "", "CUSTOMER_API_COMMENT: // 3. Write the Firmware Message Block with the required contents detailing the training parameters.\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_42 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_42, "", "\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_43 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_43, "\"%s\" %d", "%s ERROR: Invalid value: DramType=%d!\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_44 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_44, "", "CUSTOMER_API_COMMENT: // 4.    Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_45 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_45, "", "CUSTOMER_API_COMMENT: //      This allows the firmware unrestricted access to the configuration CSRs. \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_46 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_46, "\"%s\"", "%s End of dwc_ddrphy_phyinit_F_loadDMEM()\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_47 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_47, "", "ERROR: Unsupported DRAM TYPE\n.\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_48 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_48, "\"%s\" \"%s\"", "%s Error:  Error opening input file %s/\n\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_49 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_49, "\"%s\" \"%s\"", "%s Reading input file: %s\n\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_50 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_50, "", "// Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0.\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_51 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_51, "", "// This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_52 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_52, "%x %x", "WriteOutMem: STARTING. offset 0x%x size 0x%x\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_53 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_53, "%x %x", "WriteOutMem: Attempting Write: Adr:0x%x Dat: 0x%x\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_54 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_54, "%x", "WriteOutMem: DONE.  Index 0x%x\n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_55 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_55, "", "// Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_56 DWC_DDRPHY_PHYINIT_DF_FUNCTIONSC_ENUM_56, "", "// This allows the firmware unrestricted access to the configuration CSRs. \n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFOC_0 DWC_DDRPHY_PHYINIT_ENTERMBINFOC_ENUM_0, "\"%s\"", "%s ERROR: 2D Training not supported for DDR3!\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFOC_1 DWC_DDRPHY_PHYINIT_ENTERMBINFOC_ENUM_1, "\"%s\"", "%s ERROR: Invalid DimmType selected for DDR3!\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFOC_2 DWC_DDRPHY_PHYINIT_ENTERMBINFOC_ENUM_2, "\"%s\"", "%s ERROR: Invalid DimmType selected for LPDDR4!\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFOC_3 DWC_DDRPHY_PHYINIT_ENTERMBINFOC_ENUM_3, "\"%s\"", "%s ERROR: 2D Training not supported for LPDDR3!\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFOC_4 DWC_DDRPHY_PHYINIT_ENTERMBINFOC_ENUM_4, "\"%s\"", "%s ERROR: Invalid DimmType selected for LPDDR3!\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFOC_5 DWC_DDRPHY_PHYINIT_ENTERMBINFOC_ENUM_5, "\"%s\" %d", "%s ERROR: Invalid value: DramType=%d!\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR3C_0 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR3C_ENUM_0, "\"%s\"", "%s Start of dwc_ddrphy_phyinit_enterMbInfo_DDR3U_1D()\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR3C_1 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR3C_ENUM_1, "\"%s\"", "%s End of dwc_ddrphy_phyinit_enterMbInfo_DDR3U_1D()\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR3_RDIMMC_0 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR3_RDIMMC_ENUM_0, "\"%s\"", "%s Start of dwc_ddrphy_phyinit_enterMbInfo_DDR3R_1D()\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR3_RDIMMC_1 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR3_RDIMMC_ENUM_1, "\"%s\"", "%s End of dwc_ddrphy_phyinit_enterMbInfo_DDR3R_1D()\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4C_0 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4C_ENUM_0, "\"%s\"", "%s Start of dwc_ddrphy_phyinit_enterMbInfo_DDR4U_1D()\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4C_1 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4C_ENUM_1, "\"%s\"", "%s End of dwc_ddrphy_phyinit_enterMbInfo_DDR4U_1D()\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4C_2 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4C_ENUM_2, "\"%s\"", "%s Start of dwc_ddrphy_phyinit_enterMbInfo_DDR4U_2D()\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4C_3 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4C_ENUM_3, "\"%s\"", "%s End of dwc_ddrphy_phyinit_enterMbInfo_DDR4U_2D()\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_LRDIMMC_0 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_LRDIMMC_ENUM_0, "\"%s\"", "%s Start of dwc_ddrphy_phyinit_enterMbInfo_DDR4LR_1D()\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_LRDIMMC_1 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_LRDIMMC_ENUM_1, "\"%s\"", "%s End of dwc_ddrphy_phyinit_enterMbInfo_DDR4LR_1D()\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_LRDIMMC_2 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_LRDIMMC_ENUM_2, "\"%s\"", "%s Start of dwc_ddrphy_phyinit_enterMbInfo_DDR4LR_2D()\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_LRDIMMC_3 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_LRDIMMC_ENUM_3, "\"%s\"", "%s End of dwc_ddrphy_phyinit_enterMbInfo_DDR4LR_2D()\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_RDIMMC_0 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_RDIMMC_ENUM_0, "\"%s\"", "%s Start of dwc_ddrphy_phyinit_enterMbInfo_DDR4R_1D()\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_RDIMMC_1 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_RDIMMC_ENUM_1, "\"%s\"", "%s End of dwc_ddrphy_phyinit_enterMbInfo_DDR4R_1D()\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_RDIMMC_2 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_RDIMMC_ENUM_2, "\"%s\"", "%s Start of dwc_ddrphy_phyinit_enterMbInfo_DDR4R_2D()\n"
#define DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_RDIMMC_3 DWC_DDRPHY_PHYINIT_ENTERMBINFO_DDR4_RDIMMC_ENUM_3, "\"%s\"", "%s End of dwc_ddrphy_phyinit_enterMbInfo_DDR4R_2D()\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_0 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_0, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_1 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_1, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_2 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_2, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_3 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_3, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_4 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_4, "", "CUSTOMER_API_COMMENT: // 4.3.1(A) Bring up VDD, VDDQ, and VAA \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_5 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_5, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_6 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_6, "", "CUSTOMER_API_COMMENT: // The power supplies can come up and stabilize in any order. \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_7 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_7, "", "CUSTOMER_API_COMMENT: // While the power supplies are coming up, all outputs will be unknown and \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_8 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_8, "", "CUSTOMER_API_COMMENT: // the values of the inputs are don\'t cares.\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_9 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_9, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_10 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_10, "", "CUSTOMER_API_COMMENT: //############################################################## \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_11 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_11, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_12 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_12, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_13 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_13, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_14 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_14, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_15 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_15, "", "CUSTOMER_API_COMMENT: /##############################################################\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_16 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_16, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_17 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_17, "", "CUSTOMER_API_COMMENT: // 4.3.2(B) Start Clocks and Reset the PHY \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_18 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_18, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_19 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_19, "", "CUSTOMER_API_COMMENT: // The procedure to reset the PHY is as follows: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_20 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_20, "", "CUSTOMER_API_COMMENT: // \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_21 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_21, "", "CUSTOMER_API_COMMENT: // 1. Drive PwrOkIn to 0. Note: Reset, DfiClk, and APBCLK can be X. \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_22 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_22, "", "CUSTOMER_API_COMMENT: // 2. Start DfiClk and APBCLK \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_23 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_23, "", "CUSTOMER_API_COMMENT: // 3. Drive Reset to 1. Note: The combination of PwrOkIn=0 and Reset=1 signals a cold reset to the PHY. \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_24 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_24, "", "CUSTOMER_API_COMMENT: // 4. Wait a minimum of 8 cycles. \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_25 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_25, "", "CUSTOMER_API_COMMENT: // 5. Drive PwrOkIn to 1. Once the PwrOkIn is asserted (and Reset is still asserted), \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_26 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_26, "", "CUSTOMER_API_COMMENT: //    DfiClk synchronously switches to any legal input frequency. \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_27 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_27, "", "CUSTOMER_API_COMMENT: // 6. Wait a minimum of 64 cycles. Note: This is the reset period for the PHY. \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_28 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_28, "", "CUSTOMER_API_COMMENT: // 7. Drive Reset to 0. Note: All DFI and APB inputs must be driven at valid reset states before the deassertion of Reset. \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_29 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_29, "", "CUSTOMER_API_COMMENT: // 8. The PHY is now in the reset state and is ready to accept APB transactions.\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_30 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_30, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_31 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_31, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_32 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_32, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_33 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_33, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_34 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_34, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_35 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_35, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_36 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_36, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_37 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_37, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_38 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_38, "%d", "CUSTOMER_API_COMMENT: // 4.3.5(E) Set the PHY input clocks to the desired frequency %d \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_39 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_39, "", "CUSTOMER_API_COMMENT: // \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_40 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_40, "", "CUSTOMER_API_COMMENT: // Set the PHY input clocks to the desired operating frequency. Before proceeding to the next step, \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_41 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_41, "", "CUSTOMER_API_COMMENT: // the clock should be stable at the new frequency. For more information on clocking requirements, see \"Clocks\" on page <XXX>.\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_42 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_42, "", "CUSTOMER_API_COMMENT: // \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_43 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_43, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_44 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_44, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_45 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_45, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_46 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_46, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_47 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_47, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_48 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_48, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_49 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_49, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_50 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_50, "", "CUSTOMER_API_COMMENT: // 4.3.7(G) Execute the Training Firmware \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_51 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_51, "", "CUSTOMER_API_COMMENT: // \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_52 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_52, "", "CUSTOMER_API_COMMENT: // The training firmware is executed with the following procedure: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_53 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_53, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_54 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_54, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_55 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_55, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_56 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_56, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_57 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_57, "", "CUSTOMER_API_COMMENT: // 1.  Reset the firmware microcontroller by writing the MicroReset CSR to set the StallToMicro and \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_58 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_58, "", "CUSTOMER_API_COMMENT: //     ResetToMicro fields to 1 (all other fields should be zero). \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_59 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_59, "", "CUSTOMER_API_COMMENT: //     Then rewrite the CSR so that only the StallToMicro remains set (all other fields should be zero). \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_60 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_60, "", "\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_61 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_61, "", "CUSTOMER_API_COMMENT: // 2. Begin execution of the training firmware by setting the MicroReset CSR to 4\'b0000. \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_62 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_62, "", "\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_63 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_63, "", "CUSTOMER_API_COMMENT: // 3.   Wait for the training firmware to complete by following the procedure in \"uCtrl Initialization and Mailbox Messaging\" \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_64 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_64, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_65 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_65, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_66 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_66, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_67 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_67, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_68 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_68, "", "CUSTOMER_API_COMMENT: // 4.3.8(H) Read the Message Block results\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_69 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_69, "", "CUSTOMER_API_COMMENT: // \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_70 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_70, "", "CUSTOMER_API_COMMENT: // The procedure is as follows:\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_71 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_71, "", "CUSTOMER_API_COMMENT: // \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_72 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_72, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_73 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_73, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_74 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_74, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_75 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_75, "", "CUSTOMER_API_COMMENT: // 1. Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0.\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_76 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_76, "", "\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_77 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_77, "", "CUSTOMER_API_COMMENT: // 2. Read the Firmware Message Block to obtain the results from the training \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_78 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_78, "", "CUSTOMER_API_COMMENT: // 3. Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_79 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_79, "", "CUSTOMER_API_COMMENT: // 4. If training is required at another frequency, repeat the operations starting at step (E). \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_80 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_80, "\"%s\"", "%s Start of dwc_ddrphy_phyinit_J_enterMissionMode()\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_81 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_81, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_82 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_82, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_83 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_83, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_84 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_84, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_85 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_85, "", "CUSTOMER_API_COMMENT: // 4.3.10(J) Initialize the PHY to Mission Mode through DFI Initialization \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_86 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_86, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_87 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_87, "", "CUSTOMER_API_COMMENT: // Initialize the PHY to mission mode as follows: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_88 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_88, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_89 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_89, "", "CUSTOMER_API_COMMENT: // 1. Set the PHY input clocks to the desired frequency. \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_90 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_90, "", "CUSTOMER_API_COMMENT: // 2. Initialize the PHY to mission mode by performing DFI Initialization. \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_91 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_91, "", "CUSTOMER_API_COMMENT: //    Please see the DFI specification for more information. See the DFI frequency bus encoding in section <XXX>.\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_92 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_92, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_93 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_93, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_94 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_94, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_95 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_95, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_96 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_96, "\"%s\"", "%s End of dwc_ddrphy_phyinit_J_enterMissionMode()\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_97 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_97, "\"%s\" %d %d %x", "%s Pstate=%d,  Memclk=%dMHz, Programming Seq0BDLY0 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_98 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_98, "\"%s\" %d %d %x", "%s Pstate=%d,  Memclk=%dMHz, Programming Seq0BDLY1 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_99 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_99, "\"%s\" %d %d %x", "%s Pstate=%d,  Memclk=%dMHz, Programming Seq0BDLY2 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_100 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_100, "\"%s\" %d %d %x", "%s Pstate=%d,  Memclk=%dMHz, Programming Seq0BDLY3 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_101 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_101, "%d %d", "[PHYINIT::set_dram_timing] UIps[%d] = %dps\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_102 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_102, "\"%s\" %d", "%s tDQS2DQ = %dps\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_103 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_103, "\"%s\" %d", "%s tDQSCK  = %dps\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_104 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_104, "\"%s\" %d %d %d", "%s UIps=%dps, tSTAOFF[%d} = %dps\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_105 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_105, "\"%s\" %d %d %d", "%s UIps=%dps, tPDM[%d} = %dps\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_106 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_106, "\"%s\"", "%s Start of dwc_ddrphy_phyinit_Lp4Quickboot()\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_107 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_107, "", "\n\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_108 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_108, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_109 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_109, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_110 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_110, "", "CUSTOMER_API_COMMENT: // These steps are specific to LPDDR4 QuickBoot Feature:  \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_111 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_111, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_112 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_112, "", "CUSTOMER_API_COMMENT: // 1. Restore trained CSRs (IO Retention Register List) \n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_113 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_113, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_114 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_114, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_115 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_115, "", "\n\n"
#define DWC_DDRPHY_PHYINIT_FUNCTIONSC_116 DWC_DDRPHY_PHYINIT_FUNCTIONSC_ENUM_116, "\"%s\"", "%s End of dwc_ddrphy_phyinit_Lp4Quickboot()\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_0 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_0, "\"%s\"", "%s Start of dwc_ddrphy_phyinit_I_loadPIEImage()\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_1 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_1, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_2 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_2, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_3 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_3, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_4 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_4, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_5 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_5, "", "CUSTOMER_API_COMMENT: // 4.3.9(I) Load PHY Init Engine Image \n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_6 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_6, "", "CUSTOMER_API_COMMENT: // \n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_7 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_7, "", "CUSTOMER_API_COMMENT: // Load the PHY Initialization Engine memory with the provided initialization sequence.\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_8 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_8, "", "CUSTOMER_API_COMMENT: // \n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_9 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_9, "", "CUSTOMER_API_COMMENT: // <Note: For LPDDR3/LPDDR4, this sequence will include the necessary retraining code.>\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_10 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_10, "", "CUSTOMER_API_COMMENT: // \n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_11 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_11, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_12 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_12, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_13 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_13, "", "CUSTOMER_API_COMMENT: \n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_14 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_14, "", "CUSTOMER_API_COMMENT: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_15 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_15, "", "CUSTOMER_API_COMMENT: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_16 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_16, "\"%s\"", "%s Programming PIE Production Code\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_17 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_17, "\"%s\" %d", "%s ERROR: Invalid DramType = %d.\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_18 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_18, "\"%s\" %d %d %x", "%s Pstate=%d,  Memclk=%dMHz, Programming Seq0BDLY0 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_19 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_19, "\"%s\" %d %d %x", "%s Pstate=%d,  Memclk=%dMHz, Programming Seq0BDLY1 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_20 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_20, "\"%s\" %d %d %x", "%s Pstate=%d,  Memclk=%dMHz, Programming Seq0BDLY2 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_21 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_21, "\"%s\" %d %d %x", "%s Pstate=%d,  Memclk=%dMHz, Programming Seq0BDLY3 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_22 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_22, "\"%s\"", "%s Enable Synopsys Uctl Controller DDR4 RDIMM PIE Optimizations\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_23 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_23, "\"%s\" %d %x", "%s Pstate=%d, Programming F0RC0A=%x \n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_24 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_24, "\"%s\" %d %x", "%s Pstate=%d, Programming F0RC3x=%x \n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_25 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_25, "\"%s\" %d %x", "%s Pstate=%d, Programming F0RC5x=%x \n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_26 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_26, "\"%s\" %d %d %x", "%s Pstate=%d, Programming AcsmPlayback0x%d to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_27 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_27, "\"%s\" %d %d %x", "%s Pstate=%d, Programming AcsmPlayback1x%d to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_28 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_28, "\"%s\"", "%s Disabling DRAM drift compensation since training was skipped\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_29 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_29, "\"%s\"", "%s Special skipTraining configuration to Prevernt DRAM Commands on the first dfi status interface handshake.  In order to see this behavior, the frist dfi_freq should be in the range of 0x0f < dfi_freq_sel[4:0] < 0x14.\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_30 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_30, "\"%s\"", "%s Enabling Phy Master Interface for DRAM drift compensation\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_31 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_31, "\"%s\" %d %d %x", "%s Pstate=%d,  Memclk=%dMHz, Programming PPTTrainSetup::PhyMstrTrainInterval to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_32 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_32, "\"%s\" %d %d %x", "%s Pstate=%d,  Memclk=%dMHz, Programming PPTTrainSetup::PhyMstrMaxReqToAck to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_33 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_33, "\"%s\" %d %d", "%s Pstate=%d,  Memclk=%dMHz, Programming PPTTrainSetup2::PhyMstrFreqOverride to 0x3\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_34 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_34, "\"%s\"", "%s Programming Acsm CSRs\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_35 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_35, "\"%s\"", "%s Programming DDC CSRs\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_36 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_36, "", "CUSTOMER_API_COMMENT: // Disabling Ucclk (PMU) and Hclk (training hardware)\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_37 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_37, "", "CUSTOMER_API_COMMENT: // Disabling Ucclk (PMU)\n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_38 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_38, "", "CUSTOMER_API_COMMENT: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_39 DWC_DDRPHY_PHYINIT_I_LOADPIEIMAGEC_ENUM_39, "\"%s\"", "%s End of dwc_ddrphy_phyinit_I_loadPIEImage()\n"
#define DWC_DDRPHY_PHYINIT_MAINC_0 DWC_DDRPHY_PHYINIT_MAINC_ENUM_0, "%x %x", "CUSTOMER_API_COMMENT: dwc_ddrphy_apb_wr(32'h%x,16'h%x);\n"
#define DWC_DDRPHY_PHYINIT_MAINC_1 DWC_DDRPHY_PHYINIT_MAINC_ENUM_1, "\"%s\"", "%s Start of main()\n"
#define DWC_DDRPHY_PHYINIT_MAINC_2 DWC_DDRPHY_PHYINIT_MAINC_ENUM_2, "\"%s\" %d", "%s skip_train = %d\n"
#define DWC_DDRPHY_PHYINIT_MAINC_3 DWC_DDRPHY_PHYINIT_MAINC_ENUM_3, "\"%s\"", "%s ERROR: Too many arguments supplied.\n"
#define DWC_DDRPHY_PHYINIT_MAINC_4 DWC_DDRPHY_PHYINIT_MAINC_ENUM_4, "\"%s\"", "%s ERROR: Must supply one argument. Pass 1 for skip training, otherwise pass 0\n"
#define DWC_DDRPHY_PHYINIT_MAINC_5 DWC_DDRPHY_PHYINIT_MAINC_ENUM_5, "\"%s\"", "%s End of main()\n"
#define DWC_DDRPHY_PHYINIT_PRINTMBC_0 DWC_DDRPHY_PHYINIT_PRINTMBC_ENUM_0, "\"%s\"", "%s ERROR: 2D Training not supported for DDR3!\n"
#define DWC_DDRPHY_PHYINIT_PRINTMBC_1 DWC_DDRPHY_PHYINIT_PRINTMBC_ENUM_1, "\"%s\"", "%s ERROR: Invalid DimmType selected for DDR3!\n"
#define DWC_DDRPHY_PHYINIT_PRINTMBC_2 DWC_DDRPHY_PHYINIT_PRINTMBC_ENUM_2, "\"%s\"", "%s ERROR: Invalid DimmType selected for LPDDR4!\n"
#define DWC_DDRPHY_PHYINIT_PRINTMBC_3 DWC_DDRPHY_PHYINIT_PRINTMBC_ENUM_3, "\"%s\"", "%s ERROR: 2D Training not supported for LPDDR3!\n"
#define DWC_DDRPHY_PHYINIT_PRINTMBC_4 DWC_DDRPHY_PHYINIT_PRINTMBC_ENUM_4, "\"%s\"", "%s ERROR: Invalid DimmType selected for LPDDR3!\n"
#define DWC_DDRPHY_PHYINIT_PRINTMBC_5 DWC_DDRPHY_PHYINIT_PRINTMBC_ENUM_5, "\"%s\" %d", "%s ERROR: Invalid value: DramType=%d!\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_0 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_0, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_1 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_1, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_2 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_2, "\"%s\" %d", "%s // Printing values of 1D message block input/inout fields, PState=%d\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_3 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_3, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_4 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_4, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_5 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_5, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].MsgMisc = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_6 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_6, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].Pstate = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_7 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_7, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].PllBypassEn = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_8 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_8, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].DRAMFreq = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_9 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_9, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].DfiFreqRatio = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_10 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_10, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].BPZNResVal = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_11 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_11, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].PhyOdtImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_12 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_12, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].PhyDrvImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_13 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_13, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].PhyVref = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_14 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_14, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].DramType = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_15 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_15, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].DisabledDbyte = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_16 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_16, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].EnabledDQs = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_17 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_17, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].CsPresent = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_18 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_18, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].CsPresentD0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_19 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_19, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].CsPresentD1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_20 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_20, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].AddrMirror = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_21 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_21, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].PhyCfg = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_22 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_22, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].SequenceCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_23 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_23, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].HdtCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_24 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_24, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].PhyConfigOverride = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_25 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_25, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].DFIMRLMargin = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_26 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_26, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].MR0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_27 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_27, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].MR1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_28 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_28, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].MR2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_29 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_29, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].AcsmOdtCtrl0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_30 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_30, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].AcsmOdtCtrl1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_31 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_31, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].AcsmOdtCtrl2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_32 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_32, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].AcsmOdtCtrl3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_33 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_33, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].AcsmOdtCtrl4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_34 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_34, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].AcsmOdtCtrl5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_35 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_35, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].AcsmOdtCtrl6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_36 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3C_ENUM_36, "\"%s\" %d %x", "%s mb_DDR3U_1D[%d].AcsmOdtCtrl7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_0 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_0, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_1 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_1, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_2 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_2, "\"%s\" %d", "%s // Printing values of 1D message block input/inout fields, PState=%d\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_3 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_3, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_4 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_4, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_5 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_5, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].MsgMisc = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_6 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_6, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].Pstate = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_7 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_7, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].PllBypassEn = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_8 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_8, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].DRAMFreq = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_9 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_9, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].DfiFreqRatio = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_10 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_10, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].BPZNResVal = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_11 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_11, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].PhyOdtImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_12 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_12, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].PhyDrvImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_13 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_13, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].PhyVref = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_14 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_14, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].DramType = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_15 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_15, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].DisabledDbyte = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_16 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_16, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].EnabledDQs = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_17 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_17, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].CsPresent = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_18 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_18, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].CsPresentD0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_19 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_19, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].CsPresentD1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_20 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_20, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].AddrMirror = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_21 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_21, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].PhyCfg = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_22 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_22, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].SequenceCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_23 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_23, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].HdtCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_24 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_24, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].PhyConfigOverride = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_25 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_25, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].DFIMRLMargin = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_26 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_26, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].MR0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_27 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_27, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].MR1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_28 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_28, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].MR2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_29 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_29, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].AcsmOdtCtrl0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_30 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_30, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].AcsmOdtCtrl1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_31 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_31, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].AcsmOdtCtrl2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_32 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_32, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].AcsmOdtCtrl3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_33 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_33, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].AcsmOdtCtrl4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_34 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_34, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].AcsmOdtCtrl5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_35 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_35, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].AcsmOdtCtrl6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_36 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_36, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].AcsmOdtCtrl7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_37 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_37, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC0_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_38 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_38, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC1_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_39 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_39, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC2_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_40 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_40, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC3_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_41 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_41, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC4_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_42 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_42, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC5_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_43 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_43, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC6_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_44 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_44, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC7_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_45 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_45, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC8_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_46 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_46, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC9_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_47 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_47, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC10_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_48 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_48, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC11_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_49 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_49, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC12_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_50 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_50, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC13_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_51 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_51, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC14_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_52 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_52, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC15_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_53 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_53, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC0_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_54 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_54, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC1_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_55 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_55, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC2_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_56 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_56, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC3_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_57 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_57, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC4_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_58 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_58, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC5_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_59 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_59, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC6_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_60 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_60, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC7_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_61 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_61, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC8_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_62 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_62, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC9_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_63 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_63, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC10_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_64 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_64, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC11_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_65 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_65, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC12_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_66 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_66, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC13_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_67 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_67, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC14_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_68 DWC_DDRPHY_PHYINIT_PRINTMB_DDR3_RDIMMC_ENUM_68, "\"%s\" %d %x", "%s mb_DDR3R_1D[%d].RC15_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_0 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_0, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_1 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_1, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_2 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_2, "\"%s\" %d", "%s // Printing values of 1D message block input/inout fields, PState=%d\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_3 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_3, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_4 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_4, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_5 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_5, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].MsgMisc = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_6 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_6, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].Pstate = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_7 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_7, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].PllBypassEn = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_8 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_8, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].DRAMFreq = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_9 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_9, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].DfiFreqRatio = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_10 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_10, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].BPZNResVal = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_11 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_11, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].PhyOdtImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_12 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_12, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].PhyDrvImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_13 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_13, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].PhyVref = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_14 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_14, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].DramType = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_15 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_15, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].DisabledDbyte = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_16 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_16, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].EnabledDQs = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_17 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_17, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].CsPresent = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_18 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_18, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].CsPresentD0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_19 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_19, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].CsPresentD1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_20 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_20, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].AddrMirror = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_21 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_21, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].PhyCfg = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_22 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_22, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].SequenceCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_23 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_23, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].HdtCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_24 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_24, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].PhyConfigOverride = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_25 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_25, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].DFIMRLMargin = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_26 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_26, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].MR0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_27 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_27, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].MR1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_28 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_28, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].MR2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_29 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_29, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].MR3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_30 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_30, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].MR4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_31 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_31, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].MR5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_32 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_32, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].MR6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_33 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_33, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].X16Present = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_34 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_34, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].CsSetupGDDec = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_35 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_35, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].RTT_NOM_WR_PARK0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_36 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_36, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].RTT_NOM_WR_PARK1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_37 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_37, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].RTT_NOM_WR_PARK2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_38 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_38, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].RTT_NOM_WR_PARK3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_39 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_39, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].RTT_NOM_WR_PARK4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_40 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_40, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].RTT_NOM_WR_PARK5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_41 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_41, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].RTT_NOM_WR_PARK6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_42 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_42, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].RTT_NOM_WR_PARK7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_43 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_43, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].AcsmOdtCtrl0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_44 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_44, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].AcsmOdtCtrl1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_45 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_45, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].AcsmOdtCtrl2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_46 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_46, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].AcsmOdtCtrl3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_47 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_47, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].AcsmOdtCtrl4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_48 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_48, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].AcsmOdtCtrl5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_49 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_49, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].AcsmOdtCtrl6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_50 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_50, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].AcsmOdtCtrl7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_51 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_51, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_52 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_52, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_53 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_53, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_54 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_54, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_55 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_55, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_56 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_56, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_57 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_57, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_58 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_58, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_59 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_59, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_60 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_60, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_61 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_61, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_62 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_62, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_63 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_63, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_64 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_64, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_65 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_65, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_66 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_66, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_67 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_67, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_68 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_68, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_69 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_69, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_70 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_70, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR0Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_71 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_71, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_72 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_72, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_73 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_73, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_74 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_74, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_75 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_75, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_76 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_76, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_77 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_77, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_78 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_78, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_79 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_79, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_80 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_80, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_81 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_81, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_82 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_82, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_83 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_83, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_84 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_84, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_85 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_85, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_86 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_86, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_87 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_87, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_88 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_88, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_89 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_89, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_90 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_90, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR1Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_91 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_91, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_92 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_92, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_93 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_93, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_94 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_94, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_95 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_95, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_96 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_96, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_97 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_97, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_98 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_98, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_99 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_99, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_100 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_100, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_101 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_101, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_102 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_102, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_103 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_103, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_104 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_104, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_105 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_105, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_106 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_106, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_107 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_107, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_108 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_108, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_109 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_109, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_110 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_110, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR2Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_111 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_111, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_112 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_112, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_113 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_113, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_114 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_114, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_115 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_115, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_116 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_116, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_117 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_117, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_118 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_118, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_119 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_119, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_120 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_120, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_121 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_121, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_122 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_122, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_123 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_123, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_124 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_124, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_125 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_125, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_126 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_126, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_127 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_127, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_128 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_128, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_129 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_129, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_130 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_130, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].VrefDqR3Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_131 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_131, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].ALT_CAS_L = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_132 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_132, "\"%s\" %d %x", "%s mb_DDR4U_1D[%d].ALT_WCAS_L = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_133 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_133, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_134 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_134, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_135 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_135, "\"%s\" %d", "%s // Printing values of 2D message block input/inout fields, PState=%d\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_136 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_136, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_137 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_137, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_138 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_138, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].MsgMisc = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_139 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_139, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].Pstate = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_140 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_140, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].PllBypassEn = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_141 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_141, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].DRAMFreq = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_142 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_142, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].DfiFreqRatio = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_143 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_143, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].BPZNResVal = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_144 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_144, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].PhyOdtImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_145 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_145, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].PhyDrvImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_146 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_146, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].PhyVref = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_147 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_147, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].DramType = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_148 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_148, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].DisabledDbyte = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_149 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_149, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].EnabledDQs = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_150 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_150, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].CsPresent = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_151 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_151, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].CsPresentD0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_152 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_152, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].CsPresentD1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_153 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_153, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].AddrMirror = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_154 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_154, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].PhyCfg = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_155 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_155, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].SequenceCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_156 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_156, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].HdtCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_157 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_157, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].RX2D_TrainOpt = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_158 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_158, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].TX2D_TrainOpt = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_159 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_159, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].Share2DVrefResult = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_160 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_160, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].Delay_Weight2D = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_161 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_161, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].Voltage_Weight2D = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_162 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_162, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].PhyConfigOverride = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_163 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_163, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].DFIMRLMargin = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_164 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_164, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].MR0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_165 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_165, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].MR1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_166 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_166, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].MR2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_167 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_167, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].MR3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_168 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_168, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].MR4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_169 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_169, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].MR5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_170 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_170, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].MR6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_171 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_171, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].X16Present = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_172 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_172, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].CsSetupGDDec = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_173 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_173, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].RTT_NOM_WR_PARK0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_174 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_174, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].RTT_NOM_WR_PARK1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_175 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_175, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].RTT_NOM_WR_PARK2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_176 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_176, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].RTT_NOM_WR_PARK3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_177 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_177, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].RTT_NOM_WR_PARK4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_178 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_178, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].RTT_NOM_WR_PARK5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_179 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_179, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].RTT_NOM_WR_PARK6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_180 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_180, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].RTT_NOM_WR_PARK7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_181 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_181, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].AcsmOdtCtrl0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_182 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_182, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].AcsmOdtCtrl1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_183 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_183, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].AcsmOdtCtrl2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_184 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_184, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].AcsmOdtCtrl3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_185 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_185, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].AcsmOdtCtrl4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_186 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_186, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].AcsmOdtCtrl5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_187 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_187, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].AcsmOdtCtrl6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_188 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_188, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].AcsmOdtCtrl7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_189 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_189, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_190 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_190, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_191 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_191, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_192 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_192, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_193 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_193, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_194 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_194, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_195 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_195, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_196 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_196, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_197 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_197, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_198 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_198, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_199 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_199, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_200 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_200, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_201 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_201, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_202 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_202, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_203 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_203, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_204 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_204, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_205 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_205, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_206 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_206, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_207 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_207, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_208 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_208, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR0Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_209 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_209, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_210 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_210, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_211 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_211, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_212 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_212, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_213 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_213, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_214 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_214, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_215 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_215, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_216 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_216, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_217 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_217, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_218 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_218, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_219 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_219, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_220 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_220, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_221 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_221, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_222 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_222, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_223 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_223, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_224 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_224, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_225 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_225, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_226 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_226, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_227 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_227, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_228 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_228, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR1Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_229 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_229, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_230 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_230, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_231 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_231, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_232 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_232, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_233 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_233, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_234 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_234, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_235 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_235, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_236 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_236, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_237 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_237, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_238 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_238, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_239 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_239, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_240 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_240, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_241 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_241, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_242 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_242, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_243 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_243, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_244 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_244, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_245 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_245, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_246 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_246, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_247 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_247, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_248 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_248, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR2Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_249 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_249, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_250 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_250, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_251 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_251, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_252 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_252, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_253 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_253, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_254 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_254, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_255 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_255, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_256 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_256, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_257 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_257, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_258 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_258, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_259 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_259, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_260 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_260, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_261 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_261, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_262 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_262, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_263 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_263, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_264 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_264, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_265 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_265, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_266 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_266, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_267 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_267, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_268 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_268, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].VrefDqR3Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_269 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_269, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].ALT_CAS_L = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_270 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4C_ENUM_270, "\"%s\" %d %x", "%s mb_DDR4U_2D[%d].ALT_WCAS_L = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_0 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_0, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_1 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_1, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_2 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_2, "\"%s\" %d", "%s // Printing values of 1D message block input/inout fields, PState=%d\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_3 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_3, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_4 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_4, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_5 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_5, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].MsgMisc = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_6 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_6, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].Pstate = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_7 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_7, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].PllBypassEn = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_8 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_8, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].DRAMFreq = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_9 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_9, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].DfiFreqRatio = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_10 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_10, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BPZNResVal = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_11 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_11, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].PhyOdtImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_12 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_12, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].PhyDrvImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_13 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_13, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].PhyVref = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_14 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_14, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].DramType = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_15 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_15, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].DisabledDbyte = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_16 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_16, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].EnabledDQs = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_17 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_17, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].CsPresent = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_18 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_18, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].CsPresentD0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_19 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_19, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].CsPresentD1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_20 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_20, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].AddrMirror = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_21 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_21, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].PhyCfg = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_22 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_22, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].SequenceCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_23 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_23, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].HdtCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_24 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_24, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].PhyConfigOverride = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_25 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_25, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].DFIMRLMargin = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_26 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_26, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].MR0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_27 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_27, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].MR1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_28 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_28, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].MR2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_29 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_29, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].MR3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_30 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_30, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].MR4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_31 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_31, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].MR5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_32 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_32, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].MR6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_33 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_33, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].X16Present = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_34 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_34, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].CsSetupGDDec = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_35 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_35, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_36 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_36, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_37 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_37, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_38 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_38, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_39 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_39, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_40 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_40, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_41 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_41, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_42 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_42, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].RTT_NOM_WR_PARK7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_43 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_43, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].AcsmOdtCtrl0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_44 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_44, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].AcsmOdtCtrl1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_45 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_45, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].AcsmOdtCtrl2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_46 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_46, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].AcsmOdtCtrl3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_47 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_47, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].AcsmOdtCtrl4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_48 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_48, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].AcsmOdtCtrl5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_49 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_49, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].AcsmOdtCtrl6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_50 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_50, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].AcsmOdtCtrl7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_51 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_51, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_52 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_52, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_53 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_53, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_54 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_54, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_55 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_55, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_56 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_56, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_57 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_57, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_58 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_58, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_59 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_59, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_60 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_60, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_61 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_61, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_62 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_62, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_63 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_63, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_64 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_64, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_65 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_65, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_66 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_66, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_67 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_67, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_68 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_68, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_69 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_69, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_70 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_70, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR0Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_71 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_71, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_72 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_72, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_73 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_73, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_74 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_74, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_75 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_75, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_76 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_76, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_77 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_77, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_78 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_78, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_79 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_79, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_80 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_80, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_81 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_81, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_82 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_82, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_83 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_83, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_84 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_84, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_85 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_85, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_86 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_86, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_87 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_87, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_88 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_88, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_89 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_89, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_90 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_90, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR1Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_91 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_91, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_92 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_92, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_93 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_93, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_94 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_94, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_95 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_95, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_96 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_96, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_97 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_97, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_98 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_98, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_99 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_99, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_100 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_100, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_101 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_101, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_102 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_102, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_103 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_103, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_104 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_104, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_105 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_105, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_106 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_106, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_107 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_107, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_108 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_108, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_109 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_109, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_110 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_110, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR2Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_111 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_111, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_112 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_112, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_113 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_113, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_114 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_114, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_115 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_115, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_116 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_116, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_117 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_117, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_118 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_118, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_119 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_119, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_120 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_120, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_121 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_121, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_122 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_122, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_123 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_123, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_124 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_124, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_125 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_125, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_126 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_126, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_127 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_127, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_128 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_128, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_129 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_129, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_130 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_130, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].VrefDqR3Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_131 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_131, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC00_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_132 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_132, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC01_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_133 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_133, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC02_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_134 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_134, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC03_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_135 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_135, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC04_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_136 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_136, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC05_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_137 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_137, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC06_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_138 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_138, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC07_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_139 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_139, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC08_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_140 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_140, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC09_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_141 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_141, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC0A_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_142 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_142, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC0B_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_143 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_143, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC0C_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_144 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_144, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC0D_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_145 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_145, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC0E_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_146 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_146, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC0F_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_147 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_147, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC1x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_148 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_148, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC2x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_149 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_149, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC3x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_150 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_150, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC4x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_151 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_151, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC5x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_152 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_152, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC6x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_153 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_153, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC7x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_154 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_154, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_155 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_155, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_156 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_156, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_157 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_157, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_158 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_158, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC00_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_159 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_159, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC01_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_160 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_160, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC02_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_161 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_161, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC03_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_162 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_162, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC04_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_163 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_163, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC05_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_164 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_164, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC06_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_165 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_165, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC07_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_166 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_166, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC08_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_167 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_167, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC09_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_168 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_168, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC0A_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_169 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_169, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC0B_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_170 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_170, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC0C_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_171 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_171, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC0D_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_172 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_172, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC0E_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_173 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_173, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC0F_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_174 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_174, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC1x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_175 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_175, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC2x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_176 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_176, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC3x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_177 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_177, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC4x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_178 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_178, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC5x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_179 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_179, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC6x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_180 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_180, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC7x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_181 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_181, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_182 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_182, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_183 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_183, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_184 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_184, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_185 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_185, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC00_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_186 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_186, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC01_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_187 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_187, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC02_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_188 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_188, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC03_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_189 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_189, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC04_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_190 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_190, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC05_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_191 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_191, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC06_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_192 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_192, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC07_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_193 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_193, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC08_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_194 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_194, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC09_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_195 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_195, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC0A_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_196 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_196, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC0B_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_197 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_197, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC0C_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_198 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_198, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC0D_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_199 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_199, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC0E_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_200 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_200, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC0F_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_201 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_201, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC1x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_202 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_202, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC2x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_203 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_203, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC3x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_204 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_204, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC4x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_205 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_205, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC5x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_206 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_206, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC6x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_207 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_207, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC7x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_208 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_208, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_209 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_209, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_210 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_210, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_211 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_211, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0RCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_212 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_212, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC00_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_213 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_213, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC01_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_214 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_214, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC02_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_215 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_215, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC03_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_216 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_216, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC04_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_217 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_217, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC05_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_218 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_218, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC06_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_219 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_219, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC07_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_220 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_220, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC08_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_221 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_221, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC09_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_222 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_222, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC0A_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_223 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_223, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC0B_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_224 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_224, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC0C_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_225 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_225, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC0D_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_226 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_226, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC0E_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_227 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_227, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC0F_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_228 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_228, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC1x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_229 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_229, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC2x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_230 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_230, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC3x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_231 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_231, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC4x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_232 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_232, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC5x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_233 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_233, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC6x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_234 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_234, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC7x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_235 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_235, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_236 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_236, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_237 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_237, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_238 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_238, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1RCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_239 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_239, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC00_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_240 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_240, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC01_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_241 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_241, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC02_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_242 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_242, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC03_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_243 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_243, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC04_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_244 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_244, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC05_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_245 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_245, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC06_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_246 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_246, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC07_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_247 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_247, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC08_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_248 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_248, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC09_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_249 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_249, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC0A_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_250 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_250, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC0B_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_251 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_251, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC0C_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_252 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_252, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC0D_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_253 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_253, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC0E_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_254 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_254, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0BC6x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_255 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_255, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0BCCx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_256 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_256, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0BCDx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_257 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_257, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0BCEx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_258 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_258, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0BCFx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_259 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_259, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1BCCx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_260 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_260, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1BCDx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_261 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_261, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1BCEx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_262 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_262, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1BCFx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_263 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_263, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BC5x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_264 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_264, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BC6x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_265 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_265, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_266 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_266, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_267 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_267, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_268 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_268, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_269 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_269, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BCCx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_270 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_270, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BCDx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_271 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_271, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BCEx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_272 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_272, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BCFx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_273 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_273, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_274 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_274, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_275 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_275, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_276 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_276, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_277 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_277, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BCCx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_278 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_278, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BCDx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_279 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_279, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BCEx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_280 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_280, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BCFx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_281 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_281, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_282 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_282, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_283 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_283, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_284 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_284, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_285 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_285, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BCCx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_286 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_286, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BCDx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_287 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_287, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BCEx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_288 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_288, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BCFx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_289 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_289, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_290 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_290, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_291 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_291, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_292 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_292, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_293 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_293, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BCCx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_294 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_294, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BCDx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_295 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_295, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BCEx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_296 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_296, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BCFx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_297 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_297, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC00_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_298 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_298, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC01_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_299 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_299, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC02_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_300 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_300, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC03_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_301 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_301, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC04_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_302 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_302, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC05_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_303 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_303, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC06_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_304 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_304, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC07_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_305 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_305, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC08_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_306 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_306, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC09_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_307 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_307, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC0A_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_308 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_308, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC0B_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_309 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_309, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC0C_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_310 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_310, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC0D_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_311 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_311, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].BC0E_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_312 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_312, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0BC6x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_313 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_313, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0BCCx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_314 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_314, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0BCDx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_315 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_315, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0BCEx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_316 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_316, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F0BCFx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_317 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_317, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1BCCx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_318 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_318, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1BCDx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_319 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_319, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1BCEx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_320 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_320, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F1BCFx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_321 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_321, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BC5x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_322 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_322, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BC6x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_323 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_323, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_324 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_324, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_325 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_325, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_326 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_326, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_327 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_327, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BCCx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_328 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_328, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BCDx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_329 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_329, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BCEx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_330 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_330, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F4BCFx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_331 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_331, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_332 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_332, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_333 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_333, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_334 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_334, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_335 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_335, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BCCx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_336 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_336, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BCDx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_337 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_337, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BCEx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_338 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_338, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F5BCFx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_339 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_339, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_340 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_340, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_341 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_341, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_342 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_342, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_343 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_343, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BCCx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_344 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_344, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BCDx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_345 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_345, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BCEx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_346 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_346, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F6BCFx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_347 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_347, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_348 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_348, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_349 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_349, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_350 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_350, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_351 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_351, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BCCx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_352 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_352, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BCDx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_353 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_353, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BCEx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_354 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_354, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].F7BCFx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_355 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_355, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].ALT_CAS_L = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_356 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_356, "\"%s\" %d %x", "%s mb_DDR4LR_1D[%d].ALT_WCAS_L = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_357 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_357, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_358 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_358, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_359 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_359, "\"%s\" %d", "%s // Printing values of 2D message block input/inout fields, PState=%d\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_360 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_360, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_361 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_361, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_362 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_362, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].MsgMisc = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_363 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_363, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].Pstate = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_364 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_364, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].PllBypassEn = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_365 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_365, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].DRAMFreq = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_366 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_366, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].DfiFreqRatio = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_367 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_367, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BPZNResVal = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_368 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_368, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].PhyOdtImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_369 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_369, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].PhyDrvImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_370 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_370, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].PhyVref = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_371 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_371, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].DramType = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_372 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_372, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].DisabledDbyte = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_373 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_373, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].EnabledDQs = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_374 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_374, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].CsPresent = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_375 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_375, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].CsPresentD0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_376 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_376, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].CsPresentD1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_377 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_377, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].AddrMirror = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_378 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_378, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].PhyCfg = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_379 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_379, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].SequenceCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_380 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_380, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].HdtCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_381 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_381, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].RX2D_TrainOpt = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_382 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_382, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].TX2D_TrainOpt = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_383 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_383, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].Share2DVrefResult = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_384 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_384, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].Delay_Weight2D = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_385 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_385, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].Voltage_Weight2D = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_386 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_386, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].PhyConfigOverride = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_387 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_387, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].DFIMRLMargin = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_388 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_388, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].MR0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_389 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_389, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].MR1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_390 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_390, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].MR2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_391 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_391, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].MR3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_392 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_392, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].MR4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_393 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_393, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].MR5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_394 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_394, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].MR6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_395 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_395, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].X16Present = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_396 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_396, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].CsSetupGDDec = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_397 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_397, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_398 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_398, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_399 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_399, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_400 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_400, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_401 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_401, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_402 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_402, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_403 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_403, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_404 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_404, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].RTT_NOM_WR_PARK7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_405 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_405, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].AcsmOdtCtrl0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_406 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_406, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].AcsmOdtCtrl1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_407 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_407, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].AcsmOdtCtrl2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_408 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_408, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].AcsmOdtCtrl3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_409 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_409, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].AcsmOdtCtrl4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_410 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_410, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].AcsmOdtCtrl5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_411 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_411, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].AcsmOdtCtrl6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_412 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_412, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].AcsmOdtCtrl7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_413 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_413, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_414 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_414, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_415 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_415, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_416 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_416, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_417 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_417, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_418 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_418, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_419 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_419, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_420 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_420, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_421 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_421, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_422 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_422, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_423 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_423, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_424 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_424, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_425 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_425, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_426 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_426, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_427 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_427, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_428 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_428, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_429 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_429, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_430 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_430, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_431 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_431, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_432 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_432, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR0Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_433 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_433, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_434 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_434, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_435 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_435, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_436 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_436, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_437 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_437, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_438 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_438, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_439 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_439, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_440 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_440, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_441 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_441, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_442 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_442, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_443 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_443, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_444 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_444, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_445 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_445, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_446 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_446, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_447 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_447, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_448 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_448, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_449 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_449, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_450 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_450, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_451 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_451, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_452 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_452, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR1Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_453 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_453, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_454 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_454, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_455 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_455, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_456 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_456, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_457 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_457, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_458 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_458, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_459 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_459, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_460 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_460, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_461 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_461, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_462 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_462, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_463 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_463, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_464 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_464, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_465 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_465, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_466 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_466, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_467 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_467, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_468 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_468, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_469 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_469, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_470 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_470, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_471 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_471, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_472 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_472, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR2Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_473 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_473, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_474 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_474, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_475 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_475, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_476 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_476, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_477 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_477, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_478 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_478, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_479 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_479, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_480 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_480, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_481 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_481, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_482 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_482, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_483 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_483, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_484 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_484, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_485 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_485, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_486 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_486, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_487 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_487, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_488 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_488, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_489 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_489, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_490 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_490, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_491 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_491, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_492 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_492, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].VrefDqR3Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_493 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_493, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC00_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_494 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_494, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC01_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_495 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_495, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC02_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_496 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_496, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC03_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_497 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_497, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC04_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_498 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_498, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC05_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_499 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_499, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC06_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_500 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_500, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC07_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_501 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_501, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC08_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_502 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_502, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC09_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_503 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_503, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC0A_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_504 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_504, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC0B_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_505 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_505, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC0C_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_506 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_506, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC0D_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_507 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_507, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC0E_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_508 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_508, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC0F_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_509 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_509, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC1x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_510 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_510, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC2x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_511 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_511, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC3x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_512 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_512, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC4x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_513 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_513, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC5x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_514 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_514, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC6x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_515 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_515, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC7x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_516 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_516, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_517 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_517, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_518 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_518, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_519 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_519, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_520 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_520, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC00_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_521 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_521, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC01_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_522 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_522, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC02_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_523 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_523, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC03_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_524 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_524, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC04_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_525 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_525, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC05_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_526 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_526, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC06_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_527 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_527, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC07_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_528 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_528, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC08_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_529 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_529, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC09_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_530 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_530, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC0A_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_531 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_531, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC0B_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_532 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_532, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC0C_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_533 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_533, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC0D_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_534 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_534, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC0E_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_535 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_535, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC0F_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_536 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_536, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC1x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_537 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_537, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC2x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_538 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_538, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC3x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_539 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_539, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC4x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_540 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_540, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC5x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_541 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_541, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC6x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_542 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_542, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC7x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_543 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_543, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_544 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_544, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_545 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_545, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_546 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_546, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_547 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_547, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC00_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_548 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_548, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC01_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_549 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_549, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC02_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_550 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_550, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC03_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_551 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_551, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC04_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_552 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_552, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC05_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_553 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_553, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC06_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_554 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_554, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC07_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_555 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_555, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC08_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_556 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_556, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC09_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_557 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_557, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC0A_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_558 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_558, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC0B_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_559 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_559, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC0C_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_560 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_560, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC0D_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_561 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_561, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC0E_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_562 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_562, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC0F_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_563 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_563, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC1x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_564 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_564, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC2x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_565 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_565, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC3x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_566 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_566, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC4x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_567 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_567, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC5x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_568 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_568, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC6x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_569 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_569, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC7x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_570 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_570, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_571 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_571, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_572 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_572, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_573 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_573, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0RCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_574 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_574, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC00_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_575 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_575, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC01_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_576 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_576, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC02_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_577 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_577, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC03_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_578 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_578, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC04_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_579 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_579, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC05_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_580 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_580, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC06_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_581 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_581, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC07_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_582 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_582, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC08_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_583 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_583, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC09_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_584 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_584, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC0A_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_585 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_585, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC0B_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_586 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_586, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC0C_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_587 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_587, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC0D_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_588 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_588, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC0E_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_589 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_589, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC0F_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_590 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_590, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC1x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_591 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_591, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC2x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_592 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_592, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC3x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_593 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_593, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC4x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_594 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_594, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC5x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_595 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_595, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC6x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_596 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_596, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC7x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_597 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_597, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_598 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_598, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_599 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_599, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_600 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_600, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1RCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_601 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_601, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC00_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_602 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_602, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC01_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_603 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_603, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC02_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_604 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_604, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC03_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_605 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_605, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC04_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_606 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_606, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC05_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_607 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_607, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC06_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_608 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_608, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC07_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_609 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_609, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC08_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_610 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_610, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC09_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_611 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_611, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC0A_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_612 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_612, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC0B_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_613 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_613, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC0C_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_614 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_614, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC0D_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_615 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_615, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC0E_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_616 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_616, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0BC6x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_617 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_617, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0BCCx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_618 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_618, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0BCDx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_619 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_619, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0BCEx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_620 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_620, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0BCFx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_621 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_621, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1BCCx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_622 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_622, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1BCDx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_623 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_623, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1BCEx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_624 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_624, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1BCFx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_625 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_625, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BC5x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_626 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_626, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BC6x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_627 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_627, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_628 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_628, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_629 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_629, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_630 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_630, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_631 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_631, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BCCx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_632 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_632, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BCDx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_633 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_633, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BCEx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_634 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_634, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BCFx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_635 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_635, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_636 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_636, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_637 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_637, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_638 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_638, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_639 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_639, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BCCx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_640 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_640, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BCDx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_641 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_641, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BCEx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_642 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_642, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BCFx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_643 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_643, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_644 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_644, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_645 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_645, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_646 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_646, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_647 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_647, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BCCx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_648 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_648, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BCDx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_649 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_649, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BCEx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_650 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_650, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BCFx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_651 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_651, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_652 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_652, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_653 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_653, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_654 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_654, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_655 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_655, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BCCx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_656 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_656, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BCDx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_657 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_657, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BCEx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_658 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_658, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BCFx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_659 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_659, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC00_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_660 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_660, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC01_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_661 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_661, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC02_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_662 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_662, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC03_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_663 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_663, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC04_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_664 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_664, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC05_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_665 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_665, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC06_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_666 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_666, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC07_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_667 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_667, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC08_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_668 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_668, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC09_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_669 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_669, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC0A_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_670 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_670, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC0B_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_671 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_671, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC0C_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_672 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_672, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC0D_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_673 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_673, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].BC0E_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_674 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_674, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0BC6x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_675 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_675, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0BCCx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_676 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_676, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0BCDx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_677 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_677, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0BCEx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_678 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_678, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F0BCFx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_679 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_679, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1BCCx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_680 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_680, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1BCDx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_681 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_681, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1BCEx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_682 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_682, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F1BCFx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_683 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_683, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BC5x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_684 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_684, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BC6x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_685 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_685, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_686 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_686, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_687 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_687, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_688 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_688, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_689 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_689, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BCCx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_690 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_690, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BCDx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_691 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_691, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BCEx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_692 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_692, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F4BCFx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_693 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_693, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_694 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_694, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_695 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_695, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_696 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_696, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_697 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_697, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BCCx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_698 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_698, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BCDx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_699 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_699, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BCEx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_700 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_700, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F5BCFx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_701 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_701, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_702 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_702, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_703 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_703, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_704 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_704, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_705 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_705, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BCCx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_706 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_706, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BCDx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_707 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_707, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BCEx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_708 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_708, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F6BCFx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_709 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_709, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_710 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_710, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_711 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_711, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_712 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_712, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_713 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_713, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BCCx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_714 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_714, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BCDx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_715 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_715, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BCEx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_716 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_716, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].F7BCFx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_717 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_717, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].ALT_CAS_L = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_718 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_LRDIMMC_ENUM_718, "\"%s\" %d %x", "%s mb_DDR4LR_2D[%d].ALT_WCAS_L = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_0 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_0, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_1 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_1, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_2 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_2, "\"%s\" %d", "%s // Printing values of 1D message block input/inout fields, PState=%d\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_3 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_3, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_4 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_4, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_5 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_5, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].MsgMisc = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_6 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_6, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].Pstate = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_7 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_7, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].PllBypassEn = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_8 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_8, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].DRAMFreq = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_9 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_9, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].DfiFreqRatio = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_10 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_10, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].BPZNResVal = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_11 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_11, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].PhyOdtImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_12 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_12, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].PhyDrvImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_13 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_13, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].PhyVref = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_14 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_14, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].DramType = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_15 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_15, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].DisabledDbyte = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_16 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_16, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].EnabledDQs = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_17 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_17, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].CsPresent = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_18 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_18, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].CsPresentD0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_19 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_19, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].CsPresentD1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_20 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_20, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].AddrMirror = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_21 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_21, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].PhyCfg = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_22 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_22, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].SequenceCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_23 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_23, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].HdtCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_24 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_24, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].PhyConfigOverride = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_25 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_25, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].DFIMRLMargin = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_26 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_26, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].MR0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_27 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_27, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].MR1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_28 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_28, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].MR2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_29 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_29, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].MR3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_30 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_30, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].MR4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_31 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_31, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].MR5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_32 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_32, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].MR6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_33 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_33, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].X16Present = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_34 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_34, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].CsSetupGDDec = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_35 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_35, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].RTT_NOM_WR_PARK0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_36 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_36, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].RTT_NOM_WR_PARK1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_37 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_37, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].RTT_NOM_WR_PARK2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_38 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_38, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].RTT_NOM_WR_PARK3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_39 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_39, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].RTT_NOM_WR_PARK4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_40 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_40, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].RTT_NOM_WR_PARK5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_41 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_41, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].RTT_NOM_WR_PARK6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_42 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_42, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].RTT_NOM_WR_PARK7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_43 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_43, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].AcsmOdtCtrl0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_44 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_44, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].AcsmOdtCtrl1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_45 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_45, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].AcsmOdtCtrl2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_46 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_46, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].AcsmOdtCtrl3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_47 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_47, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].AcsmOdtCtrl4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_48 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_48, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].AcsmOdtCtrl5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_49 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_49, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].AcsmOdtCtrl6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_50 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_50, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].AcsmOdtCtrl7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_51 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_51, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_52 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_52, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_53 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_53, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_54 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_54, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_55 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_55, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_56 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_56, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_57 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_57, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_58 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_58, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_59 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_59, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_60 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_60, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_61 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_61, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_62 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_62, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_63 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_63, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_64 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_64, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_65 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_65, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_66 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_66, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_67 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_67, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_68 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_68, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_69 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_69, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_70 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_70, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR0Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_71 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_71, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_72 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_72, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_73 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_73, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_74 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_74, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_75 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_75, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_76 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_76, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_77 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_77, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_78 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_78, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_79 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_79, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_80 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_80, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_81 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_81, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_82 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_82, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_83 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_83, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_84 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_84, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_85 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_85, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_86 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_86, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_87 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_87, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_88 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_88, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_89 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_89, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_90 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_90, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR1Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_91 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_91, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_92 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_92, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_93 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_93, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_94 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_94, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_95 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_95, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_96 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_96, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_97 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_97, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_98 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_98, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_99 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_99, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_100 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_100, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_101 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_101, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_102 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_102, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_103 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_103, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_104 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_104, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_105 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_105, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_106 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_106, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_107 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_107, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_108 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_108, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_109 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_109, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_110 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_110, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR2Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_111 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_111, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_112 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_112, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_113 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_113, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_114 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_114, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_115 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_115, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_116 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_116, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_117 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_117, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_118 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_118, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_119 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_119, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_120 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_120, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_121 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_121, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_122 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_122, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_123 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_123, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_124 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_124, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_125 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_125, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_126 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_126, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_127 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_127, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_128 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_128, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_129 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_129, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_130 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_130, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].VrefDqR3Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_131 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_131, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC00_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_132 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_132, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC01_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_133 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_133, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC02_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_134 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_134, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC03_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_135 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_135, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC04_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_136 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_136, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC05_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_137 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_137, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC06_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_138 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_138, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC07_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_139 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_139, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC08_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_140 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_140, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC09_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_141 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_141, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC0A_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_142 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_142, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC0B_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_143 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_143, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC0C_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_144 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_144, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC0D_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_145 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_145, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC0E_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_146 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_146, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC0F_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_147 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_147, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC1x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_148 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_148, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC2x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_149 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_149, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC3x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_150 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_150, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC4x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_151 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_151, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC5x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_152 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_152, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC6x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_153 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_153, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC7x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_154 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_154, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_155 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_155, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_156 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_156, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_157 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_157, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_158 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_158, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC00_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_159 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_159, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC01_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_160 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_160, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC02_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_161 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_161, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC03_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_162 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_162, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC04_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_163 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_163, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC05_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_164 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_164, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC06_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_165 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_165, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC07_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_166 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_166, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC08_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_167 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_167, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC09_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_168 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_168, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC0A_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_169 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_169, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC0B_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_170 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_170, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC0C_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_171 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_171, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC0D_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_172 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_172, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC0E_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_173 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_173, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC0F_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_174 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_174, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC1x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_175 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_175, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC2x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_176 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_176, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC3x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_177 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_177, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC4x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_178 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_178, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC5x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_179 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_179, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC6x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_180 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_180, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC7x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_181 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_181, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_182 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_182, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_183 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_183, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_184 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_184, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_185 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_185, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC00_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_186 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_186, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC01_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_187 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_187, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC02_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_188 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_188, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC03_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_189 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_189, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC04_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_190 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_190, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC05_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_191 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_191, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC06_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_192 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_192, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC07_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_193 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_193, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC08_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_194 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_194, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC09_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_195 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_195, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC0A_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_196 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_196, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC0B_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_197 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_197, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC0C_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_198 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_198, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC0D_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_199 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_199, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC0E_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_200 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_200, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC0F_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_201 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_201, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC1x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_202 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_202, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC2x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_203 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_203, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC3x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_204 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_204, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC4x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_205 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_205, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC5x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_206 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_206, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC6x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_207 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_207, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC7x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_208 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_208, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_209 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_209, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_210 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_210, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_211 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_211, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F0RCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_212 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_212, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC00_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_213 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_213, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC01_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_214 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_214, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC02_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_215 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_215, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC03_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_216 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_216, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC04_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_217 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_217, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC05_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_218 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_218, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC06_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_219 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_219, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC07_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_220 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_220, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC08_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_221 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_221, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC09_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_222 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_222, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC0A_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_223 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_223, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC0B_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_224 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_224, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC0C_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_225 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_225, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC0D_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_226 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_226, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC0E_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_227 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_227, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC0F_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_228 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_228, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC1x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_229 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_229, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC2x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_230 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_230, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC3x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_231 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_231, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC4x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_232 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_232, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC5x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_233 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_233, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC6x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_234 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_234, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC7x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_235 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_235, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_236 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_236, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_237 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_237, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_238 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_238, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].F1RCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_239 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_239, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].ALT_CAS_L = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_240 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_240, "\"%s\" %d %x", "%s mb_DDR4R_1D[%d].ALT_WCAS_L = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_241 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_241, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_242 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_242, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_243 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_243, "\"%s\" %d", "%s // Printing values of 2D message block input/inout fields, PState=%d\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_244 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_244, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_245 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_245, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_246 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_246, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].MsgMisc = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_247 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_247, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].Pstate = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_248 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_248, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].PllBypassEn = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_249 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_249, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].DRAMFreq = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_250 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_250, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].DfiFreqRatio = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_251 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_251, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].BPZNResVal = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_252 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_252, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].PhyOdtImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_253 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_253, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].PhyDrvImpedance = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_254 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_254, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].PhyVref = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_255 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_255, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].DramType = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_256 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_256, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].DisabledDbyte = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_257 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_257, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].EnabledDQs = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_258 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_258, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].CsPresent = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_259 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_259, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].CsPresentD0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_260 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_260, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].CsPresentD1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_261 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_261, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].AddrMirror = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_262 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_262, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].PhyCfg = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_263 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_263, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].SequenceCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_264 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_264, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].HdtCtrl = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_265 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_265, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].RX2D_TrainOpt = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_266 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_266, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].TX2D_TrainOpt = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_267 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_267, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].Share2DVrefResult = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_268 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_268, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].Delay_Weight2D = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_269 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_269, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].Voltage_Weight2D = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_270 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_270, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].PhyConfigOverride = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_271 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_271, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].DFIMRLMargin = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_272 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_272, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].MR0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_273 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_273, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].MR1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_274 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_274, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].MR2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_275 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_275, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].MR3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_276 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_276, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].MR4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_277 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_277, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].MR5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_278 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_278, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].MR6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_279 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_279, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].X16Present = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_280 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_280, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].CsSetupGDDec = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_281 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_281, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].RTT_NOM_WR_PARK0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_282 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_282, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].RTT_NOM_WR_PARK1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_283 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_283, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].RTT_NOM_WR_PARK2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_284 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_284, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].RTT_NOM_WR_PARK3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_285 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_285, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].RTT_NOM_WR_PARK4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_286 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_286, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].RTT_NOM_WR_PARK5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_287 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_287, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].RTT_NOM_WR_PARK6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_288 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_288, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].RTT_NOM_WR_PARK7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_289 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_289, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].AcsmOdtCtrl0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_290 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_290, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].AcsmOdtCtrl1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_291 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_291, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].AcsmOdtCtrl2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_292 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_292, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].AcsmOdtCtrl3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_293 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_293, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].AcsmOdtCtrl4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_294 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_294, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].AcsmOdtCtrl5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_295 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_295, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].AcsmOdtCtrl6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_296 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_296, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].AcsmOdtCtrl7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_297 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_297, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_298 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_298, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_299 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_299, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_300 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_300, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_301 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_301, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_302 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_302, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_303 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_303, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_304 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_304, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_305 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_305, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_306 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_306, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_307 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_307, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_308 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_308, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_309 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_309, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_310 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_310, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_311 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_311, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_312 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_312, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_313 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_313, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_314 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_314, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_315 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_315, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_316 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_316, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR0Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_317 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_317, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_318 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_318, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_319 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_319, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_320 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_320, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_321 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_321, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_322 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_322, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_323 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_323, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_324 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_324, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_325 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_325, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_326 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_326, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_327 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_327, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_328 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_328, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_329 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_329, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_330 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_330, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_331 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_331, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_332 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_332, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_333 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_333, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_334 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_334, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_335 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_335, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_336 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_336, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR1Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_337 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_337, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_338 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_338, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_339 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_339, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_340 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_340, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_341 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_341, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_342 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_342, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_343 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_343, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_344 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_344, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_345 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_345, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_346 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_346, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_347 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_347, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_348 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_348, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_349 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_349, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_350 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_350, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_351 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_351, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_352 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_352, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_353 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_353, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_354 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_354, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_355 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_355, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_356 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_356, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR2Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_357 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_357, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_358 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_358, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_359 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_359, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib2 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_360 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_360, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib3 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_361 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_361, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib4 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_362 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_362, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib5 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_363 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_363, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib6 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_364 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_364, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib7 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_365 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_365, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib8 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_366 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_366, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib9 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_367 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_367, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib10 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_368 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_368, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib11 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_369 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_369, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib12 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_370 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_370, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib13 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_371 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_371, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib14 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_372 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_372, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib15 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_373 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_373, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib16 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_374 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_374, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib17 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_375 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_375, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib18 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_376 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_376, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].VrefDqR3Nib19 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_377 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_377, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC00_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_378 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_378, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC01_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_379 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_379, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC02_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_380 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_380, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC03_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_381 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_381, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC04_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_382 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_382, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC05_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_383 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_383, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC06_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_384 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_384, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC07_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_385 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_385, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC08_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_386 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_386, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC09_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_387 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_387, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC0A_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_388 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_388, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC0B_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_389 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_389, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC0C_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_390 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_390, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC0D_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_391 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_391, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC0E_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_392 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_392, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC0F_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_393 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_393, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC1x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_394 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_394, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC2x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_395 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_395, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC3x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_396 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_396, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC4x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_397 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_397, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC5x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_398 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_398, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC6x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_399 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_399, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC7x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_400 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_400, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_401 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_401, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_402 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_402, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_403 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_403, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_404 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_404, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC00_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_405 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_405, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC01_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_406 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_406, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC02_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_407 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_407, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC03_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_408 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_408, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC04_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_409 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_409, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC05_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_410 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_410, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC06_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_411 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_411, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC07_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_412 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_412, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC08_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_413 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_413, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC09_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_414 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_414, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC0A_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_415 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_415, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC0B_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_416 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_416, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC0C_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_417 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_417, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC0D_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_418 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_418, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC0E_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_419 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_419, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC0F_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_420 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_420, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC1x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_421 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_421, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC2x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_422 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_422, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC3x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_423 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_423, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC4x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_424 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_424, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC5x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_425 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_425, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC6x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_426 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_426, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC7x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_427 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_427, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC8x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_428 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_428, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC9x_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_429 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_429, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RCAx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_430 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_430, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RCBx_D0 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_431 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_431, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC00_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_432 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_432, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC01_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_433 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_433, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC02_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_434 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_434, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC03_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_435 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_435, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC04_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_436 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_436, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC05_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_437 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_437, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC06_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_438 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_438, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC07_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_439 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_439, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC08_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_440 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_440, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC09_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_441 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_441, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC0A_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_442 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_442, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC0B_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_443 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_443, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC0C_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_444 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_444, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC0D_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_445 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_445, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC0E_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_446 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_446, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC0F_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_447 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_447, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC1x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_448 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_448, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC2x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_449 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_449, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC3x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_450 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_450, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC4x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_451 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_451, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC5x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_452 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_452, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC6x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_453 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_453, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC7x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_454 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_454, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_455 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_455, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_456 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_456, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_457 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_457, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F0RCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_458 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_458, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC00_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_459 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_459, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC01_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_460 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_460, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC02_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_461 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_461, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC03_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_462 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_462, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC04_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_463 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_463, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC05_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_464 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_464, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC06_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_465 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_465, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC07_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_466 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_466, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC08_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_467 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_467, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC09_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_468 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_468, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC0A_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_469 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_469, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC0B_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_470 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_470, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC0C_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_471 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_471, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC0D_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_472 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_472, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC0E_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_473 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_473, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC0F_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_474 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_474, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC1x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_475 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_475, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC2x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_476 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_476, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC3x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_477 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_477, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC4x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_478 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_478, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC5x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_479 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_479, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC6x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_480 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_480, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC7x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_481 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_481, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC8x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_482 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_482, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RC9x_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_483 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_483, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RCAx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_484 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_484, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].F1RCBx_D1 = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_485 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_485, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].ALT_CAS_L = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_486 DWC_DDRPHY_PHYINIT_PRINTMB_DDR4_RDIMMC_ENUM_486, "\"%s\" %d %x", "%s mb_DDR4R_2D[%d].ALT_WCAS_L = 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_0 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_0, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_1 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_1, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_2 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_2, "\"%s\"", "%s // Printing values in user input structure\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_3 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_3, "\"%s\"", "%s // \n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_4 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_4, "\"%s\"", "%s // ####################################################\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_5 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_5, "\"%s\" %d", "%s userInputBasic.Dfi1Exists = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_6 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_6, "\"%s\" %d", "%s userInputBasic.DfiFreqRatio[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_7 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_7, "\"%s\" %d", "%s userInputBasic.DfiFreqRatio[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_8 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_8, "\"%s\" %d", "%s userInputBasic.DfiFreqRatio[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_9 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_9, "\"%s\" %d", "%s userInputBasic.DfiFreqRatio[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_10 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_10, "\"%s\" %d", "%s userInputBasic.DfiMode = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_11 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_11, "\"%s\" %d", "%s userInputBasic.DimmType = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_12 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_12, "\"%s\" %d", "%s userInputBasic.DramDataWidth = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_13 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_13, "\"%s\" %d", "%s userInputBasic.DramType = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_14 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_14, "\"%s\" %d", "%s userInputBasic.Frequency[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_15 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_15, "\"%s\" %d", "%s userInputBasic.Frequency[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_16 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_16, "\"%s\" %d", "%s userInputBasic.Frequency[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_17 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_17, "\"%s\" %d", "%s userInputBasic.Frequency[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_18 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_18, "\"%s\" %d", "%s userInputBasic.NumActiveDbyteDfi0 = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_19 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_19, "\"%s\" %d", "%s userInputBasic.NumActiveDbyteDfi1 = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_20 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_20, "\"%s\" %d", "%s userInputBasic.NumAnib = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_21 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_21, "\"%s\" %d", "%s userInputBasic.NumDbyte = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_22 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_22, "\"%s\" %d", "%s userInputBasic.NumPStates = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_23 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_23, "\"%s\" %d", "%s userInputBasic.NumRank_dfi0 = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_24 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_24, "\"%s\" %d", "%s userInputBasic.NumRank_dfi1 = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_25 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_25, "\"%s\" %d", "%s userInputBasic.PllBypass[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_26 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_26, "\"%s\" %d", "%s userInputBasic.PllBypass[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_27 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_27, "\"%s\" %d", "%s userInputBasic.PllBypass[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_28 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_28, "\"%s\" %d", "%s userInputBasic.PllBypass[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_29 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_29, "\"%s\" %d", "%s userInputBasic.ReadDBIEnable[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_30 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_30, "\"%s\" %d", "%s userInputBasic.ReadDBIEnable[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_31 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_31, "\"%s\" %d", "%s userInputBasic.ReadDBIEnable[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_32 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_32, "\"%s\" %d", "%s userInputBasic.ReadDBIEnable[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_33 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_33, "\"%s\" %d", "%s userInputBasic.Train2D = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_34 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_34, "\"%s\" %d", "%s userInputAdvanced.CalInterval = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_35 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_35, "\"%s\" %d", "%s userInputAdvanced.CalOnce = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_36 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_36, "\"%s\" %d", "%s userInputAdvanced.D4RxPreambleLength[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_37 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_37, "\"%s\" %d", "%s userInputAdvanced.D4RxPreambleLength[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_38 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_38, "\"%s\" %d", "%s userInputAdvanced.D4RxPreambleLength[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_39 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_39, "\"%s\" %d", "%s userInputAdvanced.D4RxPreambleLength[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_40 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_40, "\"%s\" %d", "%s userInputAdvanced.D4TxPreambleLength[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_41 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_41, "\"%s\" %d", "%s userInputAdvanced.D4TxPreambleLength[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_42 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_42, "\"%s\" %d", "%s userInputAdvanced.D4TxPreambleLength[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_43 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_43, "\"%s\" %d", "%s userInputAdvanced.D4TxPreambleLength[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_44 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_44, "\"%s\" %d", "%s userInputAdvanced.DisDynAdrTri[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_45 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_45, "\"%s\" %d", "%s userInputAdvanced.DisDynAdrTri[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_46 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_46, "\"%s\" %d", "%s userInputAdvanced.DisDynAdrTri[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_47 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_47, "\"%s\" %d", "%s userInputAdvanced.DisDynAdrTri[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_48 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_48, "\"%s\" %d", "%s userInputAdvanced.DramByteSwap = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_49 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_49, "\"%s\" %d", "%s userInputAdvanced.ExtCalResVal = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_50 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_50, "\"%s\" %d", "%s userInputAdvanced.Is2Ttiming[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_51 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_51, "\"%s\" %d", "%s userInputAdvanced.Is2Ttiming[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_52 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_52, "\"%s\" %d", "%s userInputAdvanced.Is2Ttiming[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_53 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_53, "\"%s\" %d", "%s userInputAdvanced.Is2Ttiming[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_54 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_54, "\"%s\" %d", "%s userInputAdvanced.Lp3MR1[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_55 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_55, "\"%s\" %d", "%s userInputAdvanced.Lp3MR1[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_56 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_56, "\"%s\" %d", "%s userInputAdvanced.Lp3MR1[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_57 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_57, "\"%s\" %d", "%s userInputAdvanced.Lp3MR1[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_58 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_58, "\"%s\" %d", "%s userInputAdvanced.Lp3MR11[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_59 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_59, "\"%s\" %d", "%s userInputAdvanced.Lp3MR11[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_60 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_60, "\"%s\" %d", "%s userInputAdvanced.Lp3MR11[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_61 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_61, "\"%s\" %d", "%s userInputAdvanced.Lp3MR11[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_62 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_62, "\"%s\" %d", "%s userInputAdvanced.Lp3MR2[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_63 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_63, "\"%s\" %d", "%s userInputAdvanced.Lp3MR2[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_64 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_64, "\"%s\" %d", "%s userInputAdvanced.Lp3MR2[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_65 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_65, "\"%s\" %d", "%s userInputAdvanced.Lp3MR2[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_66 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_66, "\"%s\" %d", "%s userInputAdvanced.Lp3MR3[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_67 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_67, "\"%s\" %d", "%s userInputAdvanced.Lp3MR3[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_68 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_68, "\"%s\" %d", "%s userInputAdvanced.Lp3MR3[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_69 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_69, "\"%s\" %d", "%s userInputAdvanced.Lp3MR3[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_70 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_70, "\"%s\" %d", "%s userInputAdvanced.Lp4DbiRd[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_71 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_71, "\"%s\" %d", "%s userInputAdvanced.Lp4DbiRd[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_72 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_72, "\"%s\" %d", "%s userInputAdvanced.Lp4DbiRd[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_73 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_73, "\"%s\" %d", "%s userInputAdvanced.Lp4DbiRd[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_74 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_74, "\"%s\" %d", "%s userInputAdvanced.Lp4DbiWr[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_75 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_75, "\"%s\" %d", "%s userInputAdvanced.Lp4DbiWr[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_76 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_76, "\"%s\" %d", "%s userInputAdvanced.Lp4DbiWr[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_77 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_77, "\"%s\" %d", "%s userInputAdvanced.Lp4DbiWr[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_78 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_78, "\"%s\" %d", "%s userInputAdvanced.Lp4PostambleExt[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_79 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_79, "\"%s\" %d", "%s userInputAdvanced.Lp4PostambleExt[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_80 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_80, "\"%s\" %d", "%s userInputAdvanced.Lp4PostambleExt[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_81 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_81, "\"%s\" %d", "%s userInputAdvanced.Lp4PostambleExt[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_82 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_82, "\"%s\" %d", "%s userInputAdvanced.Lp4RL[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_83 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_83, "\"%s\" %d", "%s userInputAdvanced.Lp4RL[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_84 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_84, "\"%s\" %d", "%s userInputAdvanced.Lp4RL[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_85 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_85, "\"%s\" %d", "%s userInputAdvanced.Lp4RL[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_86 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_86, "\"%s\" %d", "%s userInputAdvanced.Lp4RxPreambleMode[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_87 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_87, "\"%s\" %d", "%s userInputAdvanced.Lp4RxPreambleMode[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_88 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_88, "\"%s\" %d", "%s userInputAdvanced.Lp4RxPreambleMode[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_89 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_89, "\"%s\" %d", "%s userInputAdvanced.Lp4RxPreambleMode[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_90 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_90, "\"%s\" %d", "%s userInputAdvanced.Lp4WL[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_91 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_91, "\"%s\" %d", "%s userInputAdvanced.Lp4WL[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_92 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_92, "\"%s\" %d", "%s userInputAdvanced.Lp4WL[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_93 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_93, "\"%s\" %d", "%s userInputAdvanced.Lp4WL[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_94 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_94, "\"%s\" %d", "%s userInputAdvanced.Lp4WLS[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_95 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_95, "\"%s\" %d", "%s userInputAdvanced.Lp4WLS[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_96 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_96, "\"%s\" %d", "%s userInputAdvanced.Lp4WLS[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_97 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_97, "\"%s\" %d", "%s userInputAdvanced.Lp4WLS[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_98 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_98, "\"%s\" %d", "%s userInputAdvanced.MemAlertEn = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_99 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_99, "\"%s\" %d", "%s userInputAdvanced.MemAlertPUImp = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_100 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_100, "\"%s\" %d", "%s userInputAdvanced.MemAlertSyncBypass = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_101 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_101, "\"%s\" %d", "%s userInputAdvanced.MemAlertVrefLevel = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_102 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_102, "\"%s\" %d", "%s userInputAdvanced.ODTImpedance[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_103 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_103, "\"%s\" %d", "%s userInputAdvanced.ODTImpedance[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_104 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_104, "\"%s\" %d", "%s userInputAdvanced.ODTImpedance[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_105 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_105, "\"%s\" %d", "%s userInputAdvanced.ODTImpedance[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_106 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_106, "\"%s\" %d", "%s userInputAdvanced.PhyMstrMaxReqToAck[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_107 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_107, "\"%s\" %d", "%s userInputAdvanced.PhyMstrMaxReqToAck[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_108 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_108, "\"%s\" %d", "%s userInputAdvanced.PhyMstrMaxReqToAck[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_109 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_109, "\"%s\" %d", "%s userInputAdvanced.PhyMstrMaxReqToAck[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_110 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_110, "\"%s\" %d", "%s userInputAdvanced.PhyMstrTrainInterval[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_111 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_111, "\"%s\" %d", "%s userInputAdvanced.PhyMstrTrainInterval[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_112 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_112, "\"%s\" %d", "%s userInputAdvanced.PhyMstrTrainInterval[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_113 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_113, "\"%s\" %d", "%s userInputAdvanced.PhyMstrTrainInterval[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_114 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_114, "\"%s\" %d", "%s userInputAdvanced.RxEnBackOff = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_115 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_115, "\"%s\" %d", "%s userInputAdvanced.TxImpedance[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_116 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_116, "\"%s\" %d", "%s userInputAdvanced.TxImpedance[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_117 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_117, "\"%s\" %d", "%s userInputAdvanced.TxImpedance[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_118 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_118, "\"%s\" %d", "%s userInputAdvanced.TxImpedance[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_119 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_119, "\"%s\" %d", "%s userInputAdvanced.WDQSExt = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_120 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_120, "\"%s\" %d", "%s userInputAdvanced.Lp4Quickboot = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_121 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_121, "\"%s\" %d", "%s userInputAdvanced.DFIMRLMargin[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_122 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_122, "\"%s\" %d", "%s userInputAdvanced.DFIMRLMargin[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_123 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_123, "\"%s\" %d", "%s userInputAdvanced.DFIMRLMargin[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_124 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_124, "\"%s\" %d", "%s userInputAdvanced.DFIMRLMargin[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_125 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_125, "\"%s\" %d", "%s userInputAdvanced.TxSlewRiseDQ[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_126 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_126, "\"%s\" %d", "%s userInputAdvanced.TxSlewRiseDQ[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_127 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_127, "\"%s\" %d", "%s userInputAdvanced.TxSlewRiseDQ[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_128 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_128, "\"%s\" %d", "%s userInputAdvanced.TxSlewRiseDQ[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_129 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_129, "\"%s\" %d", "%s userInputAdvanced.TxSlewFallDQ[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_130 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_130, "\"%s\" %d", "%s userInputAdvanced.TxSlewFallDQ[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_131 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_131, "\"%s\" %d", "%s userInputAdvanced.TxSlewFallDQ[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_132 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_132, "\"%s\" %d", "%s userInputAdvanced.TxSlewFallDQ[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_133 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_133, "\"%s\" %d", "%s userInputAdvanced.TxSlewRiseAC = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_134 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_134, "\"%s\" %d", "%s userInputAdvanced.TxSlewFallAC = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_135 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_135, "\"%s\" %d", "%s userInputSim.tDQS2DQ = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_136 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_136, "\"%s\" %d", "%s userInputSim.tDQSCK = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_137 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_137, "\"%s\" %d", "%s userInputSim.tSTAOFF[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_138 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_138, "\"%s\" %d", "%s userInputSim.tSTAOFF[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_139 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_139, "\"%s\" %d", "%s userInputSim.tSTAOFF[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_140 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_140, "\"%s\" %d", "%s userInputSim.tSTAOFF[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_141 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_141, "\"%s\" %d", "%s userInputSnpsInternal.csSupport[0] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_142 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_142, "\"%s\" %d", "%s userInputSnpsInternal.csSupport[1] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_143 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_143, "\"%s\" %d", "%s userInputSnpsInternal.csSupport[2] = %d\n"
#define DWC_DDRPHY_PHYINIT_PRINT_DATC_144 DWC_DDRPHY_PHYINIT_PRINT_DATC_ENUM_144, "\"%s\" %d", "%s userInputSnpsInternal.csSupport[3] = %d\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_0 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_0, "", "\n\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_1 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_1, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_2 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_2, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_3 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_3, "", "CUSTOMER_API_COMMENT: // Training firmware is *NOT* executed. This function replaces these steps\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_4 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_4, "", "CUSTOMER_API_COMMENT: // in the PHY Initialization sequence:\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_5 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_5, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_6 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_6, "", "CUSTOMER_API_COMMENT: //  4.3.1.4(E) Set the PHY input clocks to the desired frequency \n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_7 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_7, "", "CUSTOMER_API_COMMENT: //  4.3.1.5(F) Write the Message Block parameters for the training firmware \n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_8 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_8, "", "CUSTOMER_API_COMMENT: //  4.3.1.6(G) Execute the Training Firmware \n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_9 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_9, "", "CUSTOMER_API_COMMENT: //  4.3.1.7(H) Read the Message Block results\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_10 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_10, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_11 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_11, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_12 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_12, "", "\n\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_13 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_13, "\"%s\"", "%s Start of dwc_ddrphy_phyinit_progCsrSkipTrain()\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_14 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_14, "\"%s\" %d", "%s NumRank_total = %d\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_15 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_15, "\"%s\" %d", "%s PHY_Rx_Fifo_Dly = %d\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_16 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_16, "\"%s\" %d", "%s PHY_Tx_Insertion_Dly = %d\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_17 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_17, "\"%s\" %d", "%s PHY_Rx_Insertion_Dly = %d\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_18 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_18, "\"%s\" %d %d %f", "%s Pstate=%d, Memclk=%dMHz, Programming DFIMRL_in_ps to %fps\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_19 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_19, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming DFIMRL to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_20 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_20, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming HwtMRL to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_21 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_21, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqsDlyTg0 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_22 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_22, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqsDlyTg1 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_23 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_23, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqsDlyTg2 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_24 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_24, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqsDlyTg3 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_25 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_25, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqsDlyTg0 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_26 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_26, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqsDlyTg1 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_27 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_27, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqsDlyTg2 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_28 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_28, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqsDlyTg3 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_29 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_29, "\"%s\" %d %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqDlyTg_8to6 to %d, hex=0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_30 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_30, "\"%s\" %d %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqDlyTg_5to0 to %d, hex=0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_31 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_31, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqDlyTg0 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_32 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_32, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqDlyTg1 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_33 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_33, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqDlyTg2 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_34 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_34, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqDlyTg3 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_35 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_35, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqDlyTg0 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_36 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_36, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqDlyTg1 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_37 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_37, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqDlyTg2 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_38 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_38, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming TxDqDlyTg3 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_39 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_39, "\"%s\" %d %d %d", "%s Pstate=%d, Memclk=%dMHz, Programming RxEnDlyTg_offset to %d\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_40 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_40, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming RxEnDlyTg0 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_41 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_41, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming RxEnDlyTg1 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_42 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_42, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming RxEnDlyTg2 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_43 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_43, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming RxEnDlyTg3 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_44 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_44, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming RxEnDlyTg0 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_45 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_45, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming RxEnDlyTg1 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_46 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_46, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming RxEnDlyTg2 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_47 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_47, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming RxEnDlyTg3 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_48 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_48, "\"%s\" %d %d %d %d %d %d", "%s pstate=%d, mr_rl=%d mr_wl=%d mr_wls=%d mr_dbi_rd=%d mr_dbi_wr=%d\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_49 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_49, "\"%s\" %d %d %d", "%s pstate=%d, mr_rl_wl=%d mr_wl_sel=%d \n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_50 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_50, "\"%s\" %d %d %d", "%s Pstate=%d, Programming PIE RL=%d WL=%d\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_51 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_51, "\"%s\" %x", "%s Programming HwtLpCsEnA to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_52 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_52, "\"%s\" %x", "%s Programming HwtLpCsEnB to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_53 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_53, "\"%s\" %x", "%s Programming HwtLpCsEnB to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_54 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_54, "\"%s\" %x", "%s Programming HwtLpCsEnB to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_55 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_55, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming PptDqsCntInvTrnTg0 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_56 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_56, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming PptDqsCntInvTrnTg1 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_57 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_57, "\"%s\"", "%s Programming PptCtlStatic CSR\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_58 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_58, "\"%s\"", "%s Programming PptCtlStatic detected toggling preamble\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_59 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_59, "\"%s\" %x", "%s Programming HwtCAMode to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_60 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_60, "\"%s\" %d %d %x %x", "%s Pstate=%d, Memclk=%dMHz, Programming DllGainCtl::DllGainIV=0x%x, DllGainTV=0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_61 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_61, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming DllGainCtl to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_62 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_62, "\"%s\" %d %d %x", "%s Pstate=%d, Memclk=%dMHz, Programming DllLockParam to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_63 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_63, "\"%s\" %x", "%s Programming AcsmCtrl23 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_64 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_64, "\"%s\" %x", "%s Programming PllCtrl3::PllDacValIn to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_65 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_65, "\"%s\" %x", "%s Programming PllCtrl3::PllForceCal to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_66 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_66, "\"%s\" %x", "%s Programming PllCtrl3::PllMaxRange to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_67 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_67, "\"%s\" %x", "%s Programming PllCtrl3 to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_68 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_68, "\"%s\" %x", "%s Programming MemResetL to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_69 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_69, "\"%s\" %x", "%s Programming MemResetL to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_70 DWC_DDRPHY_PHYINIT_PROGCSRSKIPTRAINC_ENUM_70, "\"%s\"", "%s End of dwc_ddrphy_phyinit_progCsrSkipTrain()\n"
#define DWC_DDRPHY_PHYINIT_SEQUENCEC_0 DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_0, "\"%s\"", "%s Start of dwc_ddrphy_phyinit_sequence()\n"
#define DWC_DDRPHY_PHYINIT_SEQUENCEC_1 DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_1, "", "\n\n"
#define DWC_DDRPHY_PHYINIT_SEQUENCEC_2 DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_2, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DWC_DDRPHY_PHYINIT_SEQUENCEC_3 DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_3, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_SEQUENCEC_4 DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_4, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s Steps D to H for 1D Training of Pstate %d\n"
#define DWC_DDRPHY_PHYINIT_SEQUENCEC_5 DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_5, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_SEQUENCEC_6 DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_6, "\"%s\"", "CUSTOMER_API_COMMENT: // %s LPDDR4 QuickBoot enabled - executing DevInit for 1 pstate only\n"
#define DWC_DDRPHY_PHYINIT_SEQUENCEC_7 DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_7, "", "CUSTOMER_API_COMMENT: //\n"
#define DWC_DDRPHY_PHYINIT_SEQUENCEC_8 DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_8, "", "CUSTOMER_API_COMMENT: //##############################################################\n\n\n"
#define DWC_DDRPHY_PHYINIT_SEQUENCEC_9 DWC_DDRPHY_PHYINIT_SEQUENCEC_ENUM_9, "\"%s\"", "%s End of dwc_ddrphy_phyinit_sequence()\n"
#define DWC_DDRPHY_PHYINIT_SETDEFAULTC_0 DWC_DDRPHY_PHYINIT_SETDEFAULTC_ENUM_0, "\"%s\"", "%s Start of dwc_ddrphy_phyinit_setDefault()\n"
#define DWC_DDRPHY_PHYINIT_SETDEFAULTC_1 DWC_DDRPHY_PHYINIT_SETDEFAULTC_ENUM_1, "\"%s\"", "%s End of dwc_ddrphy_phyinit_setDefault()\n"
#define DWC_DDRPHY_PHYINIT_SETMBC_0 DWC_DDRPHY_PHYINIT_SETMBC_ENUM_0, "\"%s\"", "%s ERROR: 2D Training not supported for DDR3!\n"
#define DWC_DDRPHY_PHYINIT_SETMBC_1 DWC_DDRPHY_PHYINIT_SETMBC_ENUM_1, "\"%s\"", "%s ERROR: Invalid DimmType selected for DDR3!\n"
#define DWC_DDRPHY_PHYINIT_SETMBC_2 DWC_DDRPHY_PHYINIT_SETMBC_ENUM_2, "\"%s\"", "%s ERROR: Invalid DimmType selected for LPDDR4!\n"
#define DWC_DDRPHY_PHYINIT_SETMBC_3 DWC_DDRPHY_PHYINIT_SETMBC_ENUM_3, "\"%s\"", "%s ERROR: 2D Training not supported for LPDDR3!\n"
#define DWC_DDRPHY_PHYINIT_SETMBC_4 DWC_DDRPHY_PHYINIT_SETMBC_ENUM_4, "\"%s\"", "%s ERROR: Invalid DimmType selected for LPDDR3!\n"
#define DWC_DDRPHY_PHYINIT_SETMBC_5 DWC_DDRPHY_PHYINIT_SETMBC_ENUM_5, "\"%s\" %d", "%s ERROR: Invalid value: DramType=%d!\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR3C_0 DWC_DDRPHY_PHYINIT_SETMB_DDR3C_ENUM_0, "\"%s\"", "[dwc_ddrphy_phyinit_setMb_DDR3U_1D]: ERROR: unknown message block field name '%s'\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR3C_1 DWC_DDRPHY_PHYINIT_SETMB_DDR3C_ENUM_1, "%d \"%s\" %x", "[dwc_ddrphy_phyinit_setMb_DDR3U_1D]: Setting mb_DDR3U_1D[%d]->%s to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR3_RDIMMC_0 DWC_DDRPHY_PHYINIT_SETMB_DDR3_RDIMMC_ENUM_0, "\"%s\"", "[dwc_ddrphy_phyinit_setMb_DDR3R_1D]: ERROR: unknown message block field name '%s'\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR3_RDIMMC_1 DWC_DDRPHY_PHYINIT_SETMB_DDR3_RDIMMC_ENUM_1, "%d \"%s\" %x", "[dwc_ddrphy_phyinit_setMb_DDR3R_1D]: Setting mb_DDR3R_1D[%d]->%s to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR4C_0 DWC_DDRPHY_PHYINIT_SETMB_DDR4C_ENUM_0, "\"%s\"", "[dwc_ddrphy_phyinit_setMb_DDR4U_1D]: ERROR: unknown message block field name '%s'\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR4C_1 DWC_DDRPHY_PHYINIT_SETMB_DDR4C_ENUM_1, "%d \"%s\" %x", "[dwc_ddrphy_phyinit_setMb_DDR4U_1D]: Setting mb_DDR4U_1D[%d]->%s to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR4C_2 DWC_DDRPHY_PHYINIT_SETMB_DDR4C_ENUM_2, "\"%s\"", "[dwc_ddrphy_phyinit_setMb_DDR4U_2D]: ERROR: unknown message block field name '%s'\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR4C_3 DWC_DDRPHY_PHYINIT_SETMB_DDR4C_ENUM_3, "%d \"%s\" %x", "[dwc_ddrphy_phyinit_setMb_DDR4U_2D]: Setting mb_DDR4U_2D[%d]->%s to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR4_LRDIMMC_0 DWC_DDRPHY_PHYINIT_SETMB_DDR4_LRDIMMC_ENUM_0, "\"%s\"", "[dwc_ddrphy_phyinit_setMb_DDR4LR_1D]: ERROR: unknown message block field name '%s'\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR4_LRDIMMC_1 DWC_DDRPHY_PHYINIT_SETMB_DDR4_LRDIMMC_ENUM_1, "%d \"%s\" %x", "[dwc_ddrphy_phyinit_setMb_DDR4LR_1D]: Setting mb_DDR4LR_1D[%d]->%s to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR4_LRDIMMC_2 DWC_DDRPHY_PHYINIT_SETMB_DDR4_LRDIMMC_ENUM_2, "\"%s\"", "[dwc_ddrphy_phyinit_setMb_DDR4LR_2D]: ERROR: unknown message block field name '%s'\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR4_LRDIMMC_3 DWC_DDRPHY_PHYINIT_SETMB_DDR4_LRDIMMC_ENUM_3, "%d \"%s\" %x", "[dwc_ddrphy_phyinit_setMb_DDR4LR_2D]: Setting mb_DDR4LR_2D[%d]->%s to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR4_RDIMMC_0 DWC_DDRPHY_PHYINIT_SETMB_DDR4_RDIMMC_ENUM_0, "\"%s\"", "[dwc_ddrphy_phyinit_setMb_DDR4R_1D]: ERROR: unknown message block field name '%s'\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR4_RDIMMC_1 DWC_DDRPHY_PHYINIT_SETMB_DDR4_RDIMMC_ENUM_1, "%d \"%s\" %x", "[dwc_ddrphy_phyinit_setMb_DDR4R_1D]: Setting mb_DDR4R_1D[%d]->%s to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR4_RDIMMC_2 DWC_DDRPHY_PHYINIT_SETMB_DDR4_RDIMMC_ENUM_2, "\"%s\"", "[dwc_ddrphy_phyinit_setMb_DDR4R_2D]: ERROR: unknown message block field name '%s'\n"
#define DWC_DDRPHY_PHYINIT_SETMB_DDR4_RDIMMC_3 DWC_DDRPHY_PHYINIT_SETMB_DDR4_RDIMMC_ENUM_3, "%d \"%s\" %x", "[dwc_ddrphy_phyinit_setMb_DDR4R_2D]: Setting mb_DDR4R_2D[%d]->%s to 0x%x\n"
#define DWC_DDRPHY_PHYINIT_SETUSERINPUTC_0 DWC_DDRPHY_PHYINIT_SETUSERINPUTC_ENUM_0, "%d", "[dwc_ddrphy_phyinit_setUserInput]: ERROR: unknown DimmType Value '%d'\n"
#define DWC_DDRPHY_PHYINIT_SETUSERINPUTC_1 DWC_DDRPHY_PHYINIT_SETUSERINPUTC_ENUM_1, "\"%s\"", "[dwc_ddrphy_phyinit_setUserInput]: ERROR: unknown phyinit field name '%s'\n"
#define DWC_DDRPHY_PHYINIT_SETUSERINPUTC_2 DWC_DDRPHY_PHYINIT_SETUSERINPUTC_ENUM_2, "\"%s\" %x", "[dwc_ddrphy_phyinit_setUserInput]: Setting PHYINIT field '%s' to 0x%x\n"
#define DDRPHY_BOARD_TOF_UVMC_0 DDRPHY_BOARD_TOF_UVMC_ENUM_0, "", "Start of ddrphy_board_tof_uvm()\n"
#define DDRPHY_BOARD_TOF_UVMC_1 DDRPHY_BOARD_TOF_UVMC_ENUM_1, "%d", "ddrphy_board_tof_uvm: tofCk[0][%d] = 0\n"
#define DDRPHY_BOARD_TOF_UVMC_2 DDRPHY_BOARD_TOF_UVMC_ENUM_2, "%d", "ddrphy_board_tof_uvm: tofCk[1][%d] = 1000\n"
#define DDRPHY_BOARD_TOF_UVMC_3 DDRPHY_BOARD_TOF_UVMC_ENUM_3, "%d", "ddrphy_board_tof_uvm: tofCk[2][%d] = 2000\n"
#define DDRPHY_BOARD_TOF_UVMC_4 DDRPHY_BOARD_TOF_UVMC_ENUM_4, "%d", "ddrphy_board_tof_uvm: tofCk[3][%d] = 1500\n"
#define DDRPHY_BOARD_TOF_UVMC_5 DDRPHY_BOARD_TOF_UVMC_ENUM_5, "", "End of ddrphy_board_tof_uvm()\n"
#define DDRPHY_DIAGNOSTICC_0 DDRPHY_DIAGNOSTICC_ENUM_0, "\"%s\" %d", "%s ERROR: Invalid value: DramType=%d!\n"
#define DDRPHY_DIAGNOSTICC_1 DDRPHY_DIAGNOSTICC_ENUM_1, "\"%s\" %d", "%s ERROR: Invalid value: DramType=%d!\n"
#define DDRPHY_DIAGNOSTICC_2 DDRPHY_DIAGNOSTICC_ENUM_2, "\"%s\" %d", "%s ERROR: Invalid value: DramType=%d!\n"
#define DDRPHY_DIAGNOSTICC_3 DDRPHY_DIAGNOSTICC_ENUM_3, "", "// ####################################################\n"
#define DDRPHY_DIAGNOSTICC_4 DDRPHY_DIAGNOSTICC_ENUM_4, "", "// \n"
#define DDRPHY_DIAGNOSTICC_5 DDRPHY_DIAGNOSTICC_ENUM_5, "", "// Printing values in Message Block\n"
#define DDRPHY_DIAGNOSTICC_6 DDRPHY_DIAGNOSTICC_ENUM_6, "", "// \n"
#define DDRPHY_DIAGNOSTICC_7 DDRPHY_DIAGNOSTICC_ENUM_7, "", "// ####################################################\n"
#define DDRPHY_DIAGNOSTICC_8 DDRPHY_DIAGNOSTICC_ENUM_8, "", "// ####################################################\n"
#define DDRPHY_DIAGNOSTICC_9 DDRPHY_DIAGNOSTICC_ENUM_9, "", "// \n"
#define DDRPHY_DIAGNOSTICC_10 DDRPHY_DIAGNOSTICC_ENUM_10, "", "// Printing values in MSDG user input structure\n"
#define DDRPHY_DIAGNOSTICC_11 DDRPHY_DIAGNOSTICC_ENUM_11, "", "// \n"
#define DDRPHY_DIAGNOSTICC_12 DDRPHY_DIAGNOSTICC_ENUM_12, "", "// ####################################################\n"
#define DDRPHY_DIAGNOSTICC_13 DDRPHY_DIAGNOSTICC_ENUM_13, "%d", "userInputMsdg.version_number = %d\n"
#define DDRPHY_DIAGNOSTICC_14 DDRPHY_DIAGNOSTICC_ENUM_14, "%d", "userInputMsdg.DimmType = %d\n"
#define DDRPHY_DIAGNOSTICC_15 DDRPHY_DIAGNOSTICC_ENUM_15, "%x", "userInputMsdg.CsPresent = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_16 DDRPHY_DIAGNOSTICC_ENUM_16, "%d", "userInputMsdg.DramDataWidth = %d\n"
#define DDRPHY_DIAGNOSTICC_17 DDRPHY_DIAGNOSTICC_ENUM_17, "%d", "userInputMsdg.Height3DS = %d\n"
#define DDRPHY_DIAGNOSTICC_18 DDRPHY_DIAGNOSTICC_ENUM_18, "%x", "userInputMsdg.ActiveDBYTE = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_19 DDRPHY_DIAGNOSTICC_ENUM_19, "%x", "userInputMsdg.ActiveNibble = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_20 DDRPHY_DIAGNOSTICC_ENUM_20, "%x", "userInputMsdg.AddrMirror = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_21 DDRPHY_DIAGNOSTICC_ENUM_21, "%x", "userInputMsdg.ColumnAddrWidth = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_22 DDRPHY_DIAGNOSTICC_ENUM_22, "%x", "userInputMsdg.RowAddrWidth = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_23 DDRPHY_DIAGNOSTICC_ENUM_23, "%x", "userInputMsdg.SpdCLSupported = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_24 DDRPHY_DIAGNOSTICC_ENUM_24, "%d", "userInputMsdg.SpdtAAmin = %d\n"
#define DDRPHY_DIAGNOSTICC_25 DDRPHY_DIAGNOSTICC_ENUM_25, "%d", "userInputMsdg.Rank4Mode = %d\n"
#define DDRPHY_DIAGNOSTICC_26 DDRPHY_DIAGNOSTICC_ENUM_26, "%d", "userInputMsdg.EncodedQuadCs = %d\n"
#define DDRPHY_DIAGNOSTICC_27 DDRPHY_DIAGNOSTICC_ENUM_27, "%d", "userInputMsdg.DDPCompatible = %d\n"
#define DDRPHY_DIAGNOSTICC_28 DDRPHY_DIAGNOSTICC_ENUM_28, "%d", "userInputMsdg.TSV8HSupport = %d\n"
#define DDRPHY_DIAGNOSTICC_29 DDRPHY_DIAGNOSTICC_ENUM_29, "%d", "userInputMsdg.MRAMSupport = %d\n"
#define DDRPHY_DIAGNOSTICC_30 DDRPHY_DIAGNOSTICC_ENUM_30, "%d", "userInputMsdg.MDSSupport = %d\n"
#define DDRPHY_DIAGNOSTICC_31 DDRPHY_DIAGNOSTICC_ENUM_31, "%d", "userInputMsdg.NumPStates = %d\n"
#define DDRPHY_DIAGNOSTICC_32 DDRPHY_DIAGNOSTICC_ENUM_32, "%d", "userInputMsdg.Frequency[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_33 DDRPHY_DIAGNOSTICC_ENUM_33, "%d", "userInputMsdg.PhyOdtImpedance[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_34 DDRPHY_DIAGNOSTICC_ENUM_34, "%d", "userInputMsdg.PhyDrvImpedancePU[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_35 DDRPHY_DIAGNOSTICC_ENUM_35, "%d", "userInputMsdg.PhyDrvImpedancePD[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_36 DDRPHY_DIAGNOSTICC_ENUM_36, "%d", "userInputMsdg.PhySlewRate[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_37 DDRPHY_DIAGNOSTICC_ENUM_37, "%d", "userInputMsdg.ATxImpedance = %d\n"
#define DDRPHY_DIAGNOSTICC_38 DDRPHY_DIAGNOSTICC_ENUM_38, "%d", "userInputMsdg.ATxSlewRate = %d\n"
#define DDRPHY_DIAGNOSTICC_39 DDRPHY_DIAGNOSTICC_ENUM_39, "%d", "userInputMsdg.CKTxImpedance = %d\n"
#define DDRPHY_DIAGNOSTICC_40 DDRPHY_DIAGNOSTICC_ENUM_40, "%d", "userInputMsdg.CKTxSlewRate = %d\n"
#define DDRPHY_DIAGNOSTICC_41 DDRPHY_DIAGNOSTICC_ENUM_41, "%d", "userInputMsdg.AlertOdtImpedance = %d\n"
#define DDRPHY_DIAGNOSTICC_42 DDRPHY_DIAGNOSTICC_ENUM_42, "%d", "userInputMsdg.DramRttNomR0[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_43 DDRPHY_DIAGNOSTICC_ENUM_43, "%d", "userInputMsdg.DramRttNomR1[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_44 DDRPHY_DIAGNOSTICC_ENUM_44, "%d", "userInputMsdg.DramRttNomR2[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_45 DDRPHY_DIAGNOSTICC_ENUM_45, "%d", "userInputMsdg.DramRttNomR3[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_46 DDRPHY_DIAGNOSTICC_ENUM_46, "%d", "userInputMsdg.DramRttWrR0[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_47 DDRPHY_DIAGNOSTICC_ENUM_47, "%d", "userInputMsdg.DramRttWrR1[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_48 DDRPHY_DIAGNOSTICC_ENUM_48, "%d", "userInputMsdg.DramRttWrR2[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_49 DDRPHY_DIAGNOSTICC_ENUM_49, "%d", "userInputMsdg.DramRttWrR3[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_50 DDRPHY_DIAGNOSTICC_ENUM_50, "%d", "userInputMsdg.DramRttParkR0[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_51 DDRPHY_DIAGNOSTICC_ENUM_51, "%d", "userInputMsdg.DramRttParkR1[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_52 DDRPHY_DIAGNOSTICC_ENUM_52, "%d", "userInputMsdg.DramRttParkR2[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_53 DDRPHY_DIAGNOSTICC_ENUM_53, "%d", "userInputMsdg.DramRttParkR3[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_54 DDRPHY_DIAGNOSTICC_ENUM_54, "%d", "userInputMsdg.DramDic[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_55 DDRPHY_DIAGNOSTICC_ENUM_55, "%d", "userInputMsdg.DramWritePreamble[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_56 DDRPHY_DIAGNOSTICC_ENUM_56, "%d", "userInputMsdg.DramReadPreamble[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_57 DDRPHY_DIAGNOSTICC_ENUM_57, "%d", "userInputMsdg.PhyEqualization[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_58 DDRPHY_DIAGNOSTICC_ENUM_58, "%d", "userInputMsdg.InitVrefDQ[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_59 DDRPHY_DIAGNOSTICC_ENUM_59, "%d", "userInputMsdg.InitPhyVref[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_60 DDRPHY_DIAGNOSTICC_ENUM_60, "%x", "userInputMsdg.OdtWrMapCs[0] = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_61 DDRPHY_DIAGNOSTICC_ENUM_61, "%x", "userInputMsdg.OdtRdMapCs[0] = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_62 DDRPHY_DIAGNOSTICC_ENUM_62, "%d", "userInputMsdg.Geardown[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_63 DDRPHY_DIAGNOSTICC_ENUM_63, "%d", "userInputMsdg.CALatencyAdder[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_64 DDRPHY_DIAGNOSTICC_ENUM_64, "%d", "userInputMsdg.BistCALMode[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_65 DDRPHY_DIAGNOSTICC_ENUM_65, "%d", "userInputMsdg.BistCAParityLatency[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_66 DDRPHY_DIAGNOSTICC_ENUM_66, "%d", "userInputMsdg.RcdDic[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_67 DDRPHY_DIAGNOSTICC_ENUM_67, "%d", "userInputMsdg.RcdVoltageCtrl[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_68 DDRPHY_DIAGNOSTICC_ENUM_68, "%d", "userInputMsdg.RcdIBTCtrl[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_69 DDRPHY_DIAGNOSTICC_ENUM_69, "%d", "userInputMsdg.RcdDBDic[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_70 DDRPHY_DIAGNOSTICC_ENUM_70, "%d", "userInputMsdg.RcdSlewRate[0] = %d\n"
#define DDRPHY_DIAGNOSTICC_71 DDRPHY_DIAGNOSTICC_ENUM_71, "%d", "userInputMsdg.DFIMRL_DDRCLK = %d\n"
#define DDRPHY_DIAGNOSTICC_72 DDRPHY_DIAGNOSTICC_ENUM_72, "%0d %x", "userInputMsdg.ATxDly_A[0][%0d] = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_73 DDRPHY_DIAGNOSTICC_ENUM_73, "%0d %x", "userInputMsdg.ATxDly_B[0][%0d] = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_74 DDRPHY_DIAGNOSTICC_ENUM_74, "", "// ####################################################\n"
#define DDRPHY_DIAGNOSTICC_75 DDRPHY_DIAGNOSTICC_ENUM_75, "", "// \n"
#define DDRPHY_DIAGNOSTICC_76 DDRPHY_DIAGNOSTICC_ENUM_76, "", "// Printing values in MSDG user input debug structure\n"
#define DDRPHY_DIAGNOSTICC_77 DDRPHY_DIAGNOSTICC_ENUM_77, "", "// \n"
#define DDRPHY_DIAGNOSTICC_78 DDRPHY_DIAGNOSTICC_ENUM_78, "", "// ####################################################\n"
#define DDRPHY_DIAGNOSTICC_79 DDRPHY_DIAGNOSTICC_ENUM_79, "%x", "userInputDbgMsdg.HdtCtrl = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_80 DDRPHY_DIAGNOSTICC_ENUM_80, "%d", "userInputDbgMsdg.Delay_Weight2D = %d\n"
#define DDRPHY_DIAGNOSTICC_81 DDRPHY_DIAGNOSTICC_ENUM_81, "%d", "userInputDbgMsdg.Voltage_Weight2D = %d\n"
#define DDRPHY_DIAGNOSTICC_82 DDRPHY_DIAGNOSTICC_ENUM_82, "%d", "userInputDbgMsdg.DisableChipKill = %d\n"
#define DDRPHY_DIAGNOSTICC_83 DDRPHY_DIAGNOSTICC_ENUM_83, "%d", "userInputDbgMsdg.DelayRankIndex = %d\n"
#define DDRPHY_DIAGNOSTICC_84 DDRPHY_DIAGNOSTICC_ENUM_84, "%d", "userInputDbgMsdg.ARdPtrInitVal = %d\n"
#define DDRPHY_DIAGNOSTICC_85 DDRPHY_DIAGNOSTICC_ENUM_85, "%d", "userInputDbgMsdg.SequenceCtrl_1D = %d\n"
#define DDRPHY_DIAGNOSTICC_86 DDRPHY_DIAGNOSTICC_ENUM_86, "%d", "userInputDbgMsdg.SequenceCtrl_2D = %d\n"
#define DDRPHY_DIAGNOSTICC_87 DDRPHY_DIAGNOSTICC_ENUM_87, "%d", "userInputDbgMsdg.EmulationSupport = %d\n"
#define DDRPHY_DIAGNOSTICC_88 DDRPHY_DIAGNOSTICC_ENUM_88, "\"%s\"", "[ddrphy_getMsdgInput]: ERROR: unknown MSDG field name '%s'\n"
#define DDRPHY_DIAGNOSTICC_89 DDRPHY_DIAGNOSTICC_ENUM_89, "\"%s\" %x", "[ddrphy_getMsdgInput]: Getting MSDG field '%s' = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_90 DDRPHY_DIAGNOSTICC_ENUM_90, "\"%s\"", "[ddrphy_setMsdgInput]: ERROR: unknown MSDG field name '%s'\n"
#define DDRPHY_DIAGNOSTICC_91 DDRPHY_DIAGNOSTICC_ENUM_91, "\"%s\" %x", "[ddrphy_setMsdgInput]: Setting MSDG field '%s' = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_92 DDRPHY_DIAGNOSTICC_ENUM_92, "\"%s\"", "%s Start of ddrLoadATEImem()\n"
#define DDRPHY_DIAGNOSTICC_93 DDRPHY_DIAGNOSTICC_ENUM_93, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_94 DDRPHY_DIAGNOSTICC_ENUM_94, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_95 DDRPHY_DIAGNOSTICC_ENUM_95, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_DIAGNOSTICC_96 DDRPHY_DIAGNOSTICC_ENUM_96, "", "CUSTOMER_API_COMMENT: //\n"
#define DDRPHY_DIAGNOSTICC_97 DDRPHY_DIAGNOSTICC_ENUM_97, "", "CUSTOMER_API_COMMENT: // 4.3.4(D) Load the IMEM Memory\n"
#define DDRPHY_DIAGNOSTICC_98 DDRPHY_DIAGNOSTICC_ENUM_98, "", "CUSTOMER_API_COMMENT: // \n"
#define DDRPHY_DIAGNOSTICC_99 DDRPHY_DIAGNOSTICC_ENUM_99, "", "CUSTOMER_API_COMMENT: // The procedure is as follow:\n"
#define DDRPHY_DIAGNOSTICC_100 DDRPHY_DIAGNOSTICC_ENUM_100, "", "CUSTOMER_API_COMMENT: // \n"
#define DDRPHY_DIAGNOSTICC_101 DDRPHY_DIAGNOSTICC_ENUM_101, "", "CUSTOMER_API_COMMENT: // 1. Load the microcontroller memory with the provided ATE firmware \n"
#define DDRPHY_DIAGNOSTICC_102 DDRPHY_DIAGNOSTICC_ENUM_102, "", "CUSTOMER_API_COMMENT: // \n"
#define DDRPHY_DIAGNOSTICC_103 DDRPHY_DIAGNOSTICC_ENUM_103, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_DIAGNOSTICC_104 DDRPHY_DIAGNOSTICC_ENUM_104, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_105 DDRPHY_DIAGNOSTICC_ENUM_105, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_106 DDRPHY_DIAGNOSTICC_ENUM_106, "", "WriteImem: COMPLETED\n"
#define DDRPHY_DIAGNOSTICC_107 DDRPHY_DIAGNOSTICC_ENUM_107, "\"%s\"", "%s End of ddrLoadATEImem()\n"
#define DDRPHY_DIAGNOSTICC_108 DDRPHY_DIAGNOSTICC_ENUM_108, "", "Start of ddrphy_config_SMB_ATE()\n"
#define DDRPHY_DIAGNOSTICC_109 DDRPHY_DIAGNOSTICC_ENUM_109, "", "End of ddrphy_config_SMB_ATE()\n"
#define DDRPHY_DIAGNOSTICC_110 DDRPHY_DIAGNOSTICC_ENUM_110, "\"%s\"", "%s Start of ddrLoadATEDmem()\n"
#define DDRPHY_DIAGNOSTICC_111 DDRPHY_DIAGNOSTICC_ENUM_111, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_112 DDRPHY_DIAGNOSTICC_ENUM_112, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_113 DDRPHY_DIAGNOSTICC_ENUM_113, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_DIAGNOSTICC_114 DDRPHY_DIAGNOSTICC_ENUM_114, "", "CUSTOMER_API_COMMENT: //\n"
#define DDRPHY_DIAGNOSTICC_115 DDRPHY_DIAGNOSTICC_ENUM_115, "", "CUSTOMER_API_COMMENT: // 4.3.5(F) Load the DMEM and write the Message Block parameters for the ATE firmware \n"
#define DDRPHY_DIAGNOSTICC_116 DDRPHY_DIAGNOSTICC_ENUM_116, "", "CUSTOMER_API_COMMENT: // \n"
#define DDRPHY_DIAGNOSTICC_117 DDRPHY_DIAGNOSTICC_ENUM_117, "", "CUSTOMER_API_COMMENT: // The procedure is as follows: \n"
#define DDRPHY_DIAGNOSTICC_118 DDRPHY_DIAGNOSTICC_ENUM_118, "", "CUSTOMER_API_COMMENT: // \n"
#define DDRPHY_DIAGNOSTICC_119 DDRPHY_DIAGNOSTICC_ENUM_119, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_DIAGNOSTICC_120 DDRPHY_DIAGNOSTICC_ENUM_120, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_121 DDRPHY_DIAGNOSTICC_ENUM_121, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_122 DDRPHY_DIAGNOSTICC_ENUM_122, "", "CUSTOMER_API_COMMENT: // 1.    Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_DIAGNOSTICC_123 DDRPHY_DIAGNOSTICC_ENUM_123, "", "CUSTOMER_API_COMMENT: //       This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_DIAGNOSTICC_124 DDRPHY_DIAGNOSTICC_ENUM_124, "", "\n"
#define DDRPHY_DIAGNOSTICC_125 DDRPHY_DIAGNOSTICC_ENUM_125, "", "CUSTOMER_API_COMMENT: // 2. Load the firmware DMEM segment to initialize the data structures.\n"
#define DDRPHY_DIAGNOSTICC_126 DDRPHY_DIAGNOSTICC_ENUM_126, "", "\n"
#define DDRPHY_DIAGNOSTICC_127 DDRPHY_DIAGNOSTICC_ENUM_127, "", "CUSTOMER_API_COMMENT: // 3. Write the Firmware Message Block with the required contents detailing the training parameters.\n"
#define DDRPHY_DIAGNOSTICC_128 DDRPHY_DIAGNOSTICC_ENUM_128, "", "\n"
#define DDRPHY_DIAGNOSTICC_129 DDRPHY_DIAGNOSTICC_ENUM_129, "", "CUSTOMER_API_COMMENT: // 4. Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_DIAGNOSTICC_130 DDRPHY_DIAGNOSTICC_ENUM_130, "", "CUSTOMER_API_COMMENT: //      This allows the firmware unrestricted access to the configuration CSRs. \n"
#define DDRPHY_DIAGNOSTICC_131 DDRPHY_DIAGNOSTICC_ENUM_131, "\"%s\"", "%s End of ddrLoadATEDmem()\n"
#define DDRPHY_DIAGNOSTICC_132 DDRPHY_DIAGNOSTICC_ENUM_132, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_133 DDRPHY_DIAGNOSTICC_ENUM_133, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_134 DDRPHY_DIAGNOSTICC_ENUM_134, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_DIAGNOSTICC_135 DDRPHY_DIAGNOSTICC_ENUM_135, "", "CUSTOMER_API_COMMENT: //\n"
#define DDRPHY_DIAGNOSTICC_136 DDRPHY_DIAGNOSTICC_ENUM_136, "", "CUSTOMER_API_COMMENT: // 4.3.7(G) Execute the ATE Firmware \n"
#define DDRPHY_DIAGNOSTICC_137 DDRPHY_DIAGNOSTICC_ENUM_137, "", "CUSTOMER_API_COMMENT: // \n"
#define DDRPHY_DIAGNOSTICC_138 DDRPHY_DIAGNOSTICC_ENUM_138, "", "CUSTOMER_API_COMMENT: // The ATE firmware is executed with the following procedure: \n"
#define DDRPHY_DIAGNOSTICC_139 DDRPHY_DIAGNOSTICC_ENUM_139, "", "CUSTOMER_API_COMMENT: //\n"
#define DDRPHY_DIAGNOSTICC_140 DDRPHY_DIAGNOSTICC_ENUM_140, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_DIAGNOSTICC_141 DDRPHY_DIAGNOSTICC_ENUM_141, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_142 DDRPHY_DIAGNOSTICC_ENUM_142, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_143 DDRPHY_DIAGNOSTICC_ENUM_143, "", "CUSTOMER_API_COMMENT: // 1.  Reset the firmware microcontroller by writing the MicroReset CSR to set the StallToMicro and \n"
#define DDRPHY_DIAGNOSTICC_144 DDRPHY_DIAGNOSTICC_ENUM_144, "", "CUSTOMER_API_COMMENT: //     ResetToMicro fields to 1 (all other fields should be zero). \n"
#define DDRPHY_DIAGNOSTICC_145 DDRPHY_DIAGNOSTICC_ENUM_145, "", "CUSTOMER_API_COMMENT: //     Then rewrite the CSR so that only the StallToMicro remains set (all other fields should be zero). \n"
#define DDRPHY_DIAGNOSTICC_146 DDRPHY_DIAGNOSTICC_ENUM_146, "", "\n"
#define DDRPHY_DIAGNOSTICC_147 DDRPHY_DIAGNOSTICC_ENUM_147, "", "CUSTOMER_API_COMMENT: // 2. Begin execution of the training firmware by setting the MicroReset CSR to 4\'b0000. \n"
#define DDRPHY_DIAGNOSTICC_148 DDRPHY_DIAGNOSTICC_ENUM_148, "", "\n"
#define DDRPHY_DIAGNOSTICC_149 DDRPHY_DIAGNOSTICC_ENUM_149, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_150 DDRPHY_DIAGNOSTICC_ENUM_150, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_151 DDRPHY_DIAGNOSTICC_ENUM_151, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_DIAGNOSTICC_152 DDRPHY_DIAGNOSTICC_ENUM_152, "", "CUSTOMER_API_COMMENT: //\n"
#define DDRPHY_DIAGNOSTICC_153 DDRPHY_DIAGNOSTICC_ENUM_153, "", "CUSTOMER_API_COMMENT: // 4.3.7(G.1) Wait the ATE Firmware \n"
#define DDRPHY_DIAGNOSTICC_154 DDRPHY_DIAGNOSTICC_ENUM_154, "", "CUSTOMER_API_COMMENT: // \n"
#define DDRPHY_DIAGNOSTICC_155 DDRPHY_DIAGNOSTICC_ENUM_155, "", "CUSTOMER_API_COMMENT: // Based on the test type, wait for the intended time \n"
#define DDRPHY_DIAGNOSTICC_156 DDRPHY_DIAGNOSTICC_ENUM_156, "", "CUSTOMER_API_COMMENT: // In simulation, use polling instead.\n"
#define DDRPHY_DIAGNOSTICC_157 DDRPHY_DIAGNOSTICC_ENUM_157, "", "CUSTOMER_API_COMMENT: //\n"
#define DDRPHY_DIAGNOSTICC_158 DDRPHY_DIAGNOSTICC_ENUM_158, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DDRPHY_DIAGNOSTICC_159 DDRPHY_DIAGNOSTICC_ENUM_159, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_160 DDRPHY_DIAGNOSTICC_ENUM_160, "", "CUSTOMER_API_COMMENT: \n"
#define DDRPHY_DIAGNOSTICC_161 DDRPHY_DIAGNOSTICC_ENUM_161, "", "CUSTOMER_API_COMMENT: // 1. Time to wait for ATE Firmware to finish\n"
#define DDRPHY_DIAGNOSTICC_162 DDRPHY_DIAGNOSTICC_ENUM_162, "%x", "CUSTOMER_API_COMMENT: // ERROR: Unexpected mail from firmware: mail = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_163 DDRPHY_DIAGNOSTICC_ENUM_163, "%d", "CUSTOMER_API_COMMENT: //  Scheduled to wait for timeUs = %d us\n"
#define DDRPHY_DIAGNOSTICC_164 DDRPHY_DIAGNOSTICC_ENUM_164, "", "CUSTOMER_API_COMMENT: // 2. Force the microcontroller to stall\n"
#define DDRPHY_DIAGNOSTICC_165 DDRPHY_DIAGNOSTICC_ENUM_165, "%0d", "ddrphy_readDllStepSize: Start of Read back DLL Step Size (pstate = %0d) \n"
#define DDRPHY_DIAGNOSTICC_166 DDRPHY_DIAGNOSTICC_ENUM_166, "%0d", "ddrphy_readDllStepSize: 1 UI in fentosecond = %0d fs \n"
#define DDRPHY_DIAGNOSTICC_167 DDRPHY_DIAGNOSTICC_ENUM_167, "", "Skip part of ddrphy_readDllStepSize for phy72b_0dly topo Gate Sim\n"
#define DDRPHY_DIAGNOSTICC_168 DDRPHY_DIAGNOSTICC_ENUM_168, "", "ddrphy_readDllStepSize: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_DIAGNOSTICC_169 DDRPHY_DIAGNOSTICC_ENUM_169, "", "ddrphy_readDllStepSize: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_DIAGNOSTICC_170 DDRPHY_DIAGNOSTICC_ENUM_170, "", "ddrphy_readDllStepSize:           DBYTE0  DBYTE1  DBYTE2  DBYTE3  DBYTE4  DBYTE5  DBYTE6  DBYTE7  DBYTE8  DBYTE9  ANIBx \n"
#define DDRPHY_DIAGNOSTICC_171 DDRPHY_DIAGNOSTICC_ENUM_171, "%0d %8d %8d %8d %8d %8d %8d %8d %8d %8d %8d %8d", "ddrphy_readDllStepSize: txln%0d   %8d%8d%8d%8d%8d%8d%8d%8d%8d%8d%8d \n"
#define DDRPHY_DIAGNOSTICC_172 DDRPHY_DIAGNOSTICC_ENUM_172, "%0d %8d %8d %8d %8d %8d %8d %8d %8d %8d %8d %8d", "ddrphy_readDllStepSize: rxen%0d   %8d%8d%8d%8d%8d%8d%8d%8d%8d%8d%8d \n"
#define DDRPHY_DIAGNOSTICC_173 DDRPHY_DIAGNOSTICC_ENUM_173, "%0d %8d %8d %8d %8d %8d %8d %8d %8d %8d %8d %8d", "ddrphy_readDllStepSize: rxclk%0dc %8d%8d%8d%8d%8d%8d%8d%8d%8d%8d%8d \n"
#define DDRPHY_DIAGNOSTICC_174 DDRPHY_DIAGNOSTICC_ENUM_174, "%0d %8d %8d %8d %8d %8d %8d %8d %8d %8d %8d %8d", "ddrphy_readDllStepSize: rxclk%0dt %8d%8d%8d%8d%8d%8d%8d%8d%8d%8d%8d \n"
#define DDRPHY_DIAGNOSTICC_175 DDRPHY_DIAGNOSTICC_ENUM_175, "", "ddrphy_readDllStepSize: End of Read back DLL Step Size \n"
#define DDRPHY_DIAGNOSTICC_176 DDRPHY_DIAGNOSTICC_ENUM_176, "", "ddrphy_readDllStepSize: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_DIAGNOSTICC_177 DDRPHY_DIAGNOSTICC_ENUM_177, "\"%s\" %d", "[ddrphy_setTof]: %s = %d\n"
#define DDRPHY_DIAGNOSTICC_178 DDRPHY_DIAGNOSTICC_ENUM_178, "\"%s\"", "[ddrphy_setTof]: ERROR: unknown board_tof_msdg_t field name '%s'\n"
#define DDRPHY_DIAGNOSTICC_179 DDRPHY_DIAGNOSTICC_ENUM_179, "\"%s\" %x", "[ddrphy_setTof]: Setting boardTofMsdg->%s = 0x%x\n"
#define DDRPHY_DIAGNOSTICC_180 DDRPHY_DIAGNOSTICC_ENUM_180, "", "In function ddrphy_force_board_delay , only support 1 rank for now \n"
#define DDRPHY_DIAGNOSTICC_181 DDRPHY_DIAGNOSTICC_ENUM_181, "%d %d %d %d %d %d", "tofCk[0][%d] , tofWrDqs[0][%d] , tofRdDqs[0][%d]=   %d,  %d,  %d \n"
#define DDRPHY_DIAGNOSTICC_182 DDRPHY_DIAGNOSTICC_ENUM_182, "\"%s\"", "In function ddrphy_force_board_delay , only support 1 rank for now '%s'\n"
#define DDRPHY_DIAGNOSTICC_183 DDRPHY_DIAGNOSTICC_ENUM_183, "%d %d %d %d %d %d", "tofCk[0][%d] , tofWrDqs[0][%d] , tofRdDqs[0][%d]=   %d,  %d,  %d \n"
#define DDRPHY_DIAGNOSTICC_184 DDRPHY_DIAGNOSTICC_ENUM_184, "", "ddrphy_Tof2DelayReg: //##############################################################\n"
#define DDRPHY_DIAGNOSTICC_185 DDRPHY_DIAGNOSTICC_ENUM_185, "", "ddrphy_Tof2DelayReg: // Convert Tof table to Delay Line Setting                      \n"
#define DDRPHY_DIAGNOSTICC_186 DDRPHY_DIAGNOSTICC_ENUM_186, "", "ddrphy_Tof2DelayReg: //##############################################################\n"
#define DDRPHY_DIAGNOSTICC_187 DDRPHY_DIAGNOSTICC_ENUM_187, "%d %d %d %d %d %d %d %d %d %d", "ddrphy_Tof2DelayReg: ps=%d r=%d c=%d tofCk=%d rcd=%d tofWrDqs=%d TxDqsDlyTg_ps=%d TxDqsDlyTg_5to0=%d TxDqsDlyTg_9to6=%d UIps =%d\n"
#define DDRPHY_DIAGNOSTICC_188 DDRPHY_DIAGNOSTICC_ENUM_188, "%d %d %d %d %d %d %d %d %d %d", "ddrphy_Tof2DelayReg: ps=%d r=%d c=%d tofCk=%d rcd=%d tofRdDqs=%d RxEnDlyTg_ps=%d RxEnDlyTg_5to0=%d RxEnDlyTg_10to6=%d UIps =%d\n"
#define DDRPHY_DIAGNOSTICC_189 DDRPHY_DIAGNOSTICC_ENUM_189, "%d %d %d %d %d %d %d %d %d", "ddrphy_Tof2DelayReg: ps=%d r=%d c=%d tofCk=%d rcd=%d tofRdDqs=%d RxEnDlyTg_10to6=%d current DFIMRL=%d max DFIMRL =%d\n"
#define DDRPHY_DIAGNOSTICC_190 DDRPHY_DIAGNOSTICC_ENUM_190, "%d %d %d %d %d %d %d %d %d", "ddrphy_Tof2DelayReg: ps=%d r=%d c=%d tofCk=%d rcd=%d tofRdDqs=%d RxEnDlyTg_10to6=%d current DFIMRL=%d max DFIMRL =%d\n"
#define DDRPHY_DIAGNOSTICC_191 DDRPHY_DIAGNOSTICC_ENUM_191, "%d %d %d %d %d %d %d %d %d", "ddrphy_Tof2DelayReg: ps=%d r=%d c=%d tofCk=%d rcd=%d tofRdDqs=%d RxEnDlyTg_10to6=%d current DFIMRL_ddrclk=%d max DFIMRL_ddrclk =%d\n"
#define DDRPHY_DIAGNOSTICC_192 DDRPHY_DIAGNOSTICC_ENUM_192, "%d %d %d %d %d %d %d %d %d", "ddrphy_Tof2DelayReg: ps=%d r=%d c=%d tofCk=%d rcd=%d tofRdDqs=%d RxEnDlyTg_10to6=%d current DFIMRL_ddrclk=%d max DFIMRL_ddrclk =%d\n"
#define DDRPHY_DIAGNOSTICC_193 DDRPHY_DIAGNOSTICC_ENUM_193, "%d %d %d %d %d %d %d %d %d %d %d", "ddrphy_Tof2DelayReg: ps=%d r=%d c=%d r=%d tofWrDqs=%d tofWrDq=%d TxDqDlyTg_ps=%d TxDqDlyTg_5to0=%d TxDqDlyTg_8to6=%d TxDqsDlyTg_9to6=%d UIps =%d\n"
#define DDRPHY_DIAGNOSTICC_194 DDRPHY_DIAGNOSTICC_ENUM_194, "%d %d %d %d %d %d %d %d %d", "ddrphy_Tof2DelayReg: ps=%d r=%d c=%d tofWrDqs=%d tofDm=%d TxDqDlyTg_ps=%d TxDqDlyTg_5to0=%d TxDqDlyTg_8to6=%d UIps =%d\n"
#define DDRPHY_DIAGNOSTICC_195 DDRPHY_DIAGNOSTICC_ENUM_195, "%d %d", "ddrphy_Tof2DelayReg: ps=%d userInputMsdg.DFIMRL_DDRCLK = %d\n"
#define DDRPHY_DIAGNOSTICC_196 DDRPHY_DIAGNOSTICC_ENUM_196, "%d %d %d %d %d %d %d", "ddrphy_Tof2DelayReg: ps=%d c=%d tofCk2Ca_A=%d ATxDlyTg_ps=%d ATxDlyTg_5to0=%d ATxDlyTg_6=%d UIps =%d\n"
#define DDRPHY_DIAGNOSTICC_197 DDRPHY_DIAGNOSTICC_ENUM_197, "%d %d %d %d %d %d %d", "ddrphy_Tof2DelayReg: ps=%d c=%d tofCk2Ca_B=%d ATxDlyTg_ps=%d ATxDlyTg_5to0=%d ATxDlyTg_6=%d UIps =%d\n"
#define DDRPHY_DIAGNOSTICC_198 DDRPHY_DIAGNOSTICC_ENUM_198, "%d %d %d %d %d %d %d %d", "ddrphy_Tof2DelayReg: ps=%d r=%d c=%d tofRdDqs=%d tofRdDqMax=%d RxClkDlyTg_ps=%d RxClkDlyTg_5to0=%d UIps =%d\n"
#define DDRPHY_DIAGNOSTICC_199 DDRPHY_DIAGNOSTICC_ENUM_199, "%d %d %d %d %d %d %d %d %d", "ddrphy_Tof2DelayReg: ps=%d r=%d c=%d r=%d tofRdDq=%d tofRdDqMax=%d RxPBDlyTg_ps=%d RxPBDlyTg_6to0=%d dllStepSize =%d fs\n"
#define DDRPHY_DIAGNOSTICC_200 DDRPHY_DIAGNOSTICC_ENUM_200, "%d %d %d %d %d %d %d %d", "ddrphy_Tof2DelayReg: ps=%d r=%d c=%d tofRdDqs=%d tofRdDqMax=%d RxClkDlyTg_ps=%d RxClkDlyTg_5to0=%d UIps =%d\n"
#define DDRPHY_DIAGNOSTICC_201 DDRPHY_DIAGNOSTICC_ENUM_201, "%d %d %d %d %d %d %d %d %d", "ddrphy_Tof2DelayReg: ps=%d r=%d c=%d r=%d tofRdDq=%d tofRdDqMax=%d RxPBDlyTg_ps=%d RxPBDlyTg_6to0=%d dllStepSize =%d fs\n"
#define DDRPHY_DIAGNOSTICC_202 DDRPHY_DIAGNOSTICC_ENUM_202, "%d %d", "ddrphy_Tof2DelayReg: c=%d dllStepSize =%d fs\n"
#define DDRPHY_DIAGNOSTICC_203 DDRPHY_DIAGNOSTICC_ENUM_203, "", "ddrphy_DQBypassEnable: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_DIAGNOSTICC_204 DDRPHY_DIAGNOSTICC_ENUM_204, "", "ddrphy_DQBypassEnable: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_DIAGNOSTICC_205 DDRPHY_DIAGNOSTICC_ENUM_205, "", "ddrphy_DQBypassEnable: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_DIAGNOSTICC_206 DDRPHY_DIAGNOSTICC_ENUM_206, "", "ddrphy_DQBypassEnable: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DDRPHY_DIAGNOSTICC_207 DDRPHY_DIAGNOSTICC_ENUM_207, "", "ddrphy_DQBypassEnable: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DDRPHY_DIAGNOSTICC_208 DDRPHY_DIAGNOSTICC_ENUM_208, "", "ddrphy_DQBypassEnable: // Isolate the APB access from the internal CSRs by setting the MicroContMuxSel CSR to 1. \n"
#define DDRPHY_DIAGNOSTICC_209 DDRPHY_DIAGNOSTICC_ENUM_209, "\"%s\"", "[ddrBistSetSetup]: ERROR: unknown ddr_bist_setup_t field name '%s'\n"
#define DDRPHY_DIAGNOSTICC_210 DDRPHY_DIAGNOSTICC_ENUM_210, "\"%s\" %x", "[ddrBistSetSetup]: Setting ddr_bist_setup_t->%s to 0x%x\n"
#define DPI_INTFC_0 DPI_INTFC_ENUM_0, "%0d", "C domain: start c_func_config_firmware(%0d)\n"
#define DPI_INTFC_1 DPI_INTFC_ENUM_1, "%08x", "ddrphy_config_userInput Error! rc=%08x\n"
#define DPI_INTFC_2 DPI_INTFC_ENUM_2, "%08x", "ddrphy_config_SMB Error! rc=%08x\n"
#define DPI_INTFC_3 DPI_INTFC_ENUM_3, "%0d", "C domain: end c_func_config_firmware(%0d)\n"
#define DPI_INTFC_4 DPI_INTFC_ENUM_4, "%08x", "ddrphy_setMsdgInput Error! rc=%08x\n"
#define DPI_INTFC_5 DPI_INTFC_ENUM_5, "%08x", "ddrphy_getMsdgInput Error! rc=%08x\n"
#define DPI_INTFC_6 DPI_INTFC_ENUM_6, "%08x", "dwc_ddrphy_phyinit_setUserInput Error! rc=%08x\n"
#define DPI_INTFC_7 DPI_INTFC_ENUM_7, "%08x", "ddrphy_getUserInput Error! rc=%08x\n"
#define DPI_INTFC_8 DPI_INTFC_ENUM_8, "%08x", "dwc_ddrphy_phyinit_getMb Error! rc=%08x\n"
#define DPI_INTFC_9 DPI_INTFC_ENUM_9, "%08x", "ddrphy_Tof2DelayReg Error! rc=%08x\n"
#define DPI_INTFC_10 DPI_INTFC_ENUM_10, "%08x", "ddrphy_initPhyConfigMsdg Error! rc=%08x\n"
#define DPI_INTFC_11 DPI_INTFC_ENUM_11, "", "\n\n"
#define DPI_INTFC_12 DPI_INTFC_ENUM_12, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DPI_INTFC_13 DPI_INTFC_ENUM_13, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s Training Pstate = %d\n"
#define DPI_INTFC_14 DPI_INTFC_ENUM_14, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DPI_INTFC_15 DPI_INTFC_ENUM_15, "%08x", "dwc_ddrphy_phyinit_G_execFW Error! rc=%08x\n"
#define DPI_INTFC_16 DPI_INTFC_ENUM_16, "%08x", "dwc_ddrphy_phyinit_J_enterMissionMode Error! rc=%08x\n"
#define DPI_INTFC_17 DPI_INTFC_ENUM_17, "%08x", "ddrphy_collect_train Error! rc=%08x\n"
#define DPI_INTFC_18 DPI_INTFC_ENUM_18, "%08x", "ddrphy_collect_response Error! rc=%08x\n"
#define DPI_INTFC_19 DPI_INTFC_ENUM_19, "%08x", "ddrphy_Tof2DelayReg Error! rc=%08x\n"
#define DPI_INTFC_20 DPI_INTFC_ENUM_20, "%08x", "ddrphy_initPhyConfigMsdg Error! rc=%08x\n"
#define DPI_INTFC_21 DPI_INTFC_ENUM_21, "", "\n\n"
#define DPI_INTFC_22 DPI_INTFC_ENUM_22, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DPI_INTFC_23 DPI_INTFC_ENUM_23, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s Training Pstate = %d\n"
#define DPI_INTFC_24 DPI_INTFC_ENUM_24, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DPI_INTFC_25 DPI_INTFC_ENUM_25, "%08x", "dwc_ddrphy_phyinit_G_execFW Error! rc=%08x\n"
#define DPI_INTFC_26 DPI_INTFC_ENUM_26, "%08x", "dwc_ddrphy_phyinit_J_enterMissionMode Error! rc=%08x\n"
#define DPI_INTFC_27 DPI_INTFC_ENUM_27, "", "C domain: start ddrphy_dfiInitSeq()\n"
#define DPI_INTFC_28 DPI_INTFC_ENUM_28, "%08x", "ddrphy_dfiInitSeq Error! rc=%08x\n"
#define DPI_INTFC_29 DPI_INTFC_ENUM_29, "", "C domain: end ddrphy_dfiInitSeq()\n"
#define DPI_INTFC_30 DPI_INTFC_ENUM_30, "%08x", "ddrphy_mrlTraining Error! rc=%08x\n"
#define DPI_INTFC_31 DPI_INTFC_ENUM_31, "%08x", "ddrphy_collect_train Error! rc=%08x\n"
#define DPI_INTFC_32 DPI_INTFC_ENUM_32, "%08x", "ddrphy_collect_response Error! rc=%08x\n"
#define DPI_INTFC_33 DPI_INTFC_ENUM_33, "%08x", "ddrphy_Tof2DelayReg Error! rc=%08x\n"
#define DPI_INTFC_34 DPI_INTFC_ENUM_34, "%08x", "ddrphy_initPhyConfigMsdg Error! rc=%08x\n"
#define DPI_INTFC_35 DPI_INTFC_ENUM_35, "", "\n\n"
#define DPI_INTFC_36 DPI_INTFC_ENUM_36, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DPI_INTFC_37 DPI_INTFC_ENUM_37, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s Training Pstate = %d\n"
#define DPI_INTFC_38 DPI_INTFC_ENUM_38, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DPI_INTFC_39 DPI_INTFC_ENUM_39, "%08x", "dwc_ddrphy_phyinit_G_execFW Error! rc=%08x\n"
#define DPI_INTFC_40 DPI_INTFC_ENUM_40, "", "\n\n"
#define DPI_INTFC_41 DPI_INTFC_ENUM_41, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DPI_INTFC_42 DPI_INTFC_ENUM_42, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s Training 2D Pstate = %d\n"
#define DPI_INTFC_43 DPI_INTFC_ENUM_43, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DPI_INTFC_44 DPI_INTFC_ENUM_44, "%08x", "ddrphy_config_userInput Error! rc=%08x\n"
#define DPI_INTFC_45 DPI_INTFC_ENUM_45, "%08x", "ddrphy_config_SMB Error! rc=%08x\n"
#define DPI_INTFC_46 DPI_INTFC_ENUM_46, "%08x", "dwc_ddrphy_phyinit_G_execFW Error! rc=%08x\n"
#define DPI_INTFC_47 DPI_INTFC_ENUM_47, "%08x", "dwc_ddrphy_phyinit_J_enterMissionMode Error! rc=%08x\n"
#define DPI_INTFC_48 DPI_INTFC_ENUM_48, "", "C domain: start ddrphy_dfiInitSeq()\n"
#define DPI_INTFC_49 DPI_INTFC_ENUM_49, "%08x", "ddrphy_dfiInitSeq Error! rc=%08x\n"
#define DPI_INTFC_50 DPI_INTFC_ENUM_50, "", "C domain: end ddrphy_dfiInitSeq()\n"
#define DPI_INTFC_51 DPI_INTFC_ENUM_51, "%08x", "ddrphy_mrlTraining Error! rc=%08x\n"
#define DPI_INTFC_52 DPI_INTFC_ENUM_52, "%08x", "ddrphy_collect_train Error! rc=%08x\n"
#define DPI_INTFC_53 DPI_INTFC_ENUM_53, "%08x", "ddrphy_collect_response Error! rc=%08x\n"
#define DPI_INTFC_54 DPI_INTFC_ENUM_54, "%08x", "ddrphy_Tof2DelayReg Error! rc=%08x\n"
#define DPI_INTFC_55 DPI_INTFC_ENUM_55, "%08x", "ddrphy_initPhyConfigMsdg Error! rc=%08x\n"
#define DPI_INTFC_56 DPI_INTFC_ENUM_56, "%08x", "dwc_ddrphy_phyinit_J_enterMissionMode Error! rc=%08x\n"
#define DPI_INTFC_57 DPI_INTFC_ENUM_57, "%d", "C domain: start c_func_ate_test(%d)\n"
#define DPI_INTFC_58 DPI_INTFC_ENUM_58, "", "Selecting B Side of the CA BUS\n"
#define DPI_INTFC_59 DPI_INTFC_ENUM_59, "", "\n\n"
#define DPI_INTFC_60 DPI_INTFC_ENUM_60, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DPI_INTFC_61 DPI_INTFC_ENUM_61, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s ATE Type = %d, Revision Check\n"
#define DPI_INTFC_62 DPI_INTFC_ENUM_62, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s ATE Type = %d, Impedance Calibraton\n"
#define DPI_INTFC_63 DPI_INTFC_ENUM_63, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s ATE Type = %d, PLL Lock\n"
#define DPI_INTFC_64 DPI_INTFC_ENUM_64, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s ATE Type = %d, LCDL Linearity A Side\n"
#define DPI_INTFC_65 DPI_INTFC_ENUM_65, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s ATE Type = %d, LCDL Linearity B Side\n"
#define DPI_INTFC_66 DPI_INTFC_ENUM_66, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s ATE Type = %d, CA Loopback A Side (internal)\n"
#define DPI_INTFC_67 DPI_INTFC_ENUM_67, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s ATE Type = %d, CA Loopback A Side (pad side)\n"
#define DPI_INTFC_68 DPI_INTFC_ENUM_68, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s ATE Type = %d, CA Loopback B Side (internal)\n"
#define DPI_INTFC_69 DPI_INTFC_ENUM_69, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s ATE Type = %d, CA Loopback B Side (pad side)\n"
#define DPI_INTFC_70 DPI_INTFC_ENUM_70, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s ATE Type = %d, Data Loopback 1D (internal)\n"
#define DPI_INTFC_71 DPI_INTFC_ENUM_71, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s ATE Type = %d, Data Loopback 1D (pad side)\n"
#define DPI_INTFC_72 DPI_INTFC_ENUM_72, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s ATE Type = %d, Data Loopback 2D (internal)\n"
#define DPI_INTFC_73 DPI_INTFC_ENUM_73, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s ATE Type = %d, Data Loopback 2D (pad side)\n"
#define DPI_INTFC_74 DPI_INTFC_ENUM_74, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s ATE Type = %d, Burn-In Sequence\n"
#define DPI_INTFC_75 DPI_INTFC_ENUM_75, "\"%s\" %d", "CUSTOMER_API_COMMENT: // %s ATE Type = %d, All tests\n"
#define DPI_INTFC_76 DPI_INTFC_ENUM_76, "", "CUSTOMER_API_COMMENT: //##############################################################\n"
#define DPI_INTFC_77 DPI_INTFC_ENUM_77, "%08x", "ddrphy_waitATEFW Error! rc=%08x\n"
#define DPI_INTFC_78 DPI_INTFC_ENUM_78, "%d", "C domain: end c_func_ate_test(%d)\n"
#define DPI_INTFC_79 DPI_INTFC_ENUM_79, "%08x", "c_func_ddr_bist_init Error! rc=%08x\n"
#define DPI_INTFC_80 DPI_INTFC_ENUM_80, "%d %d", "C domain: start c_func_ddr_run_bist_sequence(%d, %d)\n"
#define DPI_INTFC_81 DPI_INTFC_ENUM_81, "%08x", "c_func_ddr_run_bist_sequence FAIL! rc=%08x\n"
#define DPI_INTFC_82 DPI_INTFC_ENUM_82, "%08x", "c_func_ddr_run_bist_sequence PASS! rc=%08x\n"
#define DPI_INTFC_83 DPI_INTFC_ENUM_83, "%d %d", "C domain: end c_func_ddr_run_bist_sequence(%d, %d)\n"
#define DPI_INTFC_84 DPI_INTFC_ENUM_84, "%d", "C domain: start c_func_ddr_run_bist_infinite(%d)\n"
#define DPI_INTFC_85 DPI_INTFC_ENUM_85, "%d", "C domain: end c_func_ddr_run_bist_infinite(%d)\n"
#define DPI_INTFC_86 DPI_INTFC_ENUM_86, "", "C domain: start c_func_ddr_cleanup_bist\n"
#define DPI_INTFC_87 DPI_INTFC_ENUM_87, "", "C domain: end c_func_ddr_cleanup_bist\n"
#define DPI_INTFC_88 DPI_INTFC_ENUM_88, "%08x", "ddrBistSetSetup FAIL! rc=%08x\n"
#define DPI_INTFC_89 DPI_INTFC_ENUM_89, "%08x", "ddrphy_dfiInitSeq FAIL! rc=%08x\n"
#define DPI_INTFC_90 DPI_INTFC_ENUM_90, "", "C domain: start c_func_enter_bist_cmd()\n"
#define DPI_INTFC_91 DPI_INTFC_ENUM_91, "", "C domain: end c_func_enter_bist_cmd()\n"
#define DPI_INTFC_92 DPI_INTFC_ENUM_92, "", "C domain: start c_func_exit_bist_cmd()\n"
#define DPI_INTFC_93 DPI_INTFC_ENUM_93, "", "C domain: end c_func_exit_bist_cmd()\n"
#define DPI_INTFC_94 DPI_INTFC_ENUM_94, "%x %x", "C domain: start c_func_bist_refresh(0x%x, 0x%x)\n"
#define DPI_INTFC_95 DPI_INTFC_ENUM_95, "%08x", "c_func_bist_refresh Error! rc=%08x\n"
#define DPI_INTFC_96 DPI_INTFC_ENUM_96, "%x %x", "C domain: end c_func_bist_refresh(0x%x, 0x%x)\n"
#define DPI_INTFC_97 DPI_INTFC_ENUM_97, "", "C domain: start c_func_bist_ctrlupd()\n"
#define DPI_INTFC_98 DPI_INTFC_ENUM_98, "%08x", "c_func_bist_ctrlupd Error! rc=%08x\n"
#define DPI_INTFC_99 DPI_INTFC_ENUM_99, "", "C domain: end c_func_bist_ctrlupd()\n"
#define DPI_INTFC_100 DPI_INTFC_ENUM_100, "%x %x", "C domain: start c_func_bist_sre(0x%x, 0x%x)\n"
#define DPI_INTFC_101 DPI_INTFC_ENUM_101, "%08x", "c_func_bist_sre Error! rc=%08x\n"
#define DPI_INTFC_102 DPI_INTFC_ENUM_102, "%x %x", "C domain: end c_func_bist_sre(0x%x, 0x%x)\n"
#define DPI_INTFC_103 DPI_INTFC_ENUM_103, "%x %x", "C domain: start c_func_bist_srx0(0x%x, 0x%x)\n"
#define DPI_INTFC_104 DPI_INTFC_ENUM_104, "%08x", "c_func_bist_srx0 Error! rc=%08x\n"
#define DPI_INTFC_105 DPI_INTFC_ENUM_105, "%x %x", "C domain: end c_func_bist_srx0(0x%x, 0x%x)\n"
#define DPI_INTFC_106 DPI_INTFC_ENUM_106, "%x %x", "C domain: start c_func_bist_srx1(0x%x, 0x%x)\n"
#define DPI_INTFC_107 DPI_INTFC_ENUM_107, "%08x", "c_func_bist_srx1 Error! rc=%08x\n"
#define DPI_INTFC_108 DPI_INTFC_ENUM_108, "%x %x", "C domain: end c_func_bist_srx1(0x%x, 0x%x)\n"
#define DPI_INTFC_109 DPI_INTFC_ENUM_109, "%x %x", "C domain: start c_func_bist_pde(0x%x, 0x%x)\n"
#define DPI_INTFC_110 DPI_INTFC_ENUM_110, "%08x", "c_func_bist_pde Error! rc=%08x\n"
#define DPI_INTFC_111 DPI_INTFC_ENUM_111, "%x %x", "C domain: end c_func_bist_pde(0x%x, 0x%x)\n"
#define DPI_INTFC_112 DPI_INTFC_ENUM_112, "%x %x", "C domain: start c_func_bist_pdx(0x%x, 0x%x)\n"
#define DPI_INTFC_113 DPI_INTFC_ENUM_113, "%08x", "c_func_bist_pdx Error! rc=%08x\n"
#define DPI_INTFC_114 DPI_INTFC_ENUM_114, "%x %x", "C domain: end c_func_bist_pdx(0x%x, 0x%x)\n"
#define DPI_INTFC_115 DPI_INTFC_ENUM_115, "%x", "C domain: start c_func_bist_zqcl(0x%x)\n"
#define DPI_INTFC_116 DPI_INTFC_ENUM_116, "%08x", "c_func_bist_zqcl Error! rc=%08x\n"
#define DPI_INTFC_117 DPI_INTFC_ENUM_117, "%x", "C domain: end c_func_bist_zqcl(0x%x)\n"
#define DPI_INTFC_118 DPI_INTFC_ENUM_118, "%x", "C domain: start c_func_bist_zqcs(0x%x)\n"
#define DPI_INTFC_119 DPI_INTFC_ENUM_119, "%08x", "c_func_bist_zqcs Error! rc=%08x\n"
#define DPI_INTFC_120 DPI_INTFC_ENUM_120, "%x", "C domain: end c_func_bist_zqcs(0x%x)\n"
#define DPI_INTFC_121 DPI_INTFC_ENUM_121, "%x %x %x %x %x", "C domain: start c_func_bist_act(csn=0x%x, cid=0x%x, bg=0x%x, ba=0x%x, row=0x%x)\n"
#define DPI_INTFC_122 DPI_INTFC_ENUM_122, "%08x", "c_func_bist_act Error! rc=%08x\n"
#define DPI_INTFC_123 DPI_INTFC_ENUM_123, "%x %x %x %x %x", "C domain: end c_func_bist_act(csn=0x%x, cid=0x%x, bg=0x%x, ba=0x%x, row=0x%x)\n"
#define DPI_INTFC_124 DPI_INTFC_ENUM_124, "%x %x %x %x %x %d", "C domain: start c_func_bist_wr(csn=0x%x, cid=0x%x, bg=0x%x, ba=0x%x, col=0x%x, pattern=%d)\n"
#define DPI_INTFC_125 DPI_INTFC_ENUM_125, "%08x", "c_func_bist_wr Error! rc=%08x\n"
#define DPI_INTFC_126 DPI_INTFC_ENUM_126, "%x %x %x %x %x %d", "C domain: end c_func_bist_wr(csn=0x%x, cid=0x%x, bg=0x%x, ba=0x%x, col=0x%x, pattern=%d)\n"
#define DPI_INTFC_127 DPI_INTFC_ENUM_127, "%x %x %x %x %x", "C domain: start c_func_bist_rd(csn=0x%x, cid=0x%x, bg=0x%x, ba=0x%x, col=0x%x)\n"
#define DPI_INTFC_128 DPI_INTFC_ENUM_128, "%08x", "c_func_bist_rd Error! rc=%08x\n"
#define DPI_INTFC_129 DPI_INTFC_ENUM_129, "%x %x %x %x %x", "C domain: end c_func_bist_rd(csn=0x%x, cid=0x%x, bg=0x%x, ba=0x%x, col=0x%x)\n"
#define DPI_INTFC_130 DPI_INTFC_ENUM_130, "%x %x %x %x", "C domain: start c_func_bist_pre(csn=0x%x, cid=0x%x, bg=0x%x, ba=0x%x)\n"
#define DPI_INTFC_131 DPI_INTFC_ENUM_131, "%08x", "c_func_bist_pre Error! rc=%08x\n"
#define DPI_INTFC_132 DPI_INTFC_ENUM_132, "%x %x %x %x", "C domain: end c_func_bist_pre(csn=0x%x, cid=0x%x, bg=0x%x, ba=0x%x)\n"
#define DPI_INTFC_133 DPI_INTFC_ENUM_133, "%x %x", "C domain: start c_func_bist_prea(csn=0x%x, cid=0x%x)\n"
#define DPI_INTFC_134 DPI_INTFC_ENUM_134, "%08x", "c_func_bist_prea Error! rc=%08x\n"
#define DPI_INTFC_135 DPI_INTFC_ENUM_135, "%x %x", "C domain: end c_func_bist_prea(csn=0x%x, cid=0x%x)\n"
#define DPI_INTFC_136 DPI_INTFC_ENUM_136, "%x %x %x %x %x %d", "C domain: start c_func_bist_wra(csn=0x%x, cid=0x%x, bg=0x%x, ba=0x%x, col=0x%x, pattern=%d)\n"
#define DPI_INTFC_137 DPI_INTFC_ENUM_137, "%08x", "c_func_bist_wra Error! rc=%08x\n"
#define DPI_INTFC_138 DPI_INTFC_ENUM_138, "%x %x %x %x %x %d", "C domain: end c_func_bist_wra(csn=0x%x, cid=0x%x, bg=0x%x, ba=0x%x, col=0x%x, pattern=%d)\n"
#define DPI_INTFC_139 DPI_INTFC_ENUM_139, "%x %x %x %x %x", "C domain: start c_func_bist_rda(csn=0x%x, cid=0x%x, bg=0x%x, ba=0x%x, col=0x%x)\n"
#define DPI_INTFC_140 DPI_INTFC_ENUM_140, "%08x", "c_func_bist_rda Error! rc=%08x\n"
#define DPI_INTFC_141 DPI_INTFC_ENUM_141, "%x %x %x %x %x", "C domain: end c_func_bist_rda(csn=0x%x, cid=0x%x, bg=0x%x, ba=0x%x, col=0x%x)\n"
#define DPI_INTFC_142 DPI_INTFC_ENUM_142, "%x %x %x %x", "C domain: start c_func_bist_mrs(csn=0x%x, idx=0x%x, value=0x%x, invert=0x%x)\n"
#define DPI_INTFC_143 DPI_INTFC_ENUM_143, "%08x", "c_func_bist_mrs Error! rc=%08x\n"
#define DPI_INTFC_144 DPI_INTFC_ENUM_144, "%x %x %x %x", "C domain: end c_func_bist_mrs(csn=0x%x, idx=0x%x, value=0x%x, invert=0x%x)\n"
#define DPI_INTFC_145 DPI_INTFC_ENUM_145, "%x %x %x %x", "C domain: start c_func_bist_mprwr(csn=0x%x, idx=0x%x, value=0x%x, invert=0x%x)\n"
#define DPI_INTFC_146 DPI_INTFC_ENUM_146, "%08x", "c_func_bist_mprwr Error! rc=%08x\n"
#define DPI_INTFC_147 DPI_INTFC_ENUM_147, "%x %x %x %x", "C domain: end c_func_bist_mprwr(csn=0x%x, idx=0x%x, value=0x%x, invert=0x%x)\n"
#define DPI_INTFC_148 DPI_INTFC_ENUM_148, "%x %x %x", "C domain: start c_func_bist_mprrd(csn=0x%x, idx=0x%x, invert=0x%x)\n"
#define DPI_INTFC_149 DPI_INTFC_ENUM_149, "%08x", "c_func_bist_mprrd Error! rc=%08x\n"
#define DPI_INTFC_150 DPI_INTFC_ENUM_150, "%x %x %x", "C domain: end c_func_bist_mprrd(csn=0x%x, idx=0x%x, invert=0x%x)\n"
#define DPI_INTFC_151 DPI_INTFC_ENUM_151, "%x %x %x %x %x", "C domain: start c_func_bist_mrspda(csn=0x%x, idx=0x%x, value=0x%x, pdanibs=0x%x, invert=0x%x)\n"
#define DPI_INTFC_152 DPI_INTFC_ENUM_152, "%08x", "c_func_bist_mrspda Error! rc=%08x\n"
#define DPI_INTFC_153 DPI_INTFC_ENUM_153, "%x %x %x %x %x", "C domain: end c_func_bist_mrspda(csn=0x%x, idx=0x%x, value=0x%x,  pdanibs=0x%x, invert=0x%x)\n"
#define DPI_INTFC_154 DPI_INTFC_ENUM_154, "%08x", "ddrphy_setTof Error! rc=%08x\n"
#define DPI_INTFC_155 DPI_INTFC_ENUM_155, "", "C domain: start c_func_fast_delay_reg()\n"
#define DPI_INTFC_156 DPI_INTFC_ENUM_156, "%08x", "ddrphy_Tof2DelayReg Error! rc=%08x\n"
#define DPI_INTFC_157 DPI_INTFC_ENUM_157, "", "C domain: end c_func_fast_delay_reg()\n"
#define DPI_INTFC_158 DPI_INTFC_ENUM_158, "", "C domain: start c_func_mrl_training()\n"
#define DPI_INTFC_159 DPI_INTFC_ENUM_159, "%08x", "ddrphy_mrlTraining Error! rc=%08x\n"
#define DPI_INTFC_160 DPI_INTFC_ENUM_160, "", "C domain: end c_func_mrl_training()\n"
#define DPI_INTFC_161 DPI_INTFC_ENUM_161, "", "C domain: start c_func_dq_bypass_enable()\n"
#define DPI_INTFC_162 DPI_INTFC_ENUM_162, "%08x", "ddrphy_DQBypassEnable Error! rc=%08x\n"
#define DPI_INTFC_163 DPI_INTFC_ENUM_163, "", "C domain: end c_func_dq_bypass_enable()\n"
#define DPI_INTFC_164 DPI_INTFC_ENUM_164, "", "C domain: start c_func_dq_bypass_disable()\n"
#define DPI_INTFC_165 DPI_INTFC_ENUM_165, "%08x", "ddrphy_DQBypassDisable Error! rc=%08x\n"
#define DPI_INTFC_166 DPI_INTFC_ENUM_166, "", "C domain: end c_func_dq_bypass_disable()\n"
#define DPI_INTFC_167 DPI_INTFC_ENUM_167, "", "ddrphy_enterMissionModeMsdg: // Enable access to the internal CSRs by setting the MicroContMuxSel CSR to 0. \n"
#define DPI_INTFC_168 DPI_INTFC_ENUM_168, "", "ddrphy_enterMissionModeMsdg: // This allows the memory controller unrestricted access to the configuration CSRs. \n"
#define DPI_INTFC_169 DPI_INTFC_ENUM_169, "", "C domain: start c_func_dq_bypass_read()\n"
#define DPI_INTFC_170 DPI_INTFC_ENUM_170, "%2x %2x %2x %2x %2x %2x %2x %2x %2x %2x", "C domain: end c_func_dq_bypass_read(dq[79:0] =0x%2x_%2x_%2x_%2x_%2x_%2x_%2x_%2x_%2x_%2x)\n"
#define DPI_INTFC_171 DPI_INTFC_ENUM_171, "%08x", "ddrMdsInitSeq Error! rc=%08x\n"

#endif /* DDRPHY_TRACE_STRINGS_H_ */


