//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// On Fri Jan 22 01:17:48 IST 2016
//
//
// Ports:
// Name                         I/O  size props
// rba                            O     4
// rba_ap                         I     1
// rba_am                         I     1
// rba_bp                         I     1
// rba_bm                         I     1
// rba_betap                      I     1
// rba_hp                         I     1
//
// Combinational paths from inputs to outputs:
//   (rba_ap, rba_am, rba_bp, rba_bm, rba_betap, rba_hp) -> rba
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module module_rba(rba_ap,
		  rba_am,
		  rba_bp,
		  rba_bm,
		  rba_betap,
		  rba_hp,
		  rba);
  // value method rba
  input  rba_ap;
  input  rba_am;
  input  rba_bp;
  input  rba_bm;
  input  rba_betap;
  input  rba_hp;
  output [3 : 0] rba;

  // signals for module outputs
  wire [3 : 0] rba;

  // remaining internal signals
  wire alpha__h42,
       beta__h41,
       dm__h43,
       dp__h44,
       h__h39,
       k__h38,
       x__h36,
       x__h57,
       x__h59,
       x__h61,
       x__h64,
       x__h66,
       x__h67,
       x__h81,
       x__h93,
       y__h105,
       y__h37,
       y__h58,
       y__h60,
       y__h68,
       y__h69;

  // value method rba
  assign rba = { beta__h41, h__h39, dp__h44, dm__h43 } ;

  // remaining internal signals
  assign alpha__h42 = x__h93 ^ rba_hp ;
  assign beta__h41 = x__h57 | y__h58 ;
  assign dm__h43 = alpha__h42 & y__h105 ;
  assign dp__h44 = x__h81 & rba_betap ;
  assign h__h39 = rba_am | rba_bm ;
  assign k__h38 = rba_ap | rba_bp ;
  assign x__h36 = rba_ap | rba_am ;
  assign x__h57 = x__h59 | y__h60 ;
  assign x__h59 = x__h61 & k__h38 ;
  assign x__h61 = x__h36 & y__h37 ;
  assign x__h64 = x__h66 & y__h37 ;
  assign x__h66 = ~x__h36 ;
  assign x__h67 = x__h36 & y__h69 ;
  assign x__h81 = ~alpha__h42 ;
  assign x__h93 = x__h36 ^ y__h37 ;
  assign y__h105 = ~rba_betap ;
  assign y__h37 = rba_bp | rba_bm ;
  assign y__h58 = x__h67 & y__h68 ;
  assign y__h60 = x__h64 & y__h68 ;
  assign y__h68 = ~rba_hp ;
  assign y__h69 = ~y__h37 ;
endmodule  // module_rba

