vcmple_oqpd ymm5,ymm6,yword [r13]
gs vcmple_oqpd ymm5,ymm6,yword [rbp]
vcmple_oqpd ymm5,ymm6,yword [rsp + 1 * rbp]
gs vcmple_oqpd ymm5,ymm5,yword [r13]
gs vcmple_oqpd ymm5,ymm5,yword [rbp]
gs vcmple_oqpd ymm5,ymm5,yword [rsp + 1 * rbp]
gs vcmple_oqpd ymm5,ymm1,yword [r13]
gs vcmple_oqpd ymm5,ymm1,yword [rbp]
gs vcmple_oqpd ymm5,ymm1,yword [rsp + 1 * rbp]
vcmple_oqpd ymm13,ymm6,yword [r13]
gs vcmple_oqpd ymm13,ymm6,yword [rbp]
gs vcmple_oqpd ymm13,ymm6,yword [rsp + 1 * rbp]
gs vcmple_oqpd ymm13,ymm5,yword [r13]
gs vcmple_oqpd ymm13,ymm5,yword [rbp]
vcmple_oqpd ymm13,ymm5,yword [rsp + 1 * rbp]
gs vcmple_oqpd ymm13,ymm1,yword [r13]
gs vcmple_oqpd ymm13,ymm1,yword [rbp]
vcmple_oqpd ymm13,ymm1,yword [rsp + 1 * rbp]
gs vcmple_oqpd ymm8,ymm6,yword [r13]
gs vcmple_oqpd ymm8,ymm6,yword [rbp]
vcmple_oqpd ymm8,ymm6,yword [rsp + 1 * rbp]
gs vcmple_oqpd ymm8,ymm5,yword [r13]
gs vcmple_oqpd ymm8,ymm5,yword [rbp]
vcmple_oqpd ymm8,ymm5,yword [rsp + 1 * rbp]
vcmple_oqpd ymm8,ymm1,yword [r13]
gs vcmple_oqpd ymm8,ymm1,yword [rbp]
gs vcmple_oqpd ymm8,ymm1,yword [rsp + 1 * rbp]
gs a32 vcmple_oqpd ymm12,ymm11,yword [esp + 1 * ebp]
vcmple_oqpd ymm12,ymm11,yword [r12d]
gs a32 vcmple_oqpd ymm12,ymm11,yword [ebx + 8 * edx]
a32 gs vcmple_oqpd ymm12,ymm9,yword [esp + 1 * ebp]
vcmple_oqpd ymm12,ymm9,yword [r12d]
vcmple_oqpd ymm12,ymm9,yword [ebx + 8 * edx]
a32 gs vcmple_oqpd ymm12,ymm15,yword [esp + 1 * ebp]
a32 vcmple_oqpd ymm12,ymm15,yword [r12d]
a32 gs vcmple_oqpd ymm12,ymm15,yword [ebx + 8 * edx]
a32 vcmple_oqpd ymm7,ymm11,yword [esp + 1 * ebp]
vcmple_oqpd ymm7,ymm11,yword [r12d]
vcmple_oqpd ymm7,ymm11,yword [ebx + 8 * edx]
gs a32 vcmple_oqpd ymm7,ymm9,yword [esp + 1 * ebp]
gs a32 vcmple_oqpd ymm7,ymm9,yword [r12d]
vcmple_oqpd ymm7,ymm9,yword [ebx + 8 * edx]
gs vcmple_oqpd ymm7,ymm15,yword [esp + 1 * ebp]
a32 vcmple_oqpd ymm7,ymm15,yword [r12d]
gs vcmple_oqpd ymm7,ymm15,yword [ebx + 8 * edx]
a32 gs vcmple_oqpd ymm13,ymm11,yword [esp + 1 * ebp]
a32 vcmple_oqpd ymm13,ymm11,yword [r12d]
a32 gs vcmple_oqpd ymm13,ymm11,yword [ebx + 8 * edx]
gs vcmple_oqpd ymm13,ymm9,yword [esp + 1 * ebp]
gs a32 vcmple_oqpd ymm13,ymm9,yword [r12d]
vcmple_oqpd ymm13,ymm9,yword [ebx + 8 * edx]
a32 gs vcmple_oqpd ymm13,ymm15,yword [esp + 1 * ebp]
vcmple_oqpd ymm13,ymm15,yword [r12d]
vcmple_oqpd ymm13,ymm15,yword [ebx + 8 * edx]
gs vcmple_oqpd ymm1,ymm1,yword [rdx - 0x80000000]
gs vcmple_oqpd ymm1,ymm1,yword [rax]
gs vcmple_oqpd ymm1,ymm1,yword [rsp]
vcmple_oqpd ymm1,ymm4,yword [rdx - 0x80000000]
gs vcmple_oqpd ymm1,ymm4,yword [rax]
gs vcmple_oqpd ymm1,ymm4,yword [rsp]
vcmple_oqpd ymm1,ymm0,yword [rdx - 0x80000000]
gs vcmple_oqpd ymm1,ymm0,yword [rax]
gs vcmple_oqpd ymm1,ymm0,yword [rsp]
gs vcmple_oqpd ymm6,ymm1,yword [rdx - 0x80000000]
gs vcmple_oqpd ymm6,ymm1,yword [rax]
gs vcmple_oqpd ymm6,ymm1,yword [rsp]
gs vcmple_oqpd ymm6,ymm4,yword [rdx - 0x80000000]
vcmple_oqpd ymm6,ymm4,yword [rax]
vcmple_oqpd ymm6,ymm4,yword [rsp]
gs vcmple_oqpd ymm6,ymm0,yword [rdx - 0x80000000]
gs vcmple_oqpd ymm6,ymm0,yword [rax]
gs vcmple_oqpd ymm6,ymm0,yword [rsp]
vcmple_oqpd ymm10,ymm1,yword [rdx - 0x80000000]
vcmple_oqpd ymm10,ymm1,yword [rax]
gs vcmple_oqpd ymm10,ymm1,yword [rsp]
gs vcmple_oqpd ymm10,ymm4,yword [rdx - 0x80000000]
vcmple_oqpd ymm10,ymm4,yword [rax]
vcmple_oqpd ymm10,ymm4,yword [rsp]
gs vcmple_oqpd ymm10,ymm0,yword [rdx - 0x80000000]
gs vcmple_oqpd ymm10,ymm0,yword [rax]
vcmple_oqpd ymm10,ymm0,yword [rsp]
gs vcmple_oqpd ymm4,ymm15,yword [r11d + r11d * 2 + 0x4da8ffc5]
vcmple_oqpd ymm4,ymm15,yword [ebx + 8 * edx]
gs vcmple_oqpd ymm4,ymm15,yword [esp + 1 * ebp]
a32 vcmple_oqpd ymm4,ymm12,yword [r11d + r11d * 2 + 0x4da8ffc5]
gs vcmple_oqpd ymm4,ymm12,yword [ebx + 8 * edx]
a32 vcmple_oqpd ymm4,ymm12,yword [esp + 1 * ebp]
gs a32 vcmple_oqpd ymm4,ymm5,yword [r11d + r11d * 2 + 0x4da8ffc5]
gs a32 vcmple_oqpd ymm4,ymm5,yword [ebx + 8 * edx]
a32 vcmple_oqpd ymm4,ymm5,yword [esp + 1 * ebp]
gs a32 vcmple_oqpd ymm1,ymm15,yword [r11d + r11d * 2 + 0x4da8ffc5]
a32 gs vcmple_oqpd ymm1,ymm15,yword [ebx + 8 * edx]
a32 gs vcmple_oqpd ymm1,ymm15,yword [esp + 1 * ebp]
gs vcmple_oqpd ymm1,ymm12,yword [r11d + r11d * 2 + 0x4da8ffc5]
gs vcmple_oqpd ymm1,ymm12,yword [ebx + 8 * edx]
gs a32 vcmple_oqpd ymm1,ymm12,yword [esp + 1 * ebp]
gs vcmple_oqpd ymm1,ymm5,yword [r11d + r11d * 2 + 0x4da8ffc5]
a32 vcmple_oqpd ymm1,ymm5,yword [ebx + 8 * edx]
a32 vcmple_oqpd ymm1,ymm5,yword [esp + 1 * ebp]
gs vcmple_oqpd ymm10,ymm15,yword [r11d + r11d * 2 + 0x4da8ffc5]
vcmple_oqpd ymm10,ymm15,yword [ebx + 8 * edx]
a32 gs vcmple_oqpd ymm10,ymm15,yword [esp + 1 * ebp]
gs vcmple_oqpd ymm10,ymm12,yword [r11d + r11d * 2 + 0x4da8ffc5]
vcmple_oqpd ymm10,ymm12,yword [ebx + 8 * edx]
vcmple_oqpd ymm10,ymm12,yword [esp + 1 * ebp]
vcmple_oqpd ymm10,ymm5,yword [r11d + r11d * 2 + 0x4da8ffc5]
gs a32 vcmple_oqpd ymm10,ymm5,yword [ebx + 8 * edx]
gs a32 vcmple_oqpd ymm10,ymm5,yword [esp + 1 * ebp]
gs a32 vcmple_oqpd ymm5,ymm2,ymm6
gs a32 vcmple_oqpd ymm5,ymm2,ymm4
a32 vcmple_oqpd ymm5,ymm2,ymm5
vcmple_oqpd ymm5,ymm7,ymm6
a32 gs vcmple_oqpd ymm5,ymm7,ymm4
gs a32 vcmple_oqpd ymm5,ymm7,ymm5
vcmple_oqpd ymm5,ymm8,ymm6
gs vcmple_oqpd ymm5,ymm8,ymm4
a32 vcmple_oqpd ymm5,ymm8,ymm5
vcmple_oqpd ymm8,ymm2,ymm6
a32 gs vcmple_oqpd ymm8,ymm2,ymm4
a32 vcmple_oqpd ymm8,ymm2,ymm5
a32 gs vcmple_oqpd ymm8,ymm7,ymm6
vcmple_oqpd ymm8,ymm7,ymm4
a32 vcmple_oqpd ymm8,ymm7,ymm5
gs a32 vcmple_oqpd ymm8,ymm8,ymm6
gs vcmple_oqpd ymm8,ymm8,ymm4
a32 gs vcmple_oqpd ymm8,ymm8,ymm5
vcmple_oqpd ymm11,ymm2,ymm6
a32 vcmple_oqpd ymm11,ymm2,ymm4
a32 vcmple_oqpd ymm11,ymm2,ymm5
a32 vcmple_oqpd ymm11,ymm7,ymm6
vcmple_oqpd ymm11,ymm7,ymm4
vcmple_oqpd ymm11,ymm7,ymm5
gs a32 vcmple_oqpd ymm11,ymm8,ymm6
a32 vcmple_oqpd ymm11,ymm8,ymm4
a32 vcmple_oqpd ymm11,ymm8,ymm5
gs a32 vcmple_oqpd ymm0,ymm12,ymm3
gs a32 vcmple_oqpd ymm0,ymm12,ymm4
gs a32 vcmple_oqpd ymm0,ymm12,ymm14
a32 vcmple_oqpd ymm0,ymm14,ymm3
gs a32 vcmple_oqpd ymm0,ymm14,ymm4
gs vcmple_oqpd ymm0,ymm14,ymm14
gs a32 vcmple_oqpd ymm0,ymm2,ymm3
gs vcmple_oqpd ymm0,ymm2,ymm4
a32 gs vcmple_oqpd ymm0,ymm2,ymm14
vcmple_oqpd ymm3,ymm12,ymm3
a32 gs vcmple_oqpd ymm3,ymm12,ymm4
a32 gs vcmple_oqpd ymm3,ymm12,ymm14
gs vcmple_oqpd ymm3,ymm14,ymm3
a32 gs vcmple_oqpd ymm3,ymm14,ymm4
a32 vcmple_oqpd ymm3,ymm14,ymm14
vcmple_oqpd ymm3,ymm2,ymm3
a32 vcmple_oqpd ymm3,ymm2,ymm4
gs a32 vcmple_oqpd ymm3,ymm2,ymm14
a32 gs vcmple_oqpd ymm12,ymm12,ymm3
gs vcmple_oqpd ymm12,ymm12,ymm4
gs a32 vcmple_oqpd ymm12,ymm12,ymm14
a32 vcmple_oqpd ymm12,ymm14,ymm3
a32 vcmple_oqpd ymm12,ymm14,ymm4
a32 gs vcmple_oqpd ymm12,ymm14,ymm14
vcmple_oqpd ymm12,ymm2,ymm3
vcmple_oqpd ymm12,ymm2,ymm4
vcmple_oqpd ymm12,ymm2,ymm14
vcmple_oqpd xmm7,xmm10,oword [r13]
vcmple_oqpd xmm7,xmm10,oword [r11 + r11 * 2 + 0x3326aa73]
gs vcmple_oqpd xmm7,xmm10,oword [r15 + 2 * rdi + 0x72]
gs vcmple_oqpd xmm7,xmm8,oword [r13]
vcmple_oqpd xmm7,xmm8,oword [r11 + r11 * 2 + 0x3326aa73]
vcmple_oqpd xmm7,xmm8,oword [r15 + 2 * rdi + 0x72]
vcmple_oqpd xmm7,xmm0,oword [r13]
gs vcmple_oqpd xmm7,xmm0,oword [r11 + r11 * 2 + 0x3326aa73]
gs vcmple_oqpd xmm7,xmm0,oword [r15 + 2 * rdi + 0x72]
gs vcmple_oqpd xmm6,xmm10,oword [r13]
gs vcmple_oqpd xmm6,xmm10,oword [r11 + r11 * 2 + 0x3326aa73]
vcmple_oqpd xmm6,xmm10,oword [r15 + 2 * rdi + 0x72]
gs vcmple_oqpd xmm6,xmm8,oword [r13]
vcmple_oqpd xmm6,xmm8,oword [r11 + r11 * 2 + 0x3326aa73]
gs vcmple_oqpd xmm6,xmm8,oword [r15 + 2 * rdi + 0x72]
vcmple_oqpd xmm6,xmm0,oword [r13]
vcmple_oqpd xmm6,xmm0,oword [r11 + r11 * 2 + 0x3326aa73]
vcmple_oqpd xmm6,xmm0,oword [r15 + 2 * rdi + 0x72]
vcmple_oqpd xmm1,xmm10,oword [r13]
gs vcmple_oqpd xmm1,xmm10,oword [r11 + r11 * 2 + 0x3326aa73]
vcmple_oqpd xmm1,xmm10,oword [r15 + 2 * rdi + 0x72]
vcmple_oqpd xmm1,xmm8,oword [r13]
gs vcmple_oqpd xmm1,xmm8,oword [r11 + r11 * 2 + 0x3326aa73]
vcmple_oqpd xmm1,xmm8,oword [r15 + 2 * rdi + 0x72]
gs vcmple_oqpd xmm1,xmm0,oword [r13]
gs vcmple_oqpd xmm1,xmm0,oword [r11 + r11 * 2 + 0x3326aa73]
gs vcmple_oqpd xmm1,xmm0,oword [r15 + 2 * rdi + 0x72]
vcmple_oqpd xmm3,xmm15,oword [edx - 0x80000000]
gs vcmple_oqpd xmm3,xmm15,oword [r15d + 2 * edi + 0x72]
gs a32 vcmple_oqpd xmm3,xmm15,oword [r12d]
gs a32 vcmple_oqpd xmm3,xmm2,oword [edx - 0x80000000]
gs a32 vcmple_oqpd xmm3,xmm2,oword [r15d + 2 * edi + 0x72]
gs vcmple_oqpd xmm3,xmm2,oword [r12d]
a32 vcmple_oqpd xmm3,xmm4,oword [edx - 0x80000000]
gs vcmple_oqpd xmm3,xmm4,oword [r15d + 2 * edi + 0x72]
gs vcmple_oqpd xmm3,xmm4,oword [r12d]
vcmple_oqpd xmm9,xmm15,oword [edx - 0x80000000]
a32 gs vcmple_oqpd xmm9,xmm15,oword [r15d + 2 * edi + 0x72]
gs vcmple_oqpd xmm9,xmm15,oword [r12d]
vcmple_oqpd xmm9,xmm2,oword [edx - 0x80000000]
gs a32 vcmple_oqpd xmm9,xmm2,oword [r15d + 2 * edi + 0x72]
vcmple_oqpd xmm9,xmm2,oword [r12d]
gs vcmple_oqpd xmm9,xmm4,oword [edx - 0x80000000]
a32 gs vcmple_oqpd xmm9,xmm4,oword [r15d + 2 * edi + 0x72]
a32 vcmple_oqpd xmm9,xmm4,oword [r12d]
gs a32 vcmple_oqpd xmm2,xmm15,oword [edx - 0x80000000]
gs vcmple_oqpd xmm2,xmm15,oword [r15d + 2 * edi + 0x72]
gs vcmple_oqpd xmm2,xmm15,oword [r12d]
gs vcmple_oqpd xmm2,xmm2,oword [edx - 0x80000000]
a32 vcmple_oqpd xmm2,xmm2,oword [r15d + 2 * edi + 0x72]
a32 vcmple_oqpd xmm2,xmm2,oword [r12d]
a32 vcmple_oqpd xmm2,xmm4,oword [edx - 0x80000000]
a32 vcmple_oqpd xmm2,xmm4,oword [r15d + 2 * edi + 0x72]
gs a32 vcmple_oqpd xmm2,xmm4,oword [r12d]
gs vcmple_oqpd xmm11,xmm13,oword [rdx - 0x80000000]
gs vcmple_oqpd xmm11,xmm13,oword [r13]
gs vcmple_oqpd xmm11,xmm13,oword [rbp]
vcmple_oqpd xmm11,xmm7,oword [rdx - 0x80000000]
vcmple_oqpd xmm11,xmm7,oword [r13]
gs vcmple_oqpd xmm11,xmm7,oword [rbp]
vcmple_oqpd xmm11,xmm5,oword [rdx - 0x80000000]
gs vcmple_oqpd xmm11,xmm5,oword [r13]
gs vcmple_oqpd xmm11,xmm5,oword [rbp]
vcmple_oqpd xmm2,xmm13,oword [rdx - 0x80000000]
vcmple_oqpd xmm2,xmm13,oword [r13]
vcmple_oqpd xmm2,xmm13,oword [rbp]
gs vcmple_oqpd xmm2,xmm7,oword [rdx - 0x80000000]
gs vcmple_oqpd xmm2,xmm7,oword [r13]
gs vcmple_oqpd xmm2,xmm7,oword [rbp]
vcmple_oqpd xmm2,xmm5,oword [rdx - 0x80000000]
vcmple_oqpd xmm2,xmm5,oword [r13]
vcmple_oqpd xmm2,xmm5,oword [rbp]
gs vcmple_oqpd xmm3,xmm13,oword [rdx - 0x80000000]
gs vcmple_oqpd xmm3,xmm13,oword [r13]
vcmple_oqpd xmm3,xmm13,oword [rbp]
gs vcmple_oqpd xmm3,xmm7,oword [rdx - 0x80000000]
vcmple_oqpd xmm3,xmm7,oword [r13]
vcmple_oqpd xmm3,xmm7,oword [rbp]
gs vcmple_oqpd xmm3,xmm5,oword [rdx - 0x80000000]
vcmple_oqpd xmm3,xmm5,oword [r13]
vcmple_oqpd xmm3,xmm5,oword [rbp]
vcmple_oqpd xmm1,xmm11,oword [r14d + 1 * edx + 0x7FFFFFFF]
a32 gs vcmple_oqpd xmm1,xmm11,oword [edx - 0x80000000]
a32 vcmple_oqpd xmm1,xmm11,oword [r13d]
gs vcmple_oqpd xmm1,xmm14,oword [r14d + 1 * edx + 0x7FFFFFFF]
a32 vcmple_oqpd xmm1,xmm14,oword [edx - 0x80000000]
a32 gs vcmple_oqpd xmm1,xmm14,oword [r13d]
a32 vcmple_oqpd xmm1,xmm8,oword [r14d + 1 * edx + 0x7FFFFFFF]
gs vcmple_oqpd xmm1,xmm8,oword [edx - 0x80000000]
vcmple_oqpd xmm1,xmm8,oword [r13d]
gs a32 vcmple_oqpd xmm13,xmm11,oword [r14d + 1 * edx + 0x7FFFFFFF]
gs vcmple_oqpd xmm13,xmm11,oword [edx - 0x80000000]
vcmple_oqpd xmm13,xmm11,oword [r13d]
a32 vcmple_oqpd xmm13,xmm14,oword [r14d + 1 * edx + 0x7FFFFFFF]
a32 gs vcmple_oqpd xmm13,xmm14,oword [edx - 0x80000000]
vcmple_oqpd xmm13,xmm14,oword [r13d]
gs a32 vcmple_oqpd xmm13,xmm8,oword [r14d + 1 * edx + 0x7FFFFFFF]
vcmple_oqpd xmm13,xmm8,oword [edx - 0x80000000]
gs vcmple_oqpd xmm13,xmm8,oword [r13d]
gs vcmple_oqpd xmm14,xmm11,oword [r14d + 1 * edx + 0x7FFFFFFF]
a32 gs vcmple_oqpd xmm14,xmm11,oword [edx - 0x80000000]
gs vcmple_oqpd xmm14,xmm11,oword [r13d]
vcmple_oqpd xmm14,xmm14,oword [r14d + 1 * edx + 0x7FFFFFFF]
gs a32 vcmple_oqpd xmm14,xmm14,oword [edx - 0x80000000]
a32 gs vcmple_oqpd xmm14,xmm14,oword [r13d]
a32 gs vcmple_oqpd xmm14,xmm8,oword [r14d + 1 * edx + 0x7FFFFFFF]
vcmple_oqpd xmm14,xmm8,oword [edx - 0x80000000]
vcmple_oqpd xmm14,xmm8,oword [r13d]
a32 gs vcmple_oqpd xmm14,xmm14,xmm13
a32 gs vcmple_oqpd xmm14,xmm14,xmm14
gs vcmple_oqpd xmm14,xmm14,xmm2
gs vcmple_oqpd xmm14,xmm3,xmm13
a32 vcmple_oqpd xmm14,xmm3,xmm14
a32 vcmple_oqpd xmm14,xmm3,xmm2
a32 vcmple_oqpd xmm14,xmm8,xmm13
gs a32 vcmple_oqpd xmm14,xmm8,xmm14
vcmple_oqpd xmm14,xmm8,xmm2
vcmple_oqpd xmm5,xmm14,xmm13
a32 gs vcmple_oqpd xmm5,xmm14,xmm14
a32 gs vcmple_oqpd xmm5,xmm14,xmm2
gs a32 vcmple_oqpd xmm5,xmm3,xmm13
gs a32 vcmple_oqpd xmm5,xmm3,xmm14
gs a32 vcmple_oqpd xmm5,xmm3,xmm2
a32 gs vcmple_oqpd xmm5,xmm8,xmm13
vcmple_oqpd xmm5,xmm8,xmm14
a32 vcmple_oqpd xmm5,xmm8,xmm2
gs vcmple_oqpd xmm9,xmm14,xmm13
a32 vcmple_oqpd xmm9,xmm14,xmm14
gs vcmple_oqpd xmm9,xmm14,xmm2
a32 gs vcmple_oqpd xmm9,xmm3,xmm13
vcmple_oqpd xmm9,xmm3,xmm14
vcmple_oqpd xmm9,xmm3,xmm2
a32 vcmple_oqpd xmm9,xmm8,xmm13
vcmple_oqpd xmm9,xmm8,xmm14
gs vcmple_oqpd xmm9,xmm8,xmm2
gs a32 vcmple_oqpd xmm3,xmm0,xmm8
gs a32 vcmple_oqpd xmm3,xmm0,xmm4
a32 vcmple_oqpd xmm3,xmm0,xmm1
a32 gs vcmple_oqpd xmm3,xmm15,xmm8
gs vcmple_oqpd xmm3,xmm15,xmm4
gs a32 vcmple_oqpd xmm3,xmm15,xmm1
a32 vcmple_oqpd xmm3,xmm7,xmm8
gs a32 vcmple_oqpd xmm3,xmm7,xmm4
vcmple_oqpd xmm3,xmm7,xmm1
a32 gs vcmple_oqpd xmm11,xmm0,xmm8
a32 gs vcmple_oqpd xmm11,xmm0,xmm4
gs a32 vcmple_oqpd xmm11,xmm0,xmm1
gs a32 vcmple_oqpd xmm11,xmm15,xmm8
a32 gs vcmple_oqpd xmm11,xmm15,xmm4
a32 vcmple_oqpd xmm11,xmm15,xmm1
gs vcmple_oqpd xmm11,xmm7,xmm8
gs vcmple_oqpd xmm11,xmm7,xmm4
gs a32 vcmple_oqpd xmm11,xmm7,xmm1
gs a32 vcmple_oqpd xmm13,xmm0,xmm8
gs vcmple_oqpd xmm13,xmm0,xmm4
a32 vcmple_oqpd xmm13,xmm0,xmm1
gs vcmple_oqpd xmm13,xmm15,xmm8
gs vcmple_oqpd xmm13,xmm15,xmm4
gs vcmple_oqpd xmm13,xmm15,xmm1
a32 gs vcmple_oqpd xmm13,xmm7,xmm8
gs a32 vcmple_oqpd xmm13,xmm7,xmm4
gs a32 vcmple_oqpd xmm13,xmm7,xmm1
