// Seed: 1228616500
module module_0 (
    input uwire id_0,
    input tri   id_1,
    input tri0  id_2,
    input wand  id_3
    , id_5
);
  initial begin : LABEL_0
    id_5 = -1;
    id_5 <= 1 + -1;
  end
endmodule
module module_1 #(
    parameter id_0  = 32'd15,
    parameter id_13 = 32'd40,
    parameter id_20 = 32'd49
) (
    input tri0 _id_0,
    output tri0 id_1,
    output supply0 id_2,
    output wand id_3,
    input uwire id_4,
    output supply1 id_5,
    input tri id_6,
    output supply1 id_7,
    input tri id_8,
    input supply0 id_9,
    output supply0 id_10,
    input wor id_11,
    input wand id_12,
    input uwire _id_13,
    output wor id_14,
    input tri0 id_15,
    input tri id_16,
    input supply1 id_17,
    output tri0 id_18
);
  wire [id_0 : 1  ==  1] _id_20;
  assign id_10 = 1 == 1;
  wire [{  -1 'b0 {  1  }  } : 1] id_21;
  wire [-1 : id_13] id_22;
  logic id_23;
  ;
  wire id_24;
  wire id_25;
  ;
  module_0 modCall_1 (
      id_9,
      id_11,
      id_8,
      id_4
  );
  wire [1 : -1] id_26;
  wor id_27 = 1'b0;
  assign id_23[id_20] = id_9 == 1;
  parameter id_28 = ~1;
  wire id_29;
  assign id_24 = id_26;
  assign id_22 = id_11;
endmodule
