#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x155e2e070 .scope module, "Equal" "Equal" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "equal";
    .port_info 3 /INPUT 1 "clk_i";
    .port_info 4 /INPUT 1 "rst_i";
    .port_info 5 /INPUT 1 "branch_i";
    .port_info 6 /INPUT 1 "branch_taken_i";
    .port_info 7 /INPUT 1 "branch_result_i";
    .port_info 8 /OUTPUT 1 "predict_o";
o0x158050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x155e39f90_0 .net "a", 31 0, o0x158050010;  0 drivers
o0x158050040 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x155e51f50_0 .net "b", 31 0, o0x158050040;  0 drivers
o0x158050070 .functor BUFZ 1, C4<z>; HiZ drive
v0x155e51ff0_0 .net "branch_i", 0 0, o0x158050070;  0 drivers
o0x1580500a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x155e520a0_0 .net "branch_result_i", 0 0, o0x1580500a0;  0 drivers
o0x1580500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x155e52130_0 .net "branch_taken_i", 0 0, o0x1580500d0;  0 drivers
o0x158050100 .functor BUFZ 1, C4<z>; HiZ drive
v0x155e52210_0 .net "clk_i", 0 0, o0x158050100;  0 drivers
v0x155e522b0_0 .net "equal", 0 0, L_0x155e65640;  1 drivers
v0x155e52350_0 .net "predict_o", 0 0, L_0x155e656e0;  1 drivers
o0x158050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x155e523f0_0 .net "rst_i", 0 0, o0x158050190;  0 drivers
v0x155e52500_0 .var "state", 1 0;
E_0x155e2c720/0 .event negedge, v0x155e523f0_0;
E_0x155e2c720/1 .event posedge, v0x155e52210_0;
E_0x155e2c720 .event/or E_0x155e2c720/0, E_0x155e2c720/1;
L_0x155e65640 .cmp/eq 32, o0x158050010, o0x158050040;
L_0x155e656e0 .part v0x155e52500_0, 1, 1;
S_0x155e2dd60 .scope module, "Shift_Left_1" "Shift_Left_1" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x155e52680_0 .net *"_ivl_2", 30 0, L_0x155e657a0;  1 drivers
L_0x158088010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155e52710_0 .net *"_ivl_4", 0 0, L_0x158088010;  1 drivers
o0x158050400 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x155e527a0_0 .net "in", 31 0, o0x158050400;  0 drivers
v0x155e52830_0 .net "out", 31 0, L_0x155e658a0;  1 drivers
L_0x155e657a0 .part o0x158050400, 0, 31;
L_0x155e658a0 .concat [ 1 31 0 0], L_0x158088010, L_0x155e657a0;
S_0x155e29a60 .scope module, "TestBench" "TestBench" 4 3;
 .timescale 0 0;
P_0x155e08080 .param/l "num_cycles" 0 4 10, +C4<00000000000000000000000001000000>;
v0x155e65150_0 .var "Clk", 0 0;
v0x155e652e0_0 .var "Reset", 0 0;
v0x155e65370_0 .var/i "counter", 31 0;
v0x155e65400_0 .var/i "flush", 31 0;
v0x155e65490_0 .var/i "i", 31 0;
v0x155e65520_0 .var/i "outfile", 31 0;
v0x155e655b0_0 .var/i "stall", 31 0;
S_0x155e52900 .scope module, "CPU" "CPU" 4 14, 5 1 0, S_0x155e29a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /OUTPUT 32 "pc_o";
    .port_info 3 /OUTPUT 1 "stall_o";
    .port_info 4 /OUTPUT 1 "flush_o";
L_0x155e65a00 .functor BUFZ 1, L_0x155e66380, C4<0>, C4<0>, C4<0>;
L_0x155e65c70 .functor AND 1, L_0x155e66170, v0x155e53030_0, C4<1>, C4<1>;
L_0x155e66290 .functor BUFZ 1, L_0x155e65c70, C4<0>, C4<0>, C4<0>;
L_0x155e66380 .functor BUFZ 1, L_0x155e65c70, C4<0>, C4<0>, C4<0>;
L_0x155e6a360 .functor BUFZ 32, v0x155e55600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x155e6a400 .functor BUFZ 1, v0x155e548c0_0, C4<0>, C4<0>, C4<0>;
L_0x155e6a470 .functor BUFZ 1, L_0x155e66380, C4<0>, C4<0>, C4<0>;
v0x155e61eb0_0 .net "ID_FlushIF", 0 0, L_0x155e65a00;  1 drivers
v0x155e61f50_0 .net "branch_target_address", 31 0, L_0x155e66880;  1 drivers
v0x155e62030_0 .net "clk_i", 0 0, v0x155e65150_0;  1 drivers
v0x155e620c0_0 .net "ctrl_alu_op", 1 0, v0x155e52ed0_0;  1 drivers
v0x155e62190_0 .net "ctrl_alu_src", 0 0, v0x155e52f90_0;  1 drivers
v0x155e622a0_0 .net "ctrl_branch", 0 0, v0x155e53030_0;  1 drivers
v0x155e62330_0 .net "ctrl_mem_read", 0 0, v0x155e530e0_0;  1 drivers
v0x155e62400_0 .net "ctrl_mem_to_reg", 0 0, v0x155e53260_0;  1 drivers
v0x155e624d0_0 .net "ctrl_mem_write", 0 0, v0x155e53180_0;  1 drivers
v0x155e625e0_0 .net "ctrl_reg_write", 0 0, v0x155e53300_0;  1 drivers
v0x155e626b0_0 .net "ex_alu_control_out", 3 0, v0x155e56f10_0;  1 drivers
v0x155e62780_0 .net "ex_alu_operand_a", 31 0, L_0x155e683c0;  1 drivers
v0x155e62850_0 .net "ex_alu_operand_b", 31 0, L_0x155e69150;  1 drivers
v0x155e62920_0 .net "ex_alu_operand_b_src", 31 0, L_0x155e68720;  1 drivers
v0x155e629f0_0 .net "ex_alu_result", 31 0, v0x155e5e910_0;  1 drivers
v0x155e62ac0_0 .net "ex_mem_alu_result_out", 31 0, v0x155e5a8d0_0;  1 drivers
v0x155e62b50_0 .net "ex_mem_mem_read_out", 0 0, v0x155e5a320_0;  1 drivers
v0x155e62ce0_0 .net "ex_mem_mem_to_reg_out", 0 0, v0x155e5a600_0;  1 drivers
v0x155e62d70_0 .net "ex_mem_mem_write_out", 0 0, v0x155e5a480_0;  1 drivers
v0x155e62e00_0 .net "ex_mem_rd_addr_out", 4 0, v0x155e5aac0_0;  1 drivers
v0x155e62e90_0 .net "ex_mem_reg_write_out", 0 0, v0x155e5a720_0;  1 drivers
v0x155e62f20_0 .net "ex_mem_rs2_data_out", 31 0, v0x155e5abe0_0;  1 drivers
v0x155e62ff0_0 .net "ex_store_data_forwarded", 31 0, L_0x155e69a60;  1 drivers
v0x155e630c0_0 .net "flush_o", 0 0, L_0x155e6a470;  1 drivers
v0x155e63150_0 .net "funct3", 2 0, L_0x155e65b90;  1 drivers
v0x155e631e0_0 .net "funct7", 6 0, L_0x155e65cf0;  1 drivers
v0x155e63270_0 .net "fwd_a_sel", 1 0, v0x155e5b350_0;  1 drivers
v0x155e63340_0 .net "fwd_b_sel", 1 0, v0x155e5b3e0_0;  1 drivers
v0x155e633d0_0 .net "hzd_insert_noop_signal", 0 0, v0x155e54760_0;  1 drivers
v0x155e634a0_0 .net "hzd_pc_write_enable", 0 0, v0x155e54830_0;  1 drivers
v0x155e63530_0 .net "hzd_stall_signal", 0 0, v0x155e548c0_0;  1 drivers
v0x155e63600_0 .net "id_branch_taken_signal", 0 0, L_0x155e65c70;  1 drivers
v0x155e63690_0 .net "id_ex_alu_op_out", 1 0, v0x155e5be20_0;  1 drivers
v0x155e62c20_0 .net "id_ex_alu_src_out", 0 0, v0x155e5bf60_0;  1 drivers
v0x155e63960_0 .net "id_ex_funct3_out", 2 0, v0x155e5c790_0;  1 drivers
v0x155e639f0_0 .net "id_ex_funct7_out", 6 0, v0x155e5c8d0_0;  1 drivers
v0x155e63ac0_0 .net "id_ex_imm_out", 31 0, v0x155e5caf0_0;  1 drivers
v0x155e63b90_0 .net "id_ex_mem_read_out", 0 0, v0x155e5c0e0_0;  1 drivers
v0x155e63c20_0 .net "id_ex_mem_to_reg_out", 0 0, v0x155e5c420_0;  1 drivers
v0x155e63cf0_0 .net "id_ex_mem_write_out", 0 0, v0x155e5c240_0;  1 drivers
v0x155e63dc0_0 .net "id_ex_rd_addr_out", 4 0, v0x155e5cc10_0;  1 drivers
v0x155e63e50_0 .net "id_ex_reg_write_out", 0 0, v0x155e5c540_0;  1 drivers
v0x155e63f20_0 .net "id_ex_rs1_addr_out", 4 0, v0x155e5ce90_0;  1 drivers
v0x155e63ff0_0 .net "id_ex_rs1_data_out", 31 0, v0x155e5cd30_0;  1 drivers
v0x155e640c0_0 .net "id_ex_rs2_addr_out", 4 0, v0x155e5d150_0;  1 drivers
v0x155e64190_0 .net "id_ex_rs2_data_out", 31 0, v0x155e5cfd0_0;  1 drivers
v0x155e64220_0 .net "id_imm_out", 31 0, v0x155e5e100_0;  1 drivers
v0x155e642b0_0 .net "id_rd_addr", 4 0, L_0x155e65fd0;  1 drivers
v0x155e64340_0 .net "id_registers_equal", 0 0, L_0x155e66170;  1 drivers
v0x155e643d0_0 .net "id_rs1_data", 31 0, L_0x155e671f0;  1 drivers
v0x155e64460_0 .net "id_rs2_data", 31 0, L_0x155e676f0;  1 drivers
v0x155e64530_0 .net "if_id_flush_signal", 0 0, L_0x155e66380;  1 drivers
v0x155e645c0_0 .net "if_id_instr_out", 31 0, v0x155e5d920_0;  1 drivers
v0x155e64690_0 .net "if_id_pc_out", 31 0, v0x155e5dac0_0;  1 drivers
v0x155e64760_0 .net "instruction", 31 0, L_0x155e66690;  1 drivers
v0x155e647f0_0 .net "mem_data_memory_read_data", 31 0, L_0x155e69e20;  1 drivers
v0x155e648c0_0 .net "mem_wb_alu_result_out", 31 0, v0x155e5f160_0;  1 drivers
v0x155e64990_0 .net "mem_wb_mem_to_reg_out", 0 0, v0x155e5edc0_0;  1 drivers
v0x155e64a60_0 .net "mem_wb_rd_addr_out", 4 0, v0x155e5f310_0;  1 drivers
v0x155e64af0_0 .net "mem_wb_read_data_out", 31 0, v0x155e5f4b0_0;  1 drivers
v0x155e64bc0_0 .net "mem_wb_reg_write_out", 0 0, v0x155e5ef40_0;  1 drivers
v0x155e64c50_0 .net "opcode", 6 0, L_0x155e65ab0;  1 drivers
v0x155e64ce0_0 .net "pc_current", 31 0, v0x155e55600_0;  1 drivers
v0x155e64df0_0 .net "pc_mux_sel", 0 0, L_0x155e66290;  1 drivers
v0x155e64e80_0 .net "pc_next_val", 31 0, L_0x155e66d00;  1 drivers
v0x155e63720_0 .net "pc_o", 31 0, L_0x155e6a360;  1 drivers
v0x155e637b0_0 .net "pc_plus_4", 31 0, L_0x155e66740;  1 drivers
v0x155e63880_0 .net "rs1_addr", 4 0, L_0x155e65d90;  1 drivers
v0x155e64f10_0 .net "rs2_addr", 4 0, L_0x155e65eb0;  1 drivers
v0x155e64fa0_0 .net "rst_i", 0 0, v0x155e652e0_0;  1 drivers
v0x155e65030_0 .net "stall_o", 0 0, L_0x155e6a400;  1 drivers
v0x155e650c0_0 .net "wb_write_back_data", 31 0, L_0x155e6a240;  1 drivers
L_0x155e65ab0 .part v0x155e5d920_0, 0, 7;
L_0x155e65b90 .part v0x155e5d920_0, 12, 3;
L_0x155e65cf0 .part v0x155e5d920_0, 25, 7;
L_0x155e65d90 .part v0x155e5d920_0, 15, 5;
L_0x155e65eb0 .part v0x155e5d920_0, 20, 5;
L_0x155e65fd0 .part v0x155e5d920_0, 7, 5;
L_0x155e66170 .cmp/eq 32, L_0x155e671f0, L_0x155e676f0;
S_0x155e52b70 .scope module, "Control" "Control" 5 141, 6 2 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 1 "noop_in";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 2 "ALUOp";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x155e52ed0_0 .var "ALUOp", 1 0;
v0x155e52f90_0 .var "ALUSrc", 0 0;
v0x155e53030_0 .var "Branch_o", 0 0;
v0x155e530e0_0 .var "MemRead", 0 0;
v0x155e53180_0 .var "MemWrite", 0 0;
v0x155e53260_0 .var "MemtoReg", 0 0;
v0x155e53300_0 .var "RegWrite", 0 0;
v0x155e533a0_0 .net "noop_in", 0 0, v0x155e54760_0;  alias, 1 drivers
v0x155e53440_0 .net "opcode", 6 0, L_0x155e65ab0;  alias, 1 drivers
E_0x155e52e70 .event anyedge, v0x155e533a0_0, v0x155e53440_0;
S_0x155e53630 .scope module, "Data_Memory" "Data_Memory" 5 292, 7 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x155e53880_0 .net "MemRead_i", 0 0, v0x155e5a320_0;  alias, 1 drivers
v0x155e53930_0 .net "MemWrite_i", 0 0, v0x155e5a480_0;  alias, 1 drivers
v0x155e539d0_0 .net *"_ivl_0", 31 0, L_0x155e69b80;  1 drivers
v0x155e53a90_0 .net *"_ivl_2", 31 0, L_0x155e69cc0;  1 drivers
v0x155e53b40_0 .net *"_ivl_4", 29 0, L_0x155e69c20;  1 drivers
L_0x158088760 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155e53c30_0 .net *"_ivl_6", 1 0, L_0x158088760;  1 drivers
L_0x1580887a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155e53ce0_0 .net/2s *"_ivl_8", 31 0, L_0x1580887a8;  1 drivers
v0x155e53d90_0 .net "addr_i", 31 0, v0x155e5a8d0_0;  alias, 1 drivers
v0x155e53e40_0 .net "clk_i", 0 0, v0x155e65150_0;  alias, 1 drivers
v0x155e53f50_0 .net "data_i", 31 0, v0x155e5abe0_0;  alias, 1 drivers
v0x155e53ff0_0 .net "data_o", 31 0, L_0x155e69e20;  alias, 1 drivers
v0x155e540a0 .array/s "memory", 1023 0, 31 0;
E_0x155e53830 .event posedge, v0x155e53e40_0;
L_0x155e69b80 .array/port v0x155e540a0, L_0x155e69cc0;
L_0x155e69c20 .part v0x155e5a8d0_0, 2, 30;
L_0x155e69cc0 .concat [ 30 2 0 0], L_0x155e69c20, L_0x158088760;
L_0x155e69e20 .functor MUXZ 32, L_0x1580887a8, L_0x155e69b80, v0x155e5a320_0, C4<>;
S_0x155e541d0 .scope module, "Hazard_Detection" "Hazard_Detection_Unit" 5 170, 8 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ID_EX_MemRead";
    .port_info 1 /INPUT 5 "ID_EX_Rd";
    .port_info 2 /INPUT 5 "IF_ID_Rs1";
    .port_info 3 /INPUT 5 "IF_ID_Rs2";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "InsertNoOp";
v0x155e544c0_0 .net "ID_EX_MemRead", 0 0, v0x155e5c0e0_0;  alias, 1 drivers
v0x155e54550_0 .net "ID_EX_Rd", 4 0, v0x155e5cc10_0;  alias, 1 drivers
v0x155e545f0_0 .net "IF_ID_Rs1", 4 0, L_0x155e65d90;  alias, 1 drivers
v0x155e546b0_0 .net "IF_ID_Rs2", 4 0, L_0x155e65eb0;  alias, 1 drivers
v0x155e54760_0 .var "InsertNoOp", 0 0;
v0x155e54830_0 .var "PCWrite", 0 0;
v0x155e548c0_0 .var "Stall_o", 0 0;
E_0x155e54480 .event anyedge, v0x155e544c0_0, v0x155e54550_0, v0x155e545f0_0, v0x155e546b0_0;
S_0x155e54a10 .scope module, "Instruction_Memory" "Instruction_Memory" 5 106, 9 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x155e66690 .functor BUFZ 32, L_0x155e663f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x155e54c10_0 .net *"_ivl_0", 31 0, L_0x155e663f0;  1 drivers
v0x155e54cd0_0 .net *"_ivl_2", 31 0, L_0x155e66530;  1 drivers
v0x155e54d70_0 .net *"_ivl_4", 29 0, L_0x155e66490;  1 drivers
L_0x158088058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155e54e00_0 .net *"_ivl_6", 1 0, L_0x158088058;  1 drivers
v0x155e54eb0_0 .net "addr_i", 31 0, v0x155e55600_0;  alias, 1 drivers
v0x155e54fa0_0 .net "instr_o", 31 0, L_0x155e66690;  alias, 1 drivers
v0x155e55050 .array "memory", 255 0, 31 0;
L_0x155e663f0 .array/port v0x155e55050, L_0x155e66530;
L_0x155e66490 .part v0x155e55600_0, 2, 30;
L_0x155e66530 .concat [ 30 2 0 0], L_0x155e66490, L_0x158088058;
S_0x155e55120 .scope module, "PC" "PC" 5 98, 10 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "PCWrite_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v0x155e55410_0 .net "PCWrite_i", 0 0, v0x155e54830_0;  alias, 1 drivers
v0x155e554a0_0 .net "clk_i", 0 0, v0x155e65150_0;  alias, 1 drivers
v0x155e55550_0 .net "pc_i", 31 0, L_0x155e66d00;  alias, 1 drivers
v0x155e55600_0 .var "pc_o", 31 0;
v0x155e556b0_0 .net "rst_i", 0 0, v0x155e652e0_0;  alias, 1 drivers
E_0x155e553d0/0 .event negedge, v0x155e556b0_0;
E_0x155e553d0/1 .event posedge, v0x155e53e40_0;
E_0x155e553d0 .event/or E_0x155e553d0/0, E_0x155e553d0/1;
S_0x155e55800 .scope module, "Registers" "Registers" 5 153, 11 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RS1data_o";
    .port_info 8 /OUTPUT 32 "RS2data_o";
L_0x155e66f80 .functor AND 1, L_0x155e66e60, v0x155e5ef40_0, C4<1>, C4<1>;
L_0x155e67420 .functor AND 1, L_0x155e67350, v0x155e5ef40_0, C4<1>, C4<1>;
v0x155e55af0_0 .net "RDaddr_i", 4 0, v0x155e5f310_0;  alias, 1 drivers
v0x155e55b90_0 .net "RDdata_i", 31 0, L_0x155e6a240;  alias, 1 drivers
v0x155e55c30_0 .net "RS1addr_i", 4 0, L_0x155e65d90;  alias, 1 drivers
v0x155e55ce0_0 .net "RS1data_o", 31 0, L_0x155e671f0;  alias, 1 drivers
v0x155e55d80_0 .net "RS2addr_i", 4 0, L_0x155e65eb0;  alias, 1 drivers
v0x155e55e60_0 .net "RS2data_o", 31 0, L_0x155e676f0;  alias, 1 drivers
v0x155e55f00_0 .net "RegWrite_i", 0 0, v0x155e5ef40_0;  alias, 1 drivers
v0x155e55fa0_0 .net *"_ivl_0", 0 0, L_0x155e66e60;  1 drivers
v0x155e56040_0 .net *"_ivl_12", 0 0, L_0x155e67350;  1 drivers
v0x155e56160_0 .net *"_ivl_15", 0 0, L_0x155e67420;  1 drivers
v0x155e56200_0 .net *"_ivl_16", 31 0, L_0x155e674d0;  1 drivers
v0x155e562b0_0 .net *"_ivl_18", 6 0, L_0x155e67570;  1 drivers
L_0x158088208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155e56360_0 .net *"_ivl_21", 1 0, L_0x158088208;  1 drivers
v0x155e56410_0 .net *"_ivl_3", 0 0, L_0x155e66f80;  1 drivers
v0x155e564b0_0 .net *"_ivl_4", 31 0, L_0x155e67070;  1 drivers
v0x155e56560_0 .net *"_ivl_6", 6 0, L_0x155e67110;  1 drivers
L_0x1580881c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155e56610_0 .net *"_ivl_9", 1 0, L_0x1580881c0;  1 drivers
v0x155e567a0_0 .net "clk_i", 0 0, v0x155e65150_0;  alias, 1 drivers
v0x155e56870_0 .var/i "i", 31 0;
v0x155e56900 .array/s "register", 31 0, 31 0;
v0x155e56990_0 .net "rst_i", 0 0, v0x155e652e0_0;  alias, 1 drivers
L_0x155e66e60 .cmp/eq 5, L_0x155e65d90, v0x155e5f310_0;
L_0x155e67070 .array/port v0x155e56900, L_0x155e67110;
L_0x155e67110 .concat [ 5 2 0 0], L_0x155e65d90, L_0x1580881c0;
L_0x155e671f0 .functor MUXZ 32, L_0x155e67070, L_0x155e6a240, L_0x155e66f80, C4<>;
L_0x155e67350 .cmp/eq 5, L_0x155e65eb0, v0x155e5f310_0;
L_0x155e674d0 .array/port v0x155e56900, L_0x155e67570;
L_0x155e67570 .concat [ 5 2 0 0], L_0x155e65eb0, L_0x158088208;
L_0x155e676f0 .functor MUXZ 32, L_0x155e674d0, L_0x155e6a240, L_0x155e67420, C4<>;
S_0x155e56a80 .scope module, "alu_control_unit" "ALU_Control" 5 258, 12 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "out";
v0x155e56ce0_0 .net "ALUOp", 1 0, v0x155e5be20_0;  alias, 1 drivers
v0x155e56da0_0 .net "funct3", 2 0, v0x155e5c790_0;  alias, 1 drivers
v0x155e56e50_0 .net "funct7", 6 0, v0x155e5c8d0_0;  alias, 1 drivers
v0x155e56f10_0 .var "out", 3 0;
E_0x155e56c70 .event anyedge, v0x155e56ce0_0, v0x155e56da0_0, v0x155e56e50_0;
S_0x155e57020 .scope module, "alu_mux_a" "MUX4to1" 5 227, 13 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "signal";
    .port_info 5 /OUTPUT 32 "out";
L_0x158088250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155e572a0_0 .net/2u *"_ivl_0", 1 0, L_0x158088250;  1 drivers
v0x155e57360_0 .net *"_ivl_10", 0 0, L_0x155e67cd0;  1 drivers
L_0x158088328 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x155e57400_0 .net/2u *"_ivl_12", 1 0, L_0x158088328;  1 drivers
v0x155e574a0_0 .net *"_ivl_14", 0 0, L_0x155e67df0;  1 drivers
L_0x158088370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155e57540_0 .net/2u *"_ivl_16", 31 0, L_0x158088370;  1 drivers
v0x155e57630_0 .net *"_ivl_18", 31 0, L_0x155e67ef0;  1 drivers
v0x155e576e0_0 .net *"_ivl_2", 0 0, L_0x155e67ad0;  1 drivers
v0x155e57780_0 .net *"_ivl_20", 31 0, L_0x155e68040;  1 drivers
v0x155e57830_0 .net *"_ivl_22", 31 0, L_0x155e68160;  1 drivers
L_0x158088298 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x155e57940_0 .net/2u *"_ivl_4", 1 0, L_0x158088298;  1 drivers
v0x155e579f0_0 .net *"_ivl_6", 0 0, L_0x155e67b90;  1 drivers
L_0x1580882e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x155e57a90_0 .net/2u *"_ivl_8", 1 0, L_0x1580882e0;  1 drivers
v0x155e57b40_0 .net "a", 31 0, v0x155e5cd30_0;  alias, 1 drivers
v0x155e57bf0_0 .net "b", 31 0, L_0x155e6a240;  alias, 1 drivers
v0x155e57cb0_0 .net "c", 31 0, v0x155e5a8d0_0;  alias, 1 drivers
o0x158051930 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x155e57d40_0 .net "d", 31 0, o0x158051930;  0 drivers
v0x155e57dd0_0 .net "out", 31 0, L_0x155e683c0;  alias, 1 drivers
v0x155e57f70_0 .net "signal", 1 0, v0x155e5b350_0;  alias, 1 drivers
L_0x155e67ad0 .cmp/eq 2, v0x155e5b350_0, L_0x158088250;
L_0x155e67b90 .cmp/eq 2, v0x155e5b350_0, L_0x158088298;
L_0x155e67cd0 .cmp/eq 2, v0x155e5b350_0, L_0x1580882e0;
L_0x155e67df0 .cmp/eq 2, v0x155e5b350_0, L_0x158088328;
L_0x155e67ef0 .functor MUXZ 32, L_0x158088370, o0x158051930, L_0x155e67df0, C4<>;
L_0x155e68040 .functor MUXZ 32, L_0x155e67ef0, v0x155e5a8d0_0, L_0x155e67cd0, C4<>;
L_0x155e68160 .functor MUXZ 32, L_0x155e68040, L_0x155e6a240, L_0x155e67b90, C4<>;
L_0x155e683c0 .functor MUXZ 32, L_0x155e68160, v0x155e5cd30_0, L_0x155e67ad0, C4<>;
S_0x155e580b0 .scope module, "alu_mux_b" "MUX4to1" 5 242, 13 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "signal";
    .port_info 5 /OUTPUT 32 "out";
L_0x158088490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155e58330_0 .net/2u *"_ivl_0", 1 0, L_0x158088490;  1 drivers
v0x155e583c0_0 .net *"_ivl_10", 0 0, L_0x155e68b00;  1 drivers
L_0x158088568 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x155e58460_0 .net/2u *"_ivl_12", 1 0, L_0x158088568;  1 drivers
v0x155e584f0_0 .net *"_ivl_14", 0 0, L_0x155e68c00;  1 drivers
L_0x1580885b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155e58580_0 .net/2u *"_ivl_16", 31 0, L_0x1580885b0;  1 drivers
v0x155e58670_0 .net *"_ivl_18", 31 0, L_0x155e68d00;  1 drivers
v0x155e58720_0 .net *"_ivl_2", 0 0, L_0x155e689c0;  1 drivers
v0x155e587c0_0 .net *"_ivl_20", 31 0, L_0x155e68e50;  1 drivers
v0x155e58870_0 .net *"_ivl_22", 31 0, L_0x155e69070;  1 drivers
L_0x1580884d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x155e58980_0 .net/2u *"_ivl_4", 1 0, L_0x1580884d8;  1 drivers
v0x155e58a30_0 .net *"_ivl_6", 0 0, L_0x155e68a60;  1 drivers
L_0x158088520 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x155e58ad0_0 .net/2u *"_ivl_8", 1 0, L_0x158088520;  1 drivers
v0x155e58b80_0 .net "a", 31 0, L_0x155e68720;  alias, 1 drivers
v0x155e58c30_0 .net "b", 31 0, L_0x155e6a240;  alias, 1 drivers
v0x155e58cd0_0 .net "c", 31 0, v0x155e5a8d0_0;  alias, 1 drivers
o0x158051d50 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x155e58db0_0 .net "d", 31 0, o0x158051d50;  0 drivers
v0x155e58e40_0 .net "out", 31 0, L_0x155e69150;  alias, 1 drivers
v0x155e58fd0_0 .net "signal", 1 0, v0x155e5b3e0_0;  alias, 1 drivers
L_0x155e689c0 .cmp/eq 2, v0x155e5b3e0_0, L_0x158088490;
L_0x155e68a60 .cmp/eq 2, v0x155e5b3e0_0, L_0x1580884d8;
L_0x155e68b00 .cmp/eq 2, v0x155e5b3e0_0, L_0x158088520;
L_0x155e68c00 .cmp/eq 2, v0x155e5b3e0_0, L_0x158088568;
L_0x155e68d00 .functor MUXZ 32, L_0x1580885b0, o0x158051d50, L_0x155e68c00, C4<>;
L_0x155e68e50 .functor MUXZ 32, L_0x155e68d00, v0x155e5a8d0_0, L_0x155e68b00, C4<>;
L_0x155e69070 .functor MUXZ 32, L_0x155e68e50, L_0x155e6a240, L_0x155e68a60, C4<>;
L_0x155e69150 .functor MUXZ 32, L_0x155e69070, L_0x155e68720, L_0x155e689c0, C4<>;
S_0x155e59110 .scope module, "alu_operand_b_source_mux" "MUX2to1" 5 235, 14 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "signal";
    .port_info 3 /OUTPUT 32 "out";
L_0x1580883b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x155e684a0 .functor XNOR 1, v0x155e5bf60_0, L_0x1580883b8, C4<0>, C4<0>;
L_0x158088400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x155e68510 .functor XNOR 1, v0x155e5bf60_0, L_0x158088400, C4<0>, C4<0>;
v0x155e592e0_0 .net/2u *"_ivl_0", 0 0, L_0x1580883b8;  1 drivers
v0x155e59390_0 .net *"_ivl_10", 31 0, L_0x155e68600;  1 drivers
v0x155e59430_0 .net *"_ivl_2", 0 0, L_0x155e684a0;  1 drivers
v0x155e594c0_0 .net/2u *"_ivl_4", 0 0, L_0x158088400;  1 drivers
v0x155e59570_0 .net *"_ivl_6", 0 0, L_0x155e68510;  1 drivers
L_0x158088448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155e59650_0 .net/2u *"_ivl_8", 31 0, L_0x158088448;  1 drivers
v0x155e59700_0 .net "a", 31 0, v0x155e5cfd0_0;  alias, 1 drivers
v0x155e597b0_0 .net "b", 31 0, v0x155e5caf0_0;  alias, 1 drivers
v0x155e59860_0 .net "out", 31 0, L_0x155e68720;  alias, 1 drivers
v0x155e59990_0 .net "signal", 0 0, v0x155e5bf60_0;  alias, 1 drivers
L_0x155e68600 .functor MUXZ 32, L_0x158088448, v0x155e5caf0_0, L_0x155e68510, C4<>;
L_0x155e68720 .functor MUXZ 32, L_0x155e68600, v0x155e5cfd0_0, L_0x155e684a0, C4<>;
S_0x155e59a30 .scope module, "branch_target_adder" "Adder" 5 117, 15 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v0x155e59c40_0 .net "a", 31 0, v0x155e5dac0_0;  alias, 1 drivers
v0x155e59d00_0 .net "b", 31 0, v0x155e5e100_0;  alias, 1 drivers
v0x155e59db0_0 .net "c", 31 0, L_0x155e66880;  alias, 1 drivers
L_0x155e66880 .arith/sum 32, v0x155e5dac0_0, v0x155e5e100_0;
S_0x155e59ec0 .scope module, "ex_mem_reg" "EX_MEM" 5 272, 16 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite_in";
    .port_info 3 /INPUT 1 "MemtoReg_in";
    .port_info 4 /INPUT 1 "MemRead_in";
    .port_info 5 /INPUT 1 "MemWrite_in";
    .port_info 6 /INPUT 32 "alu_result_in";
    .port_info 7 /INPUT 32 "rs2_data_in";
    .port_info 8 /INPUT 5 "rd_in";
    .port_info 9 /OUTPUT 1 "RegWrite_out";
    .port_info 10 /OUTPUT 1 "MemtoReg_out";
    .port_info 11 /OUTPUT 1 "MemRead_out";
    .port_info 12 /OUTPUT 1 "MemWrite_out";
    .port_info 13 /OUTPUT 32 "alu_result_out";
    .port_info 14 /OUTPUT 32 "rs2_data_out";
    .port_info 15 /OUTPUT 5 "rd_out";
v0x155e5a280_0 .net "MemRead_in", 0 0, v0x155e5c0e0_0;  alias, 1 drivers
v0x155e5a320_0 .var "MemRead_out", 0 0;
v0x155e5a3d0_0 .net "MemWrite_in", 0 0, v0x155e5c240_0;  alias, 1 drivers
v0x155e5a480_0 .var "MemWrite_out", 0 0;
v0x155e5a530_0 .net "MemtoReg_in", 0 0, v0x155e5c420_0;  alias, 1 drivers
v0x155e5a600_0 .var "MemtoReg_out", 0 0;
v0x155e5a690_0 .net "RegWrite_in", 0 0, v0x155e5c540_0;  alias, 1 drivers
v0x155e5a720_0 .var "RegWrite_out", 0 0;
v0x155e5a7c0_0 .net "alu_result_in", 31 0, v0x155e5e910_0;  alias, 1 drivers
v0x155e5a8d0_0 .var "alu_result_out", 31 0;
v0x155e5a970_0 .net "clk", 0 0, v0x155e65150_0;  alias, 1 drivers
v0x155e5aa00_0 .net "rd_in", 4 0, v0x155e5cc10_0;  alias, 1 drivers
v0x155e5aac0_0 .var "rd_out", 4 0;
v0x155e5ab50_0 .net "rs2_data_in", 31 0, L_0x155e69a60;  alias, 1 drivers
v0x155e5abe0_0 .var "rs2_data_out", 31 0;
v0x155e5ac90_0 .net "rst", 0 0, v0x155e652e0_0;  alias, 1 drivers
S_0x155e5aed0 .scope module, "forwarding_unit" "Forwarding_Unit" 5 216, 17 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_Rs1";
    .port_info 1 /INPUT 5 "ID_EX_Rs2";
    .port_info 2 /INPUT 5 "EX_MEM_Rd";
    .port_info 3 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 4 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 5 /INPUT 5 "MEM_WB_Rd";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v0x155e5b200_0 .net "EX_MEM_Rd", 4 0, v0x155e5aac0_0;  alias, 1 drivers
v0x155e5b2c0_0 .net "EX_MEM_RegWrite", 0 0, v0x155e5a720_0;  alias, 1 drivers
v0x155e5b350_0 .var "ForwardA", 1 0;
v0x155e5b3e0_0 .var "ForwardB", 1 0;
v0x155e5b470_0 .net "ID_EX_Rs1", 4 0, v0x155e5ce90_0;  alias, 1 drivers
v0x155e5b540_0 .net "ID_EX_Rs2", 4 0, v0x155e5d150_0;  alias, 1 drivers
v0x155e5b5e0_0 .net "MEM_WB_Rd", 4 0, v0x155e5f310_0;  alias, 1 drivers
v0x155e5b680_0 .net "MEM_WB_RegWrite", 0 0, v0x155e5ef40_0;  alias, 1 drivers
E_0x155e5b190/0 .event anyedge, v0x155e5a720_0, v0x155e5aac0_0, v0x155e5b470_0, v0x155e5b540_0;
E_0x155e5b190/1 .event anyedge, v0x155e55f00_0, v0x155e55af0_0;
E_0x155e5b190 .event/or E_0x155e5b190/0, E_0x155e5b190/1;
S_0x155e5b7d0 .scope module, "id_ex_reg" "ID_EX" 5 180, 18 3 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite_in";
    .port_info 3 /INPUT 1 "MemtoReg_in";
    .port_info 4 /INPUT 1 "MemRead_in";
    .port_info 5 /INPUT 1 "MemWrite_in";
    .port_info 6 /INPUT 2 "ALUOp_in";
    .port_info 7 /INPUT 1 "ALUSrc_in";
    .port_info 8 /INPUT 32 "rs1_data_in";
    .port_info 9 /INPUT 32 "rs2_data_in";
    .port_info 10 /INPUT 32 "imm_in";
    .port_info 11 /INPUT 3 "funct3_in";
    .port_info 12 /INPUT 7 "funct7_in";
    .port_info 13 /INPUT 5 "rs1_in";
    .port_info 14 /INPUT 5 "rs2_in";
    .port_info 15 /INPUT 5 "rd_in";
    .port_info 16 /OUTPUT 1 "RegWrite_out";
    .port_info 17 /OUTPUT 1 "MemtoReg_out";
    .port_info 18 /OUTPUT 1 "MemRead_out";
    .port_info 19 /OUTPUT 1 "MemWrite_out";
    .port_info 20 /OUTPUT 2 "ALUOp_out";
    .port_info 21 /OUTPUT 1 "ALUSrc_out";
    .port_info 22 /OUTPUT 32 "rs1_data_out";
    .port_info 23 /OUTPUT 32 "rs2_data_out";
    .port_info 24 /OUTPUT 32 "imm_out";
    .port_info 25 /OUTPUT 3 "funct3_out";
    .port_info 26 /OUTPUT 7 "funct7_out";
    .port_info 27 /OUTPUT 5 "rs1_out";
    .port_info 28 /OUTPUT 5 "rs2_out";
    .port_info 29 /OUTPUT 5 "rd_out";
v0x155e5bd50_0 .net "ALUOp_in", 1 0, v0x155e52ed0_0;  alias, 1 drivers
v0x155e5be20_0 .var "ALUOp_out", 1 0;
v0x155e5beb0_0 .net "ALUSrc_in", 0 0, v0x155e52f90_0;  alias, 1 drivers
v0x155e5bf60_0 .var "ALUSrc_out", 0 0;
v0x155e5c010_0 .net "MemRead_in", 0 0, v0x155e530e0_0;  alias, 1 drivers
v0x155e5c0e0_0 .var "MemRead_out", 0 0;
v0x155e5c1b0_0 .net "MemWrite_in", 0 0, v0x155e53180_0;  alias, 1 drivers
v0x155e5c240_0 .var "MemWrite_out", 0 0;
v0x155e5c2f0_0 .net "MemtoReg_in", 0 0, v0x155e53260_0;  alias, 1 drivers
v0x155e5c420_0 .var "MemtoReg_out", 0 0;
v0x155e5c4b0_0 .net "RegWrite_in", 0 0, v0x155e53300_0;  alias, 1 drivers
v0x155e5c540_0 .var "RegWrite_out", 0 0;
v0x155e5c5f0_0 .net "clk", 0 0, v0x155e65150_0;  alias, 1 drivers
v0x155e5c700_0 .net "funct3_in", 2 0, L_0x155e65b90;  alias, 1 drivers
v0x155e5c790_0 .var "funct3_out", 2 0;
v0x155e5c840_0 .net "funct7_in", 6 0, L_0x155e65cf0;  alias, 1 drivers
v0x155e5c8d0_0 .var "funct7_out", 6 0;
v0x155e5ca60_0 .net "imm_in", 31 0, v0x155e5e100_0;  alias, 1 drivers
v0x155e5caf0_0 .var "imm_out", 31 0;
v0x155e5cb80_0 .net "rd_in", 4 0, L_0x155e65fd0;  alias, 1 drivers
v0x155e5cc10_0 .var "rd_out", 4 0;
v0x155e5cca0_0 .net "rs1_data_in", 31 0, L_0x155e671f0;  alias, 1 drivers
v0x155e5cd30_0 .var "rs1_data_out", 31 0;
v0x155e5cdc0_0 .net "rs1_in", 4 0, L_0x155e65d90;  alias, 1 drivers
v0x155e5ce90_0 .var "rs1_out", 4 0;
v0x155e5cf20_0 .net "rs2_data_in", 31 0, L_0x155e676f0;  alias, 1 drivers
v0x155e5cfd0_0 .var "rs2_data_out", 31 0;
v0x155e5d080_0 .net "rs2_in", 4 0, L_0x155e65eb0;  alias, 1 drivers
v0x155e5d150_0 .var "rs2_out", 4 0;
v0x155e5d1e0_0 .net "rst", 0 0, v0x155e652e0_0;  alias, 1 drivers
S_0x155e5d520 .scope module, "if_id_reg" "IF_ID" 5 130, 19 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /OUTPUT 32 "instr_out";
    .port_info 7 /OUTPUT 32 "pc_out";
v0x155e5d7e0_0 .net "clk", 0 0, v0x155e65150_0;  alias, 1 drivers
v0x155e5d880_0 .net "flush", 0 0, L_0x155e66380;  alias, 1 drivers
v0x155e5b990_0 .net "instr_in", 31 0, L_0x155e66690;  alias, 1 drivers
v0x155e5d920_0 .var "instr_out", 31 0;
v0x155e5d9b0_0 .net "pc_in", 31 0, v0x155e55600_0;  alias, 1 drivers
v0x155e5dac0_0 .var "pc_out", 31 0;
v0x155e5db50_0 .net "rst", 0 0, v0x155e652e0_0;  alias, 1 drivers
v0x155e5dc60_0 .net "stall", 0 0, v0x155e548c0_0;  alias, 1 drivers
S_0x155e5dd60 .scope module, "imm_gen_unit" "Imm_Gen" 5 165, 20 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /OUTPUT 32 "imm";
v0x155e5df90_0 .net "funct3", 2 0, L_0x155e678f0;  1 drivers
v0x155e5e050_0 .net "funct7", 6 0, L_0x155e67990;  1 drivers
v0x155e5e100_0 .var "imm", 31 0;
v0x155e5e1f0_0 .net "inst", 31 0, v0x155e5d920_0;  alias, 1 drivers
v0x155e5e290_0 .net "opcode", 6 0, L_0x155e67850;  1 drivers
E_0x155e5d6e0 .event anyedge, v0x155e5e290_0, v0x155e5df90_0, v0x155e5e050_0, v0x155e5d920_0;
L_0x155e67850 .part v0x155e5d920_0, 0, 7;
L_0x155e678f0 .part v0x155e5d920_0, 12, 3;
L_0x155e67990 .part v0x155e5d920_0, 25, 7;
S_0x155e5e3a0 .scope module, "main_alu" "ALU" 5 265, 21 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "control";
    .port_info 3 /OUTPUT 32 "result";
v0x155e5e720_0 .net "a", 31 0, L_0x155e683c0;  alias, 1 drivers
v0x155e5e7f0_0 .net "b", 31 0, L_0x155e69150;  alias, 1 drivers
v0x155e5e880_0 .net "control", 3 0, v0x155e56f10_0;  alias, 1 drivers
v0x155e5e910_0 .var "result", 31 0;
E_0x155e5e6c0 .event anyedge, v0x155e56f10_0, v0x155e57dd0_0, v0x155e58e40_0;
S_0x155e5e9e0 .scope module, "mem_wb_reg" "MEM_WB" 5 301, 22 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite_in";
    .port_info 3 /INPUT 1 "MemtoReg_in";
    .port_info 4 /INPUT 32 "read_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "rd_in";
    .port_info 7 /OUTPUT 1 "RegWrite_out";
    .port_info 8 /OUTPUT 1 "MemtoReg_out";
    .port_info 9 /OUTPUT 32 "read_data_out";
    .port_info 10 /OUTPUT 32 "alu_result_out";
    .port_info 11 /OUTPUT 5 "rd_out";
v0x155e5ed20_0 .net "MemtoReg_in", 0 0, v0x155e5a600_0;  alias, 1 drivers
v0x155e5edc0_0 .var "MemtoReg_out", 0 0;
v0x155e5ee50_0 .net "RegWrite_in", 0 0, v0x155e5a720_0;  alias, 1 drivers
v0x155e5ef40_0 .var "RegWrite_out", 0 0;
v0x155e5f010_0 .net "alu_result_in", 31 0, v0x155e5a8d0_0;  alias, 1 drivers
v0x155e5f160_0 .var "alu_result_out", 31 0;
v0x155e5f1f0_0 .net "clk", 0 0, v0x155e65150_0;  alias, 1 drivers
v0x155e5f280_0 .net "rd_in", 4 0, v0x155e5aac0_0;  alias, 1 drivers
v0x155e5f310_0 .var "rd_out", 4 0;
v0x155e5f420_0 .net "read_data_in", 31 0, L_0x155e69e20;  alias, 1 drivers
v0x155e5f4b0_0 .var "read_data_out", 31 0;
v0x155e5f540_0 .net "rst", 0 0, v0x155e652e0_0;  alias, 1 drivers
S_0x155e5f6d0 .scope module, "pc_plus_4_adder" "Adder" 5 111, 15 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v0x155e5f900_0 .net "a", 31 0, v0x155e55600_0;  alias, 1 drivers
L_0x1580880a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x155e5f9b0_0 .net "b", 31 0, L_0x1580880a0;  1 drivers
v0x155e5fa50_0 .net "c", 31 0, L_0x155e66740;  alias, 1 drivers
L_0x155e66740 .arith/sum 32, v0x155e55600_0, L_0x1580880a0;
S_0x155e5fb10 .scope module, "pc_select_mux" "MUX2to1" 5 123, 14 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "signal";
    .port_info 3 /OUTPUT 32 "out";
L_0x1580880e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x155e66a00 .functor XNOR 1, L_0x155e66290, L_0x1580880e8, C4<0>, C4<0>;
L_0x158088130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x155e66a70 .functor XNOR 1, L_0x155e66290, L_0x158088130, C4<0>, C4<0>;
v0x155e5fd30_0 .net/2u *"_ivl_0", 0 0, L_0x1580880e8;  1 drivers
v0x155e5fdf0_0 .net *"_ivl_10", 31 0, L_0x155e66b60;  1 drivers
v0x155e5fea0_0 .net *"_ivl_2", 0 0, L_0x155e66a00;  1 drivers
v0x155e5ff50_0 .net/2u *"_ivl_4", 0 0, L_0x158088130;  1 drivers
v0x155e60000_0 .net *"_ivl_6", 0 0, L_0x155e66a70;  1 drivers
L_0x158088178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155e600e0_0 .net/2u *"_ivl_8", 31 0, L_0x158088178;  1 drivers
v0x155e60190_0 .net "a", 31 0, L_0x155e66740;  alias, 1 drivers
v0x155e60230_0 .net "b", 31 0, L_0x155e66880;  alias, 1 drivers
v0x155e602e0_0 .net "out", 31 0, L_0x155e66d00;  alias, 1 drivers
v0x155e60410_0 .net "signal", 0 0, L_0x155e66290;  alias, 1 drivers
L_0x155e66b60 .functor MUXZ 32, L_0x158088178, L_0x155e66880, L_0x155e66a70, C4<>;
L_0x155e66d00 .functor MUXZ 32, L_0x155e66b60, L_0x155e66740, L_0x155e66a00, C4<>;
S_0x155e604c0 .scope module, "store_data_mux" "MUX4to1" 5 250, 13 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "signal";
    .port_info 5 /OUTPUT 32 "out";
L_0x1580885f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155e60740_0 .net/2u *"_ivl_0", 1 0, L_0x1580885f8;  1 drivers
v0x155e60800_0 .net *"_ivl_10", 0 0, L_0x155e694d0;  1 drivers
L_0x1580886d0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x155e608a0_0 .net/2u *"_ivl_12", 1 0, L_0x1580886d0;  1 drivers
v0x155e60940_0 .net *"_ivl_14", 0 0, L_0x155e695b0;  1 drivers
L_0x158088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155e609e0_0 .net/2u *"_ivl_16", 31 0, L_0x158088718;  1 drivers
v0x155e60ad0_0 .net *"_ivl_18", 31 0, L_0x155e69690;  1 drivers
v0x155e60b80_0 .net *"_ivl_2", 0 0, L_0x155e692f0;  1 drivers
v0x155e60c20_0 .net *"_ivl_20", 31 0, L_0x155e697e0;  1 drivers
v0x155e60cd0_0 .net *"_ivl_22", 31 0, L_0x155e69900;  1 drivers
L_0x158088640 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x155e60de0_0 .net/2u *"_ivl_4", 1 0, L_0x158088640;  1 drivers
v0x155e60e90_0 .net *"_ivl_6", 0 0, L_0x155e67a30;  1 drivers
L_0x158088688 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x155e60f30_0 .net/2u *"_ivl_8", 1 0, L_0x158088688;  1 drivers
v0x155e60fe0_0 .net "a", 31 0, v0x155e5cfd0_0;  alias, 1 drivers
v0x155e61080_0 .net "b", 31 0, L_0x155e6a240;  alias, 1 drivers
v0x155e61120_0 .net "c", 31 0, v0x155e5a8d0_0;  alias, 1 drivers
o0x158053ac0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x155e611c0_0 .net "d", 31 0, o0x158053ac0;  0 drivers
v0x155e61270_0 .net "out", 31 0, L_0x155e69a60;  alias, 1 drivers
v0x155e61420_0 .net "signal", 1 0, v0x155e5b3e0_0;  alias, 1 drivers
L_0x155e692f0 .cmp/eq 2, v0x155e5b3e0_0, L_0x1580885f8;
L_0x155e67a30 .cmp/eq 2, v0x155e5b3e0_0, L_0x158088640;
L_0x155e694d0 .cmp/eq 2, v0x155e5b3e0_0, L_0x158088688;
L_0x155e695b0 .cmp/eq 2, v0x155e5b3e0_0, L_0x1580886d0;
L_0x155e69690 .functor MUXZ 32, L_0x158088718, o0x158053ac0, L_0x155e695b0, C4<>;
L_0x155e697e0 .functor MUXZ 32, L_0x155e69690, v0x155e5a8d0_0, L_0x155e694d0, C4<>;
L_0x155e69900 .functor MUXZ 32, L_0x155e697e0, L_0x155e6a240, L_0x155e67a30, C4<>;
L_0x155e69a60 .functor MUXZ 32, L_0x155e69900, v0x155e5cfd0_0, L_0x155e692f0, C4<>;
S_0x155e614f0 .scope module, "write_back_data_mux" "MUX2to1" 5 317, 14 1 0, S_0x155e52900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "signal";
    .port_info 3 /OUTPUT 32 "out";
L_0x1580887f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x155e69f40 .functor XNOR 1, v0x155e5edc0_0, L_0x1580887f0, C4<0>, C4<0>;
L_0x158088838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x155e69ff0 .functor XNOR 1, v0x155e5edc0_0, L_0x158088838, C4<0>, C4<0>;
v0x155e61710_0 .net/2u *"_ivl_0", 0 0, L_0x1580887f0;  1 drivers
v0x155e617d0_0 .net *"_ivl_10", 31 0, L_0x155e6a100;  1 drivers
v0x155e61870_0 .net *"_ivl_2", 0 0, L_0x155e69f40;  1 drivers
v0x155e61900_0 .net/2u *"_ivl_4", 0 0, L_0x158088838;  1 drivers
v0x155e619b0_0 .net *"_ivl_6", 0 0, L_0x155e69ff0;  1 drivers
L_0x158088880 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155e61a90_0 .net/2u *"_ivl_8", 31 0, L_0x158088880;  1 drivers
v0x155e61b40_0 .net "a", 31 0, v0x155e5f160_0;  alias, 1 drivers
v0x155e61be0_0 .net "b", 31 0, v0x155e5f4b0_0;  alias, 1 drivers
v0x155e61c90_0 .net "out", 31 0, L_0x155e6a240;  alias, 1 drivers
v0x155e61e20_0 .net "signal", 0 0, v0x155e5edc0_0;  alias, 1 drivers
L_0x155e6a100 .functor MUXZ 32, L_0x158088880, v0x155e5f4b0_0, L_0x155e69ff0, C4<>;
L_0x155e6a240 .functor MUXZ 32, L_0x155e6a100, v0x155e5f160_0, L_0x155e69f40, C4<>;
    .scope S_0x155e2e070;
T_0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x155e52500_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x155e2e070;
T_1 ;
    %wait E_0x155e2c720;
    %load/vec4 v0x155e523f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x155e52500_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x155e51ff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x155e52130_0;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x155e520a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0x155e52500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x155e52500_0, 0;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x155e52500_0, 0;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x155e52500_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x155e52500_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x155e52500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x155e52500_0, 0;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x155e52500_0, 0;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x155e52500_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x155e52500_0, 0;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
T_1.6 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x155e55120;
T_2 ;
    %wait E_0x155e553d0;
    %load/vec4 v0x155e556b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155e55600_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x155e55410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x155e55550_0;
    %assign/vec4 v0x155e55600_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x155e5d520;
T_3 ;
    %wait E_0x155e553d0;
    %load/vec4 v0x155e5db50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155e5d920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155e5dac0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x155e5d880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155e5d920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155e5dac0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x155e5dc60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x155e5b990_0;
    %assign/vec4 v0x155e5d920_0, 0;
    %load/vec4 v0x155e5d9b0_0;
    %assign/vec4 v0x155e5dac0_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x155e52b70;
T_4 ;
    %wait E_0x155e52e70;
    %load/vec4 v0x155e533a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e530e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53180_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x155e52ed0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e52f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53030_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x155e53440_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e530e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53180_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x155e52ed0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e52f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53030_0, 0, 1;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e53300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e530e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53180_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x155e52ed0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e52f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53030_0, 0, 1;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e53300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e530e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53180_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x155e52ed0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e52f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53030_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e53300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e53260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e530e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53180_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x155e52ed0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e52f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53030_0, 0, 1;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e530e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e53180_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x155e52ed0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e52f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53030_0, 0, 1;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e530e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e53180_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x155e52ed0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e52f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e53030_0, 0, 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x155e55800;
T_5 ;
    %wait E_0x155e553d0;
    %load/vec4 v0x155e56990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155e56870_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x155e56870_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x155e56870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155e56900, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x155e56870_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x155e56870_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x155e55f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x155e55af0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x155e55b90_0;
    %load/vec4 v0x155e55af0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155e56900, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x155e5dd60;
T_6 ;
    %wait E_0x155e5d6e0;
    %load/vec4 v0x155e5e290_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155e5e100_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x155e5df90_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.8, 4;
    %load/vec4 v0x155e5e050_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x155e5e1f0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155e5e100_0, 0, 32;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x155e5e1f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x155e5e1f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155e5e100_0, 0, 32;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x155e5e1f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x155e5e1f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155e5e100_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x155e5e1f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x155e5e1f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155e5e1f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155e5e100_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x155e5e1f0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x155e5e1f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155e5e1f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155e5e1f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155e5e1f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x155e5e100_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x155e541d0;
T_7 ;
    %wait E_0x155e54480;
    %load/vec4 v0x155e544c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %load/vec4 v0x155e54550_0;
    %load/vec4 v0x155e545f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_7.3, 4;
    %load/vec4 v0x155e54550_0;
    %load/vec4 v0x155e546b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_7.3;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e54830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e548c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e54760_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e54830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e548c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e54760_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x155e5b7d0;
T_8 ;
    %wait E_0x155e553d0;
    %load/vec4 v0x155e5d1e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155e5c540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155e5c420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155e5c0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155e5c240_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x155e5be20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155e5bf60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155e5cd30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155e5cfd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155e5caf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x155e5c790_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x155e5c8d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x155e5ce90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x155e5d150_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x155e5cc10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x155e5c4b0_0;
    %assign/vec4 v0x155e5c540_0, 0;
    %load/vec4 v0x155e5c2f0_0;
    %assign/vec4 v0x155e5c420_0, 0;
    %load/vec4 v0x155e5c010_0;
    %assign/vec4 v0x155e5c0e0_0, 0;
    %load/vec4 v0x155e5c1b0_0;
    %assign/vec4 v0x155e5c240_0, 0;
    %load/vec4 v0x155e5bd50_0;
    %assign/vec4 v0x155e5be20_0, 0;
    %load/vec4 v0x155e5beb0_0;
    %assign/vec4 v0x155e5bf60_0, 0;
    %load/vec4 v0x155e5cca0_0;
    %assign/vec4 v0x155e5cd30_0, 0;
    %load/vec4 v0x155e5cf20_0;
    %assign/vec4 v0x155e5cfd0_0, 0;
    %load/vec4 v0x155e5ca60_0;
    %assign/vec4 v0x155e5caf0_0, 0;
    %load/vec4 v0x155e5c700_0;
    %assign/vec4 v0x155e5c790_0, 0;
    %load/vec4 v0x155e5c840_0;
    %assign/vec4 v0x155e5c8d0_0, 0;
    %load/vec4 v0x155e5cdc0_0;
    %assign/vec4 v0x155e5ce90_0, 0;
    %load/vec4 v0x155e5d080_0;
    %assign/vec4 v0x155e5d150_0, 0;
    %load/vec4 v0x155e5cb80_0;
    %assign/vec4 v0x155e5cc10_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x155e5aed0;
T_9 ;
    %wait E_0x155e5b190;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x155e5b350_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x155e5b3e0_0, 0, 2;
    %load/vec4 v0x155e5b2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x155e5b200_0;
    %load/vec4 v0x155e5b470_0;
    %cmp/e;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x155e5b350_0, 0, 2;
T_9.2 ;
    %load/vec4 v0x155e5b200_0;
    %load/vec4 v0x155e5b540_0;
    %cmp/e;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x155e5b3e0_0, 0, 2;
T_9.4 ;
T_9.0 ;
    %load/vec4 v0x155e5b680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x155e5b5e0_0;
    %load/vec4 v0x155e5b470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_9.10, 4;
    %load/vec4 v0x155e5b2c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.11, 9;
    %load/vec4 v0x155e5b200_0;
    %load/vec4 v0x155e5b470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.11;
    %nor/r;
    %and;
T_9.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x155e5b350_0, 0, 2;
T_9.8 ;
    %load/vec4 v0x155e5b5e0_0;
    %load/vec4 v0x155e5b540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_9.14, 4;
    %load/vec4 v0x155e5b2c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.15, 9;
    %load/vec4 v0x155e5b200_0;
    %load/vec4 v0x155e5b540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.15;
    %nor/r;
    %and;
T_9.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x155e5b3e0_0, 0, 2;
T_9.12 ;
T_9.6 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x155e56a80;
T_10 ;
    %wait E_0x155e56c70;
    %load/vec4 v0x155e56ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x155e56f10_0, 0, 4;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x155e56f10_0, 0, 4;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x155e56f10_0, 0, 4;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x155e56da0_0;
    %cmpi/e 7, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_10.7, 4;
    %load/vec4 v0x155e56e50_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.5, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x155e56f10_0, 0, 4;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v0x155e56da0_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_10.10, 4;
    %load/vec4 v0x155e56e50_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x155e56f10_0, 0, 4;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x155e56da0_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_10.13, 4;
    %load/vec4 v0x155e56e50_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x155e56f10_0, 0, 4;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x155e56da0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_10.16, 4;
    %load/vec4 v0x155e56e50_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x155e56f10_0, 0, 4;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0x155e56da0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_10.19, 4;
    %load/vec4 v0x155e56e50_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.17, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x155e56f10_0, 0, 4;
    %jmp T_10.18;
T_10.17 ;
    %load/vec4 v0x155e56da0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_10.22, 4;
    %load/vec4 v0x155e56e50_0;
    %pushi/vec4 1, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x155e56f10_0, 0, 4;
    %jmp T_10.21;
T_10.20 ;
    %load/vec4 v0x155e56da0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.23, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x155e56f10_0, 0, 4;
    %jmp T_10.24;
T_10.23 ;
    %load/vec4 v0x155e56da0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x155e56f10_0, 0, 4;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x155e56f10_0, 0, 4;
T_10.26 ;
T_10.24 ;
T_10.21 ;
T_10.18 ;
T_10.15 ;
T_10.12 ;
T_10.9 ;
T_10.6 ;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x155e5e3a0;
T_11 ;
    %wait E_0x155e5e6c0;
    %load/vec4 v0x155e5e880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155e5e910_0, 0, 32;
    %jmp T_11.8;
T_11.0 ;
    %load/vec4 v0x155e5e720_0;
    %load/vec4 v0x155e5e7f0_0;
    %and;
    %store/vec4 v0x155e5e910_0, 0, 32;
    %jmp T_11.8;
T_11.1 ;
    %load/vec4 v0x155e5e720_0;
    %load/vec4 v0x155e5e7f0_0;
    %xor;
    %store/vec4 v0x155e5e910_0, 0, 32;
    %jmp T_11.8;
T_11.2 ;
    %load/vec4 v0x155e5e720_0;
    %ix/getv 4, v0x155e5e7f0_0;
    %shiftl 4;
    %store/vec4 v0x155e5e910_0, 0, 32;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0x155e5e720_0;
    %load/vec4 v0x155e5e7f0_0;
    %add;
    %store/vec4 v0x155e5e910_0, 0, 32;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x155e5e720_0;
    %load/vec4 v0x155e5e7f0_0;
    %sub;
    %store/vec4 v0x155e5e910_0, 0, 32;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x155e5e720_0;
    %load/vec4 v0x155e5e7f0_0;
    %mul;
    %store/vec4 v0x155e5e910_0, 0, 32;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x155e5e720_0;
    %ix/getv 4, v0x155e5e7f0_0;
    %shiftr 4;
    %store/vec4 v0x155e5e910_0, 0, 32;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x155e59ec0;
T_12 ;
    %wait E_0x155e553d0;
    %load/vec4 v0x155e5ac90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155e5a720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155e5a600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155e5a320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155e5a480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155e5a8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155e5abe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x155e5aac0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x155e5a690_0;
    %assign/vec4 v0x155e5a720_0, 0;
    %load/vec4 v0x155e5a530_0;
    %assign/vec4 v0x155e5a600_0, 0;
    %load/vec4 v0x155e5a280_0;
    %assign/vec4 v0x155e5a320_0, 0;
    %load/vec4 v0x155e5a3d0_0;
    %assign/vec4 v0x155e5a480_0, 0;
    %load/vec4 v0x155e5a7c0_0;
    %assign/vec4 v0x155e5a8d0_0, 0;
    %load/vec4 v0x155e5ab50_0;
    %assign/vec4 v0x155e5abe0_0, 0;
    %load/vec4 v0x155e5aa00_0;
    %assign/vec4 v0x155e5aac0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x155e53630;
T_13 ;
    %wait E_0x155e53830;
    %load/vec4 v0x155e53930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x155e53f50_0;
    %load/vec4 v0x155e53d90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155e540a0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x155e5e9e0;
T_14 ;
    %wait E_0x155e553d0;
    %load/vec4 v0x155e5f540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155e5ef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155e5edc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155e5f4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155e5f160_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x155e5f310_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x155e5ee50_0;
    %assign/vec4 v0x155e5ef40_0, 0;
    %load/vec4 v0x155e5ed20_0;
    %assign/vec4 v0x155e5edc0_0, 0;
    %load/vec4 v0x155e5f420_0;
    %assign/vec4 v0x155e5f4b0_0, 0;
    %load/vec4 v0x155e5f010_0;
    %assign/vec4 v0x155e5f160_0, 0;
    %load/vec4 v0x155e5f280_0;
    %assign/vec4 v0x155e5f310_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x155e29a60;
T_15 ;
    %delay 25, 0;
    %load/vec4 v0x155e65150_0;
    %inv;
    %store/vec4 v0x155e65150_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x155e29a60;
T_16 ;
    %vpi_call 4 20 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 4 21 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155e65370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155e655b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155e65400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155e65490_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x155e65490_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x155e65490_0;
    %store/vec4a v0x155e55050, 4, 0;
    %load/vec4 v0x155e65490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155e65490_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155e65490_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x155e65490_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x155e65490_0;
    %store/vec4a v0x155e540a0, 4, 0;
    %load/vec4 v0x155e65490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155e65490_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %vpi_call 4 39 "$readmemb", "testcases/instruction_1.txt", v0x155e55050 {0 0 0};
    %vpi_func 4 43 "$fopen" 32, "testcases/output_11.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x155e65520_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e65150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e652e0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e652e0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e652e0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155e540a0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155e540a0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155e540a0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155e540a0, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155e540a0, 4, 0;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155e56900, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155e56900, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155e56900, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155e56900, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155e56900, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155e56900, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155e56900, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155e56900, 4, 0;
    %end;
    .thread T_16;
    .scope S_0x155e29a60;
T_17 ;
    %wait E_0x155e53830;
    %load/vec4 v0x155e65370_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 4 74 "$finish" {0 0 0};
T_17.0 ;
    %load/vec4 v0x155e548c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_17.4, 4;
    %load/vec4 v0x155e53030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x155e655b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155e655b0_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x155e61eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.5, 4;
    %load/vec4 v0x155e65400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155e65400_0, 0, 32;
T_17.5 ;
    %vpi_call 4 82 "$fdisplay", v0x155e65520_0, "cycle = %d, Stall = %0d, Flush = %0d\012PC = %d", v0x155e65370_0, v0x155e655b0_0, v0x155e65400_0, v0x155e55600_0 {0 0 0};
    %vpi_call 4 86 "$fdisplay", v0x155e65520_0, "Registers" {0 0 0};
    %vpi_call 4 87 "$fdisplay", v0x155e65520_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x155e56900, 0>, &A<v0x155e56900, 8>, &A<v0x155e56900, 16>, &A<v0x155e56900, 24> {0 0 0};
    %vpi_call 4 88 "$fdisplay", v0x155e65520_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x155e56900, 1>, &A<v0x155e56900, 9>, &A<v0x155e56900, 17>, &A<v0x155e56900, 25> {0 0 0};
    %vpi_call 4 89 "$fdisplay", v0x155e65520_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x155e56900, 2>, &A<v0x155e56900, 10>, &A<v0x155e56900, 18>, &A<v0x155e56900, 26> {0 0 0};
    %vpi_call 4 90 "$fdisplay", v0x155e65520_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x155e56900, 3>, &A<v0x155e56900, 11>, &A<v0x155e56900, 19>, &A<v0x155e56900, 27> {0 0 0};
    %vpi_call 4 91 "$fdisplay", v0x155e65520_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x155e56900, 4>, &A<v0x155e56900, 12>, &A<v0x155e56900, 20>, &A<v0x155e56900, 28> {0 0 0};
    %vpi_call 4 92 "$fdisplay", v0x155e65520_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x155e56900, 5>, &A<v0x155e56900, 13>, &A<v0x155e56900, 21>, &A<v0x155e56900, 29> {0 0 0};
    %vpi_call 4 93 "$fdisplay", v0x155e65520_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x155e56900, 6>, &A<v0x155e56900, 14>, &A<v0x155e56900, 22>, &A<v0x155e56900, 30> {0 0 0};
    %vpi_call 4 94 "$fdisplay", v0x155e65520_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x155e56900, 7>, &A<v0x155e56900, 15>, &A<v0x155e56900, 23>, &A<v0x155e56900, 31> {0 0 0};
    %vpi_call 4 98 "$fdisplay", v0x155e65520_0, "Data Memory: 0x00 = %10d", &A<v0x155e540a0, 0> {0 0 0};
    %vpi_call 4 99 "$fdisplay", v0x155e65520_0, "Data Memory: 0x04 = %10d", &A<v0x155e540a0, 1> {0 0 0};
    %vpi_call 4 100 "$fdisplay", v0x155e65520_0, "Data Memory: 0x08 = %10d", &A<v0x155e540a0, 2> {0 0 0};
    %vpi_call 4 101 "$fdisplay", v0x155e65520_0, "Data Memory: 0x0C = %10d", &A<v0x155e540a0, 3> {0 0 0};
    %vpi_call 4 102 "$fdisplay", v0x155e65520_0, "Data Memory: 0x10 = %10d", &A<v0x155e540a0, 4> {0 0 0};
    %vpi_call 4 103 "$fdisplay", v0x155e65520_0, "Data Memory: 0x14 = %10d", &A<v0x155e540a0, 5> {0 0 0};
    %vpi_call 4 104 "$fdisplay", v0x155e65520_0, "Data Memory: 0x18 = %10d", &A<v0x155e540a0, 6> {0 0 0};
    %vpi_call 4 105 "$fdisplay", v0x155e65520_0, "Data Memory: 0x1C = %10d", &A<v0x155e540a0, 7> {0 0 0};
    %vpi_call 4 107 "$fdisplay", v0x155e65520_0, "\012" {0 0 0};
    %load/vec4 v0x155e65370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155e65370_0, 0, 32;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "src/Equal.v";
    "src/Shift_Left_1.v";
    "src/testbench.v";
    "src/CPU.v";
    "src/Control.v";
    "src/Data_Memory.v";
    "src/Hazard_Detection_Unit.v";
    "src/Instruction_Memory.v";
    "src/PC.v";
    "src/Registers.v";
    "src/ALU_Control.v";
    "src/MUX4to1.v";
    "src/MUX2to1.v";
    "src/Adder.v";
    "src/EX_MEM.v";
    "src/Forwarding_Unit.v";
    "src/ID_EX.v";
    "src/IF_ID.v";
    "src/Imm_Gen.v";
    "src/ALU.v";
    "src/MEM_WB.v";
