#--- source.hlsl
StructuredBuffer<int16_t4> In  : register(t0);
RWStructuredBuffer<int16_t4> Out1 : register(u1); // test scalar
RWStructuredBuffer<int16_t4> Out2 : register(u2); // test int16_t2
RWStructuredBuffer<int16_t4> Out3 : register(u3); // test int16_t3
RWStructuredBuffer<int16_t4> Out4 : register(u4); // test int16_t4
RWStructuredBuffer<int16_t4> Out5 : register(u5); // constant folding

[numthreads(4,1,1)]
void main(int3 tid : SV_GroupThreadID)
{
    int16_t4 v = In[0];

    // Mask per "active lane set": only <=N lanes contribute
    int16_t s1 = WaveActiveSum((tid.x <= 0) ? v.x : 0);
    int16_t s2 = WaveActiveSum((tid.x <= 1) ? v.x : 0);
    int16_t s3 = WaveActiveSum((tid.x <= 2) ? v.x : 0);
    int16_t s4 = WaveActiveSum((tid.x <= 3) ? v.x : 0);

    int16_t2 v2_1 = WaveActiveSum((tid.x <= 0) ? v.xy : int16_t2(0,0));
    int16_t2 v2_2 = WaveActiveSum((tid.x <= 1) ? v.xy : int16_t2(0,0));
    int16_t2 v2_3 = WaveActiveSum((tid.x <= 2) ? v.xy : int16_t2(0,0));
    int16_t2 v2_4 = WaveActiveSum((tid.x <= 3) ? v.xy : int16_t2(0,0));

    int16_t3 v3_1 = WaveActiveSum((tid.x <= 0) ? v.xyz : int16_t3(0,0,0));
    int16_t3 v3_2 = WaveActiveSum((tid.x <= 1) ? v.xyz : int16_t3(0,0,0));
    int16_t3 v3_3 = WaveActiveSum((tid.x <= 2) ? v.xyz : int16_t3(0,0,0));
    int16_t3 v3_4 = WaveActiveSum((tid.x <= 3) ? v.xyz : int16_t3(0,0,0));

    int16_t4 v4_1 = WaveActiveSum((tid.x <= 0) ? v : int16_t4(0,0,0,0));
    int16_t4 v4_2 = WaveActiveSum((tid.x <= 1) ? v : int16_t4(0,0,0,0));
    int16_t4 v4_3 = WaveActiveSum((tid.x <= 2) ? v : int16_t4(0,0,0,0));
    int16_t4 v4_4 = WaveActiveSum((tid.x <= 3) ? v : int16_t4(0,0,0,0));

    int16_t scalars[4] = { s1, s2, s3, s4 };
    int16_t2 vec2s [4] = { v2_1, v2_2, v2_3, v2_4 };
    int16_t3 vec3s [4] = { v3_1, v3_2, v3_3, v3_4 };
    int16_t4 vec4s [4] = { v4_1, v4_2, v4_3, v4_4 };

    int16_t idx = 3 - tid.x; // lane0→index3 (4 lanes), lane3→index0 (1 lane)

    Out1[tid.x].x   = scalars[idx];
    Out2[tid.x].xy  = vec2s[idx];
    Out3[tid.x].xyz = vec3s[idx];
    Out4[tid.x]     = vec4s[idx];

    // constant folding case
    Out5[0] = WaveActiveSum(int16_t4(1,2,3,4));
}

//--- pipeline.yaml

---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]
Buffers:
  - Name: In
    Format: Int16
    Stride: 2
    Data: [ 1, 10, 100, 1000]
  - Name: Out1
    Format: Int16
    Stride: 8
    ZeroInitSize: 32  
  - Name: Out2
    Format: Int16
    Stride: 8
    ZeroInitSize: 32
  - Name: Out3
    Format: Int16
    Stride: 8
    ZeroInitSize: 32
  - Name: Out4
    Format: Int16
    Stride: 8
    ZeroInitSize: 32
  - Name: Out5
    Format: Int16
    Stride: 8
    ZeroInitSize: 8
  - Name: ExpectedOut1
    Format: Int16
    Stride: 8
    Data: [ 4, 0, 0, 0, 3, 0, 0, 0, 2, 0, 0, 0, 1, 0, 0, 0 ]
  - Name: ExpectedOut2
    Format: Int16
    Stride: 8
    Data: [ 4, 40, 0, 0, 3, 30, 0, 0, 2, 20, 0, 0, 1, 10, 0, 0 ]
  - Name: ExpectedOut3
    Format: Int16
    Stride: 8
    Data: [ 4, 40, 400, 0, 3, 30, 300, 0, 2, 20, 200, 0, 1, 10, 100, 0 ]
  - Name: ExpectedOut4
    Format: Int16
    Stride: 8
    Data: [ 4, 40, 400, 4000, 3, 30, 300, 3000, 2, 20, 200, 2000, 1, 10, 100, 1000 ]
  - Name: ExpectedOut5
    Format: Int16
    Stride: 2
    Data: [ 4, 8, 12, 16 ]
Results:
  - Result: ExpectedOut1
    Rule: BufferExact
    Actual: Out1
    Expected: ExpectedOut1
  - Result: ExpectedOut2
    Rule: BufferExact
    Actual: Out2
    Expected: ExpectedOut2
  - Result: ExpectedOut3
    Rule: BufferExact
    Actual: Out3
    Expected: ExpectedOut3
  - Result: ExpectedOut4
    Rule: BufferExact
    Actual: Out4
    Expected: ExpectedOut4
  - Result: ExpectedOut5
    Rule: BufferExact
    Actual: Out5
    Expected: ExpectedOut5
DescriptorSets:
  - Resources:
    - Name: In
      Kind: StructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: Out1
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
    - Name: Out2
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 2
        Space: 0
      VulkanBinding:
        Binding: 2
    - Name: Out3
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 3
        Space: 0
      VulkanBinding:
        Binding: 3
    - Name: Out4
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 4
        Space: 0
      VulkanBinding:
        Binding: 4
    - Name: Out5
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 5
        Space: 0
      VulkanBinding:
        Binding: 5

...
#--- end

# UNSUPPORTED: Clang

# REQUIRES: Int16

# RUN: split-file %s %t
# RUN: %if !Vulkan %{ %dxc_target -enable-16bit-types  -T cs_6_5 -Fo %t.o %t/source.hlsl %}
# RUN: %if Vulkan %{ %dxc_target -enable-16bit-types  -T cs_6_5 -fspv-target-env=vulkan1.1 -Fo %t.o %t/source.hlsl %}
# RUN: %offloader %t/pipeline.yaml %t.o 
