{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624412287188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624412287189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 21:38:07 2021 " "Processing started: Tue Jun 22 21:38:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624412287189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412287189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlCard00_00 -c ControlCard00_00 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlCard00_00 -c ControlCard00_00" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412287189 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1624412287644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dft_eng_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dft_eng_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dft_eng_ram-SYN " "Found design unit 1: dft_eng_ram-SYN" {  } { { "DFT_ENG_RAM.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG_RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293840 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFT_ENG_RAM " "Found entity 1: DFT_ENG_RAM" {  } { { "DFT_ENG_RAM.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG_RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dft_eng_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dft_eng_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dft_eng_mult-SYN " "Found design unit 1: dft_eng_mult-SYN" {  } { { "DFT_ENG_MULT.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG_MULT.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293841 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFT_ENG_MULT " "Found entity 1: DFT_ENG_MULT" {  } { { "DFT_ENG_MULT.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG_MULT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_rx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_rx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_rx_fifo-SYN " "Found design unit 1: adc_rx_fifo-SYN" {  } { { "ADC_RX_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX_FIFO.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293843 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_RX_FIFO " "Found entity 1: ADC_RX_FIFO" {  } { { "ADC_RX_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_RX-Behavioral " "Found design unit 1: ADC_RX-Behavioral" {  } { { "ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293844 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_RX " "Found entity 1: ADC_RX" {  } { { "ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dft_eng_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dft_eng_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dft_eng_fifo-SYN " "Found design unit 1: dft_eng_fifo-SYN" {  } { { "DFT_ENG_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG_FIFO.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293846 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFT_ENG_FIFO " "Found entity 1: DFT_ENG_FIFO" {  } { { "DFT_ENG_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dft_eng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dft_eng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFT_ENG-Behavioral " "Found design unit 1: DFT_ENG-Behavioral" {  } { { "DFT_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293847 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFT_ENG " "Found entity 1: DFT_ENG" {  } { { "DFT_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_MOD-behavioral " "Found design unit 1: LED_MOD-behavioral" {  } { { "LED_MOD.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/LED_MOD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293848 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_MOD " "Found entity 1: LED_MOD" {  } { { "LED_MOD.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/LED_MOD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlcard00_00.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlcard00_00.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlCard00_00-ControlCard00_00_behavior " "Found design unit 1: ControlCard00_00-ControlCard00_00_behavior" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293851 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlCard00_00 " "Found entity 1: ControlCard00_00" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-Behavioral " "Found design unit 1: UART_TX-Behavioral" {  } { { "UART_TX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_TX.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293852 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_fifo-SYN " "Found design unit 1: uart_fifo-SYN" {  } { { "UART_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_FIFO.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293854 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_FIFO " "Found entity 1: UART_FIFO" {  } { { "UART_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-behavioral " "Found design unit 1: UART_RX-behavioral" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_RX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293855 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_RX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainpll-SYN " "Found design unit 1: mainpll-SYN" {  } { { "MainPLL.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/MainPLL.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293857 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainPLL " "Found entity 1: MainPLL" {  } { { "MainPLL.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/MainPLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opt_uart_rx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opt_uart_rx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opt_uart_rx_fifo-SYN " "Found design unit 1: opt_uart_rx_fifo-SYN" {  } { { "OPT_UART_RX_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/OPT_UART_RX_FIFO.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293858 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPT_UART_RX_FIFO " "Found entity 1: OPT_UART_RX_FIFO" {  } { { "OPT_UART_RX_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/OPT_UART_RX_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_host.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx_host.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_HOST-Behavioral " "Found design unit 1: UART_TX_HOST-Behavioral" {  } { { "UART_TX_HOST.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_TX_HOST.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293859 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_HOST " "Found entity 1: UART_TX_HOST" {  } { { "UART_TX_HOST.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_TX_HOST.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_host_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx_host_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx_host_fifo-SYN " "Found design unit 1: uart_tx_host_fifo-SYN" {  } { { "UART_TX_HOST_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_TX_HOST_FIFO.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293861 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_HOST_FIFO " "Found entity 1: UART_TX_HOST_FIFO" {  } { { "UART_TX_HOST_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_TX_HOST_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_brd_eng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_brd_eng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_BRD_ENG-ADC_BRD_ENG_behavior " "Found design unit 1: ADC_BRD_ENG-ADC_BRD_ENG_behavior" {  } { { "ADC_BRD_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293862 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_BRD_ENG " "Found entity 1: ADC_BRD_ENG" {  } { { "ADC_BRD_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_brd_eng_out_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_brd_eng_out_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_brd_eng_out_fifo-SYN " "Found design unit 1: adc_brd_eng_out_fifo-SYN" {  } { { "ADC_BRD_ENG_OUT_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG_OUT_FIFO.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293864 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_BRD_ENG_OUT_FIFO " "Found entity 1: ADC_BRD_ENG_OUT_FIFO" {  } { { "ADC_BRD_ENG_OUT_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG_OUT_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sreginout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sreginout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SREG_IN_OUT-Behavioral " "Found design unit 1: SREG_IN_OUT-Behavioral" {  } { { "SRegInOut.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/SRegInOut.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293865 ""} { "Info" "ISGN_ENTITY_NAME" "1 SREG_IN_OUT " "Found entity 1: SREG_IN_OUT" {  } { { "SRegInOut.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/SRegInOut.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_adc_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aux_adc_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUX_ADC_RX-Behavioral " "Found design unit 1: AUX_ADC_RX-Behavioral" {  } { { "AUX_ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/AUX_ADC_RX.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293867 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUX_ADC_RX " "Found entity 1: AUX_ADC_RX" {  } { { "AUX_ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/AUX_ADC_RX.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_adc_rx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aux_adc_rx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_adc_rx_fifo-SYN " "Found design unit 1: aux_adc_rx_fifo-SYN" {  } { { "AUX_ADC_RX_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/AUX_ADC_RX_FIFO.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293868 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUX_ADC_RX_FIFO " "Found entity 1: AUX_ADC_RX_FIFO" {  } { { "AUX_ADC_RX_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/AUX_ADC_RX_FIFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412293868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412293868 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlCard00_00 " "Elaborating entity \"ControlCard00_00\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624412293991 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PLLLockedxS ControlCard00_00.vhd(139) " "Verilog HDL or VHDL warning at ControlCard00_00.vhd(139): object \"PLLLockedxS\" assigned a value but never read" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624412293994 "|ControlCard00_00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_BRD_ENG ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst " "Elaborating entity \"ADC_BRD_ENG\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\"" {  } { { "ControlCard00_00.vhd" "\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_BRD_ENG_OUT_FIFO ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst " "Elaborating entity \"ADC_BRD_ENG_OUT_FIFO\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\"" {  } { { "ADC_BRD_ENG.vhd" "ADC_BRD_ENG_OUT_FIFO_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "ADC_BRD_ENG_OUT_FIFO.vhd" "scfifo_component" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG_OUT_FIFO.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "ADC_BRD_ENG_OUT_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG_OUT_FIFO.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component " "Instantiated megafunction \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294205 ""}  } { { "ADC_BRD_ENG_OUT_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG_OUT_FIFO.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624412294205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2q21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2q21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2q21 " "Found entity 1: scfifo_2q21" {  } { { "db/scfifo_2q21.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/scfifo_2q21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412294243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412294243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2q21 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated " "Elaborating entity \"scfifo_2q21\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lh21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lh21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lh21 " "Found entity 1: a_dpfifo_lh21" {  } { { "db/a_dpfifo_lh21.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_lh21.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412294254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412294254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lh21 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated\|a_dpfifo_lh21:dpfifo " "Elaborating entity \"a_dpfifo_lh21\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated\|a_dpfifo_lh21:dpfifo\"" {  } { { "db/scfifo_2q21.tdf" "dpfifo" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/scfifo_2q21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fab1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fab1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fab1 " "Found entity 1: altsyncram_fab1" {  } { { "db/altsyncram_fab1.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/altsyncram_fab1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412294295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412294295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fab1 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated\|a_dpfifo_lh21:dpfifo\|altsyncram_fab1:FIFOram " "Elaborating entity \"altsyncram_fab1\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated\|a_dpfifo_lh21:dpfifo\|altsyncram_fab1:FIFOram\"" {  } { { "db/a_dpfifo_lh21.tdf" "FIFOram" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_lh21.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_k88.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_k88.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_k88 " "Found entity 1: cmpr_k88" {  } { { "db/cmpr_k88.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/cmpr_k88.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412294334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412294334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_k88 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated\|a_dpfifo_lh21:dpfifo\|cmpr_k88:almost_full_comparer " "Elaborating entity \"cmpr_k88\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated\|a_dpfifo_lh21:dpfifo\|cmpr_k88:almost_full_comparer\"" {  } { { "db/a_dpfifo_lh21.tdf" "almost_full_comparer" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_lh21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_k88 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated\|a_dpfifo_lh21:dpfifo\|cmpr_k88:three_comparison " "Elaborating entity \"cmpr_k88\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated\|a_dpfifo_lh21:dpfifo\|cmpr_k88:three_comparison\"" {  } { { "db/a_dpfifo_lh21.tdf" "three_comparison" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_lh21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oka " "Found entity 1: cntr_oka" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/cntr_oka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412294374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412294374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oka ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated\|a_dpfifo_lh21:dpfifo\|cntr_oka:rd_ptr_msb " "Elaborating entity \"cntr_oka\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated\|a_dpfifo_lh21:dpfifo\|cntr_oka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_lh21.tdf" "rd_ptr_msb" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_lh21.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cm6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cm6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cm6 " "Found entity 1: cntr_cm6" {  } { { "db/cntr_cm6.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/cntr_cm6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412294413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412294413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cm6 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated\|a_dpfifo_lh21:dpfifo\|cntr_cm6:usedw_counter " "Elaborating entity \"cntr_cm6\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated\|a_dpfifo_lh21:dpfifo\|cntr_cm6:usedw_counter\"" {  } { { "db/a_dpfifo_lh21.tdf" "usedw_counter" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_lh21.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ma " "Found entity 1: cntr_0ma" {  } { { "db/cntr_0ma.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/cntr_0ma.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412294454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412294454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ma ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated\|a_dpfifo_lh21:dpfifo\|cntr_0ma:wr_ptr " "Elaborating entity \"cntr_0ma\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_BRD_ENG_OUT_FIFO:ADC_BRD_ENG_OUT_FIFO_inst\|scfifo:scfifo_component\|scfifo_2q21:auto_generated\|a_dpfifo_lh21:dpfifo\|cntr_0ma:wr_ptr\"" {  } { { "db/a_dpfifo_lh21.tdf" "wr_ptr" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_lh21.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_RX ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst " "Elaborating entity \"ADC_RX\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\"" {  } { { "ADC_BRD_ENG.vhd" "ADC_RX_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294457 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SClrxSI ADC_RX.vhd(97) " "VHDL Process Statement warning at ADC_RX.vhd(97): signal \"SClrxSI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624412294458 "|ControlCard00_00|ADC_BRD_ENG:ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst|ADC_RX:ADC_RX_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_RX_FIFO ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst " "Elaborating entity \"ADC_RX_FIFO\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\"" {  } { { "ADC_RX.vhd" "ADC_RX_FIFO_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "ADC_RX_FIFO.vhd" "scfifo_component" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX_FIFO.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "ADC_RX_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX_FIFO.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component " "Instantiated megafunction \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294598 ""}  } { { "ADC_RX_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX_FIFO.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624412294598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_or21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_or21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_or21 " "Found entity 1: scfifo_or21" {  } { { "db/scfifo_or21.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/scfifo_or21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412294636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412294636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_or21 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\|scfifo_or21:auto_generated " "Elaborating entity \"scfifo_or21\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\|scfifo_or21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bj21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bj21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bj21 " "Found entity 1: a_dpfifo_bj21" {  } { { "db/a_dpfifo_bj21.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_bj21.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412294645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412294645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bj21 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\|scfifo_or21:auto_generated\|a_dpfifo_bj21:dpfifo " "Elaborating entity \"a_dpfifo_bj21\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\|scfifo_or21:auto_generated\|a_dpfifo_bj21:dpfifo\"" {  } { { "db/scfifo_or21.tdf" "dpfifo" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/scfifo_or21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fug1 " "Found entity 1: altsyncram_fug1" {  } { { "db/altsyncram_fug1.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/altsyncram_fug1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412294689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412294689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fug1 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\|scfifo_or21:auto_generated\|a_dpfifo_bj21:dpfifo\|altsyncram_fug1:FIFOram " "Elaborating entity \"altsyncram_fug1\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\|scfifo_or21:auto_generated\|a_dpfifo_bj21:dpfifo\|altsyncram_fug1:FIFOram\"" {  } { { "db/a_dpfifo_bj21.tdf" "FIFOram" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_bj21.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_l88.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_l88.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_l88 " "Found entity 1: cmpr_l88" {  } { { "db/cmpr_l88.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/cmpr_l88.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412294727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412294727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_l88 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\|scfifo_or21:auto_generated\|a_dpfifo_bj21:dpfifo\|cmpr_l88:almost_full_comparer " "Elaborating entity \"cmpr_l88\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\|scfifo_or21:auto_generated\|a_dpfifo_bj21:dpfifo\|cmpr_l88:almost_full_comparer\"" {  } { { "db/a_dpfifo_bj21.tdf" "almost_full_comparer" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_bj21.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_l88 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\|scfifo_or21:auto_generated\|a_dpfifo_bj21:dpfifo\|cmpr_l88:two_comparison " "Elaborating entity \"cmpr_l88\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\|scfifo_or21:auto_generated\|a_dpfifo_bj21:dpfifo\|cmpr_l88:two_comparison\"" {  } { { "db/a_dpfifo_bj21.tdf" "two_comparison" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_bj21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dm6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dm6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dm6 " "Found entity 1: cntr_dm6" {  } { { "db/cntr_dm6.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/cntr_dm6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412294769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412294769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dm6 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\|scfifo_or21:auto_generated\|a_dpfifo_bj21:dpfifo\|cntr_dm6:usedw_counter " "Elaborating entity \"cntr_dm6\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\|scfifo_or21:auto_generated\|a_dpfifo_bj21:dpfifo\|cntr_dm6:usedw_counter\"" {  } { { "db/a_dpfifo_bj21.tdf" "usedw_counter" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_bj21.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ma " "Found entity 1: cntr_1ma" {  } { { "db/cntr_1ma.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/cntr_1ma.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412294807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412294807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ma ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\|scfifo_or21:auto_generated\|a_dpfifo_bj21:dpfifo\|cntr_1ma:wr_ptr " "Elaborating entity \"cntr_1ma\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|ADC_RX_FIFO:ADC_RX_FIFO_inst\|scfifo:scfifo_component\|scfifo_or21:auto_generated\|a_dpfifo_bj21:dpfifo\|cntr_1ma:wr_ptr\"" {  } { { "db/a_dpfifo_bj21.tdf" "wr_ptr" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_bj21.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFT_ENG ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst " "Elaborating entity \"DFT_ENG\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\"" {  } { { "ADC_BRD_ENG.vhd" "DFT_ENG_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFT_ENG_RAM ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_RAM:DFT_ENG_RAM_inst " "Elaborating entity \"DFT_ENG_RAM\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_RAM:DFT_ENG_RAM_inst\"" {  } { { "DFT_ENG.vhd" "DFT_ENG_RAM_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_RAM:DFT_ENG_RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_RAM:DFT_ENG_RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "DFT_ENG_RAM.vhd" "altsyncram_component" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG_RAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_RAM:DFT_ENG_RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_RAM:DFT_ENG_RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "DFT_ENG_RAM.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG_RAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_RAM:DFT_ENG_RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_RAM:DFT_ENG_RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294861 ""}  } { { "DFT_ENG_RAM.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG_RAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624412294861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3kn3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3kn3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3kn3 " "Found entity 1: altsyncram_3kn3" {  } { { "db/altsyncram_3kn3.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/altsyncram_3kn3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412294903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412294903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3kn3 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_RAM:DFT_ENG_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_3kn3:auto_generated " "Elaborating entity \"altsyncram_3kn3\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_RAM:DFT_ENG_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_3kn3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFT_ENG_MULT ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_MULT:DFT_ENG_MULT_inst " "Elaborating entity \"DFT_ENG_MULT\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_MULT:DFT_ENG_MULT_inst\"" {  } { { "DFT_ENG.vhd" "DFT_ENG_MULT_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_MULT:DFT_ENG_MULT_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_MULT:DFT_ENG_MULT_inst\|lpm_mult:lpm_mult_component\"" {  } { { "DFT_ENG_MULT.vhd" "lpm_mult_component" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG_MULT.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_MULT:DFT_ENG_MULT_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_MULT:DFT_ENG_MULT_inst\|lpm_mult:lpm_mult_component\"" {  } { { "DFT_ENG_MULT.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG_MULT.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_MULT:DFT_ENG_MULT_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_MULT:DFT_ENG_MULT_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 36 " "Parameter \"lpm_widtha\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 68 " "Parameter \"lpm_widthp\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412294933 ""}  } { { "DFT_ENG_MULT.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG_MULT.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624412294933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ojm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ojm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ojm " "Found entity 1: mult_ojm" {  } { { "db/mult_ojm.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/mult_ojm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412294973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412294973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ojm ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_MULT:DFT_ENG_MULT_inst\|lpm_mult:lpm_mult_component\|mult_ojm:auto_generated " "Elaborating entity \"mult_ojm\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_MULT:DFT_ENG_MULT_inst\|lpm_mult:lpm_mult_component\|mult_ojm:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFT_ENG_FIFO ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst " "Elaborating entity \"DFT_ENG_FIFO\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\"" {  } { { "DFT_ENG.vhd" "DFT_ENG_FIFO_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412294983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "DFT_ENG_FIFO.vhd" "scfifo_component" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG_FIFO.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412295120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "DFT_ENG_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG_FIFO.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412295120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component " "Instantiated megafunction \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412295120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412295120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412295120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412295120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412295120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412295120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412295120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412295120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412295120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412295120 ""}  } { { "DFT_ENG_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG_FIFO.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624412295120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ur21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ur21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ur21 " "Found entity 1: scfifo_ur21" {  } { { "db/scfifo_ur21.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/scfifo_ur21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412295159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412295159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ur21 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component\|scfifo_ur21:auto_generated " "Elaborating entity \"scfifo_ur21\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component\|scfifo_ur21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412295159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hj21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hj21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hj21 " "Found entity 1: a_dpfifo_hj21" {  } { { "db/a_dpfifo_hj21.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_hj21.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412295168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412295168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hj21 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component\|scfifo_ur21:auto_generated\|a_dpfifo_hj21:dpfifo " "Elaborating entity \"a_dpfifo_hj21\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component\|scfifo_ur21:auto_generated\|a_dpfifo_hj21:dpfifo\"" {  } { { "db/scfifo_ur21.tdf" "dpfifo" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/scfifo_ur21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412295168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_fefifo_08f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412295177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412295177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component\|scfifo_ur21:auto_generated\|a_dpfifo_hj21:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component\|scfifo_ur21:auto_generated\|a_dpfifo_hj21:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_hj21.tdf" "fifo_state" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_hj21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412295178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_537.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_537.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_537 " "Found entity 1: cntr_537" {  } { { "db/cntr_537.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/cntr_537.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412295216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412295216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_537 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component\|scfifo_ur21:auto_generated\|a_dpfifo_hj21:dpfifo\|a_fefifo_08f:fifo_state\|cntr_537:count_usedw " "Elaborating entity \"cntr_537\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component\|scfifo_ur21:auto_generated\|a_dpfifo_hj21:dpfifo\|a_fefifo_08f:fifo_state\|cntr_537:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_fefifo_08f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412295217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k2m1 " "Found entity 1: altsyncram_k2m1" {  } { { "db/altsyncram_k2m1.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/altsyncram_k2m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412295262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412295262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k2m1 ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component\|scfifo_ur21:auto_generated\|a_dpfifo_hj21:dpfifo\|altsyncram_k2m1:FIFOram " "Elaborating entity \"altsyncram_k2m1\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component\|scfifo_ur21:auto_generated\|a_dpfifo_hj21:dpfifo\|altsyncram_k2m1:FIFOram\"" {  } { { "db/a_dpfifo_hj21.tdf" "FIFOram" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_hj21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412295263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p2b " "Found entity 1: cntr_p2b" {  } { { "db/cntr_p2b.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/cntr_p2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412295303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412295303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p2b ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component\|scfifo_ur21:auto_generated\|a_dpfifo_hj21:dpfifo\|cntr_p2b:rd_ptr_count " "Elaborating entity \"cntr_p2b\" for hierarchy \"ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|DFT_ENG_FIFO:DFT_ENG_FIFO_inst\|scfifo:scfifo_component\|scfifo_ur21:auto_generated\|a_dpfifo_hj21:dpfifo\|cntr_p2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_hj21.tdf" "rd_ptr_count" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_dpfifo_hj21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412295303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX_HOST UART_TX_HOST:host_ftdi_uart_tx_host_inst " "Elaborating entity \"UART_TX_HOST\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\"" {  } { { "ControlCard00_00.vhd" "host_ftdi_uart_tx_host_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX_HOST_FIFO UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst " "Elaborating entity \"UART_TX_HOST_FIFO\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\"" {  } { { "UART_TX_HOST.vhd" "UART_TX_HOST_FIFO_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_TX_HOST.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "UART_TX_HOST_FIFO.vhd" "dcfifo_component" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_TX_HOST_FIFO.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "UART_TX_HOST_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_TX_HOST_FIFO.vhd" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412300666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32768 " "Parameter \"lpm_numwords\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412300666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412300666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412300666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412300666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 15 " "Parameter \"lpm_widthu\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412300666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412300666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 6 " "Parameter \"rdsync_delaypipe\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412300666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412300666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412300666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412300666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412300666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 6 " "Parameter \"wrsync_delaypipe\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412300666 ""}  } { { "UART_TX_HOST_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_TX_HOST_FIFO.vhd" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624412300666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_9nj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_9nj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_9nj1 " "Found entity 1: dcfifo_9nj1" {  } { { "db/dcfifo_9nj1.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_9nj1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412300706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412300706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_9nj1 UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated " "Elaborating entity \"dcfifo_9nj1\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_2ta.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_2ta.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_2ta " "Found entity 1: a_gray2bin_2ta" {  } { { "db/a_gray2bin_2ta.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_gray2bin_2ta.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412300716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412300716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_2ta UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|a_gray2bin_2ta:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_2ta\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|a_gray2bin_2ta:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_9nj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_9nj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1i6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1i6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1i6 " "Found entity 1: a_graycounter_1i6" {  } { { "db/a_graycounter_1i6.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_graycounter_1i6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412300757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412300757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1i6 UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|a_graycounter_1i6:rdptr_g1p " "Elaborating entity \"a_graycounter_1i6\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|a_graycounter_1i6:rdptr_g1p\"" {  } { { "db/dcfifo_9nj1.tdf" "rdptr_g1p" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_9nj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_tvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_tvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_tvb " "Found entity 1: a_graycounter_tvb" {  } { { "db/a_graycounter_tvb.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_graycounter_tvb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412300796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412300796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_tvb UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|a_graycounter_tvb:wrptr_g1p " "Elaborating entity \"a_graycounter_tvb\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|a_graycounter_tvb:wrptr_g1p\"" {  } { { "db/dcfifo_9nj1.tdf" "wrptr_g1p" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_9nj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aa61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aa61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aa61 " "Found entity 1: altsyncram_aa61" {  } { { "db/altsyncram_aa61.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/altsyncram_aa61.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412300841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412300841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aa61 UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|altsyncram_aa61:fifo_ram " "Elaborating entity \"altsyncram_aa61\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|altsyncram_aa61:fifo_ram\"" {  } { { "db/dcfifo_9nj1.tdf" "fifo_ram" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_9nj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3j6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3j6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3j6 " "Found entity 1: decode_3j6" {  } { { "db/decode_3j6.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/decode_3j6.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412300880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412300880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3j6 UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|altsyncram_aa61:fifo_ram\|decode_3j6:decode12 " "Elaborating entity \"decode_3j6\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|altsyncram_aa61:fifo_ram\|decode_3j6:decode12\"" {  } { { "db/altsyncram_aa61.tdf" "decode12" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/altsyncram_aa61.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jd7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jd7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jd7 " "Found entity 1: mux_jd7" {  } { { "db/mux_jd7.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/mux_jd7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412300921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412300921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jd7 UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|altsyncram_aa61:fifo_ram\|mux_jd7:mux13 " "Elaborating entity \"mux_jd7\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|altsyncram_aa61:fifo_ram\|mux_jd7:mux13\"" {  } { { "db/altsyncram_aa61.tdf" "mux13" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/altsyncram_aa61.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/alt_synch_pipe_fpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412300931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412300931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\"" {  } { { "db/dcfifo_9nj1.tdf" "rs_dgwp" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_9nj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412300941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412300941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe14 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe14\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe14" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/alt_synch_pipe_fpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412300950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412300950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_9nj1.tdf" "wraclr" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_9nj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412300961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412300961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|dffpipe_ue9:ws_brp " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|dffpipe_ue9:ws_brp\"" {  } { { "db/dcfifo_9nj1.tdf" "ws_brp" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_9nj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/alt_synch_pipe_gpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412300976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412300976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\"" {  } { { "db/dcfifo_9nj1.tdf" "ws_dgrp" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_9nj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412300988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412300988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe21 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe21\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe21" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/alt_synch_pipe_gpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412300988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4h5 " "Found entity 1: cmpr_4h5" {  } { { "db/cmpr_4h5.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/cmpr_4h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412301036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412301036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4h5 UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|cmpr_4h5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_4h5\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|cmpr_4h5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_9nj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_9nj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9d7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9d7 " "Found entity 1: mux_9d7" {  } { { "db/mux_9d7.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/mux_9d7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412301081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412301081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9d7 UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_9d7\" for hierarchy \"UART_TX_HOST:host_ftdi_uart_tx_host_inst\|UART_TX_HOST_FIFO:UART_TX_HOST_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_9nj1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_9nj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_9nj1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:host_ftdi_uart_rx_inst " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:host_ftdi_uart_rx_inst\"" {  } { { "ControlCard00_00.vhd" "host_ftdi_uart_rx_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPT_UART_RX_FIFO UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst " "Elaborating entity \"OPT_UART_RX_FIFO\" for hierarchy \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\"" {  } { { "UART_RX.vhd" "OPT_UART_RX_FIFO_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_RX.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "OPT_UART_RX_FIFO.vhd" "dcfifo_component" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/OPT_UART_RX_FIFO.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "OPT_UART_RX_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/OPT_UART_RX_FIFO.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 6 " "Parameter \"rdsync_delaypipe\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 6 " "Parameter \"wrsync_delaypipe\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301307 ""}  } { { "OPT_UART_RX_FIFO.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/OPT_UART_RX_FIFO.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624412301307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_u1f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_u1f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_u1f1 " "Found entity 1: dcfifo_u1f1" {  } { { "db/dcfifo_u1f1.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_u1f1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412301346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412301346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_u1f1 UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated " "Elaborating entity \"dcfifo_u1f1\" for hierarchy \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tsa " "Found entity 1: a_gray2bin_tsa" {  } { { "db/a_gray2bin_tsa.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_gray2bin_tsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412301355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412301355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tsa UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tsa\" for hierarchy \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_u1f1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_u1f1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q36.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_q36.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q36 " "Found entity 1: a_graycounter_q36" {  } { { "db/a_graycounter_q36.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_graycounter_q36.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412301395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412301395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q36 UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|a_graycounter_q36:rdptr_g1p " "Elaborating entity \"a_graycounter_q36\" for hierarchy \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|a_graycounter_q36:rdptr_g1p\"" {  } { { "db/dcfifo_u1f1.tdf" "rdptr_g1p" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_u1f1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mhb " "Found entity 1: a_graycounter_mhb" {  } { { "db/a_graycounter_mhb.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/a_graycounter_mhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412301435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412301435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mhb UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|a_graycounter_mhb:wrptr_g1p " "Elaborating entity \"a_graycounter_mhb\" for hierarchy \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|a_graycounter_mhb:wrptr_g1p\"" {  } { { "db/dcfifo_u1f1.tdf" "wrptr_g1p" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_u1f1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3f11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3f11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3f11 " "Found entity 1: altsyncram_3f11" {  } { { "db/altsyncram_3f11.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/altsyncram_3f11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412301476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412301476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3f11 UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|altsyncram_3f11:fifo_ram " "Elaborating entity \"altsyncram_3f11\" for hierarchy \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|altsyncram_3f11:fifo_ram\"" {  } { { "db/dcfifo_u1f1.tdf" "fifo_ram" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_u1f1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_a09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a09 " "Found entity 1: dffpipe_a09" {  } { { "db/dffpipe_a09.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dffpipe_a09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412301485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412301485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a09 UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|dffpipe_a09:rs_brp " "Elaborating entity \"dffpipe_a09\" for hierarchy \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|dffpipe_a09:rs_brp\"" {  } { { "db/dcfifo_u1f1.tdf" "rs_brp" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_u1f1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/alt_synch_pipe_ral.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412301495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412301495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|alt_synch_pipe_ral:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|alt_synch_pipe_ral:rs_dgwp\"" {  } { { "db/dcfifo_u1f1.tdf" "rs_dgwp" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_u1f1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dffpipe_c09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412301504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412301504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|alt_synch_pipe_ral:rs_dgwp\|dffpipe_c09:dffpipe13 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|alt_synch_pipe_ral:rs_dgwp\|dffpipe_c09:dffpipe13\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe13" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/alt_synch_pipe_ral.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sal " "Found entity 1: alt_synch_pipe_sal" {  } { { "db/alt_synch_pipe_sal.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/alt_synch_pipe_sal.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412301514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412301514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sal UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|alt_synch_pipe_sal:ws_dgrp " "Elaborating entity \"alt_synch_pipe_sal\" for hierarchy \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|alt_synch_pipe_sal:ws_dgrp\"" {  } { { "db/dcfifo_u1f1.tdf" "ws_dgrp" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_u1f1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dffpipe_d09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412301523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412301523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|alt_synch_pipe_sal:ws_dgrp\|dffpipe_d09:dffpipe17 " "Elaborating entity \"dffpipe_d09\" for hierarchy \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|alt_synch_pipe_sal:ws_dgrp\|dffpipe_d09:dffpipe17\"" {  } { { "db/alt_synch_pipe_sal.tdf" "dffpipe17" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/alt_synch_pipe_sal.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2h5 " "Found entity 1: cmpr_2h5" {  } { { "db/cmpr_2h5.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/cmpr_2h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412301563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412301563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2h5 UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|cmpr_2h5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_2h5\" for hierarchy \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|cmpr_2h5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_u1f1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_u1f1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1h5 " "Found entity 1: cmpr_1h5" {  } { { "db/cmpr_1h5.tdf" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/cmpr_1h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412301602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412301602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1h5 UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|cmpr_1h5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_1h5\" for hierarchy \"UART_RX:host_ftdi_uart_rx_inst\|OPT_UART_RX_FIFO:OPT_UART_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_u1f1:auto_generated\|cmpr_1h5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_u1f1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/dcfifo_u1f1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:ardu_uart_rx_inst " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:ardu_uart_rx_inst\"" {  } { { "ControlCard00_00.vhd" "ardu_uart_rx_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_MOD LED_MOD:\\LED_MOD_insts:0:LED730_MOD_inst " "Elaborating entity \"LED_MOD\" for hierarchy \"LED_MOD:\\LED_MOD_insts:0:LED730_MOD_inst\"" {  } { { "ControlCard00_00.vhd" "\\LED_MOD_insts:0:LED730_MOD_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainPLL MainPLL:MainPLL_inst " "Elaborating entity \"MainPLL\" for hierarchy \"MainPLL:MainPLL_inst\"" {  } { { "ControlCard00_00.vhd" "MainPLL_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MainPLL:MainPLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MainPLL:MainPLL_inst\|altpll:altpll_component\"" {  } { { "MainPLL.vhd" "altpll_component" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/MainPLL.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainPLL:MainPLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"MainPLL:MainPLL_inst\|altpll:altpll_component\"" {  } { { "MainPLL.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/MainPLL.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainPLL:MainPLL_inst\|altpll:altpll_component " "Instantiated megafunction \"MainPLL:MainPLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 31250 " "Parameter \"inclk0_input_frequency\" = \"31250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MainPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MainPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624412301879 ""}  } { { "MainPLL.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/MainPLL.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624412301879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mainpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mainpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainPLL_altpll " "Found entity 1: MainPLL_altpll" {  } { { "db/mainpll_altpll.v" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/mainpll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624412301922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412301922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainPLL_altpll MainPLL:MainPLL_inst\|altpll:altpll_component\|MainPLL_altpll:auto_generated " "Elaborating entity \"MainPLL_altpll\" for hierarchy \"MainPLL:MainPLL_inst\|altpll:altpll_component\|MainPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUX_ADC_RX AUX_ADC_RX:AUX_ADC_RX_inst " "Elaborating entity \"AUX_ADC_RX\" for hierarchy \"AUX_ADC_RX:AUX_ADC_RX_inst\"" {  } { { "ControlCard00_00.vhd" "AUX_ADC_RX_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUX_ADC_RX_FIFO AUX_ADC_RX:AUX_ADC_RX_inst\|AUX_ADC_RX_FIFO:AUX_ADC_RX_FIFO_inst " "Elaborating entity \"AUX_ADC_RX_FIFO\" for hierarchy \"AUX_ADC_RX:AUX_ADC_RX_inst\|AUX_ADC_RX_FIFO:AUX_ADC_RX_FIFO_inst\"" {  } { { "AUX_ADC_RX.vhd" "AUX_ADC_RX_FIFO_inst" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/AUX_ADC_RX.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412301927 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3168 " "Ignored 3168 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3168 " "Ignored 3168 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1624412303454 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1624412303454 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|FromHostStatexDP " "State machine \"\|ControlCard00_00\|FromHostStatexDP\" will be implemented as a safe state machine." {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 118 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308980 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_StatexDP\" will be implemented as a safe state machine." {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 93 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308982 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|AUX_ADC_RX:AUX_ADC_RX_inst\|StatexDP " "State machine \"\|ControlCard00_00\|AUX_ADC_RX:AUX_ADC_RX_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "AUX_ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/AUX_ADC_RX.vhd" 42 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308983 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|UART_RX:ardu_uart_rx_inst\|StatexDP " "State machine \"\|ControlCard00_00\|UART_RX:ardu_uart_rx_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "UART_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_RX.vhd" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308983 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|UART_RX:host_ftdi_uart_rx_inst\|StatexDP " "State machine \"\|ControlCard00_00\|UART_RX:host_ftdi_uart_rx_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "UART_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/UART_RX.vhd" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308984 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:11:ADC_BRD_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:11:ADC_BRD_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_BRD_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308985 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:11:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:11:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "DFT_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 48 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308986 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:11:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:11:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 36 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308986 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:10:ADC_BRD_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:10:ADC_BRD_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_BRD_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308987 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:10:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:10:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "DFT_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 48 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308988 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:10:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:10:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 36 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308989 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:9:ADC_BRD_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:9:ADC_BRD_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_BRD_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308990 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:9:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:9:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "DFT_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 48 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308991 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:9:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:9:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 36 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308991 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:8:ADC_BRD_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:8:ADC_BRD_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_BRD_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308992 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:8:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:8:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "DFT_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 48 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308993 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:8:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:8:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 36 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308994 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:7:ADC_BRD_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:7:ADC_BRD_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_BRD_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308995 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:7:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:7:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "DFT_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 48 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308996 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:7:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:7:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 36 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308997 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:6:ADC_BRD_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:6:ADC_BRD_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_BRD_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308998 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:6:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:6:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "DFT_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 48 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412308999 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:6:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:6:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 36 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309000 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:5:ADC_BRD_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:5:ADC_BRD_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_BRD_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309000 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:5:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:5:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "DFT_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 48 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309001 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:5:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:5:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 36 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309002 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:4:ADC_BRD_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:4:ADC_BRD_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_BRD_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309003 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:4:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:4:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "DFT_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 48 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309004 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:4:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:4:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 36 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309005 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:3:ADC_BRD_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:3:ADC_BRD_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_BRD_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309006 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:3:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:3:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "DFT_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 48 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309007 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:3:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:3:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 36 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309008 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:2:ADC_BRD_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:2:ADC_BRD_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_BRD_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309008 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:2:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:2:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "DFT_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 48 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309009 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:2:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:2:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 36 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309010 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:1:ADC_BRD_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:1:ADC_BRD_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_BRD_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309011 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:1:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:1:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "DFT_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 48 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309012 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:1:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:1:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 36 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309014 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_BRD_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_BRD_ENG.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309015 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|DFT_ENG:DFT_ENG_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "DFT_ENG.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/DFT_ENG.vhd" 48 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309016 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP " "State machine \"\|ControlCard00_00\|ADC_BRD_ENG:\\ADC_BRD_ENG_insts:0:ADC_BRD_ENG_inst\|ADC_RX:ADC_RX_inst\|StatexDP\" will be implemented as a safe state machine." {  } { { "ADC_RX.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ADC_RX.vhd" 36 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624412309017 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DebugLEDxSO\[3\] GND " "Pin \"DebugLEDxSO\[3\]\" is stuck at GND" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|DebugLEDxSO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugLEDxSO\[4\] GND " "Pin \"DebugLEDxSO\[4\]\" is stuck at GND" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|DebugLEDxSO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugLEDxSO\[5\] GND " "Pin \"DebugLEDxSO\[5\]\" is stuck at GND" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|DebugLEDxSO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HostFtdiUARTCTSxSOB GND " "Pin \"HostFtdiUARTCTSxSOB\" is stuck at GND" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|HostFtdiUARTCTSxSOB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED730xDO\[8\] GND " "Pin \"LED730xDO\[8\]\" is stuck at GND" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|LED730xDO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED730xDO\[9\] GND " "Pin \"LED730xDO\[9\]\" is stuck at GND" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|LED730xDO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED730xDO\[10\] GND " "Pin \"LED730xDO\[10\]\" is stuck at GND" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|LED730xDO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED730xDO\[11\] GND " "Pin \"LED730xDO\[11\]\" is stuck at GND" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|LED730xDO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED850xDO\[8\] GND " "Pin \"LED850xDO\[8\]\" is stuck at GND" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|LED850xDO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED850xDO\[9\] GND " "Pin \"LED850xDO\[9\]\" is stuck at GND" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|LED850xDO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED850xDO\[10\] GND " "Pin \"LED850xDO\[10\]\" is stuck at GND" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|LED850xDO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED850xDO\[11\] GND " "Pin \"LED850xDO\[11\]\" is stuck at GND" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|LED850xDO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SrcPwrxSO\[0\] VCC " "Pin \"SrcPwrxSO\[0\]\" is stuck at VCC" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|SrcPwrxSO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SrcPwrxSO\[1\] VCC " "Pin \"SrcPwrxSO\[1\]\" is stuck at VCC" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|SrcPwrxSO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SrcPwrxSO\[2\] VCC " "Pin \"SrcPwrxSO\[2\]\" is stuck at VCC" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|SrcPwrxSO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Clk32EnxSO VCC " "Pin \"Clk32EnxSO\" is stuck at VCC" {  } { { "ControlCard00_00.vhd" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/ControlCard00_00.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624412320281 "|ControlCard00_00|Clk32EnxSO"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624412320281 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624412320934 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624412328785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624412330833 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624412330833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14572 " "Implemented 14572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624412331933 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624412331933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13235 " "Implemented 13235 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624412331933 ""} { "Info" "ICUT_CUT_TM_RAMS" "1160 " "Implemented 1160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1624412331933 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1624412331933 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "96 " "Implemented 96 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1624412331933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624412331933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5005 " "Peak virtual memory: 5005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624412332026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 21:38:52 2021 " "Processing ended: Tue Jun 22 21:38:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624412332026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624412332026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624412332026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412332026 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 19 s " "Quartus Prime Flow was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624412332794 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1624412333313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624412333313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 21:38:53 2021 " "Processing started: Tue Jun 22 21:38:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624412333313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1624412333313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ControlCard00_00 -c ControlCard00_00 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ControlCard00_00 -c ControlCard00_00" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1624412333314 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1624412333405 ""}
{ "Info" "0" "" "Project  = ControlCard00_00" {  } {  } 0 0 "Project  = ControlCard00_00" 0 0 "Fitter" 0 0 1624412333405 ""}
{ "Info" "0" "" "Revision = ControlCard00_00" {  } {  } 0 0 "Revision = ControlCard00_00" 0 0 "Fitter" 0 0 1624412333405 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1624412333711 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ControlCard00_00 10M50DCF484C8G " "Selected device 10M50DCF484C8G for design \"ControlCard00_00\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1624412333848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624412333877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624412333877 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MainPLL:MainPLL_inst\|altpll:altpll_component\|MainPLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"MainPLL:MainPLL_inst\|altpll:altpll_component\|MainPLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MainPLL:MainPLL_inst\|altpll:altpll_component\|MainPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for MainPLL:MainPLL_inst\|altpll:altpll_component\|MainPLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mainpll_altpll.v" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/mainpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1624412333929 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MainPLL:MainPLL_inst\|altpll:altpll_component\|MainPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for MainPLL:MainPLL_inst\|altpll:altpll_component\|MainPLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mainpll_altpll.v" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/mainpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1624412333929 ""}  } { { "db/mainpll_altpll.v" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/mainpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1624412333929 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624412334246 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1624412334255 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DCF484C8G " "Device 10M08DCF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624412334662 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484C8G " "Device 10M16DCF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624412334662 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484C8G " "Device 10M25DCF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624412334662 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484C8G " "Device 10M40DCF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624412334662 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1624412334662 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/" { { 0 { 0 ""} 0 58385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624412334688 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/" { { 0 { 0 ""} 0 58387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624412334688 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/" { { 0 { 0 ""} 0 58389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624412334688 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/" { { 0 { 0 ""} 0 58391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624412334688 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/" { { 0 { 0 ""} 0 58393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624412334688 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/" { { 0 { 0 ""} 0 58395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624412334688 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/" { { 0 { 0 ""} 0 58397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624412334688 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/" { { 0 { 0 ""} 0 58399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624412334688 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1624412334688 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1624412334688 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1624412334688 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1624412334688 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1624412334688 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1624412334694 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1624412336293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MainPLL:MainPLL_inst\|altpll:altpll_component\|MainPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node MainPLL:MainPLL_inst\|altpll:altpll_component\|MainPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624412337415 ""}  } { { "db/mainpll_altpll.v" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/mainpll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624412337415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MainPLL:MainPLL_inst\|altpll:altpll_component\|MainPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node MainPLL:MainPLL_inst\|altpll:altpll_component\|MainPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624412337415 ""}  } { { "db/mainpll_altpll.v" "" { Text "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/db/mainpll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624412337415 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9nj1 " "Entity dcfifo_9nj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe21\|dffe22a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe21\|dffe22a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1624412338652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1624412338652 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1624412338652 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_u1f1 " "Entity dcfifo_u1f1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1624412338652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1624412338652 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1624412338652 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1624412338652 ""}
{ "Info" "ISTA_SDC_FOUND" "ControlCard00_00.sdc " "Reading SDC File: 'ControlCard00_00.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1624412338734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1624412338735 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MainPLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{MainPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MainPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MainPLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{MainPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MainPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1624412338736 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MainPLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{MainPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MainPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{MainPLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{MainPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MainPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1624412338736 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1624412338736 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1624412338921 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1624412338925 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624412338925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624412338925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250   Clk32InxCI " "  31.250   Clk32InxCI" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624412338925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833 MainPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.833 MainPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624412338925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500 MainPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  62.500 MainPLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624412338925 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1624412338925 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624412339261 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624412339281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624412339282 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624412339308 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624412339339 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1624412339373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1624412340334 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "864 Embedded multiplier block " "Packed 864 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1624412340353 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "864 " "Created 864 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1624412340353 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1624412340353 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624412342437 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1624412342468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1624412345105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624412347870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1624412348030 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1624412354822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624412354822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1624412357651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X22_Y22 X32_Y32 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32" {  } { { "loc" "" { Generic "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32"} { { 12 { 0 ""} 22 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1624412365445 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1624412365445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1624412366264 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1624412366264 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1624412366264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624412366266 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.46 " "Total time spent on timing analysis during the Fitter is 7.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1624412366812 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624412366942 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624412370205 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624412370211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624412374177 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624412376612 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/output_files/ControlCard00_00.fit.smsg " "Generated suppressed messages file C:/Users/Bernhard/Dropbox/U01/FPGA_Code/U01_ControlCard00_06_TrgOut/output_files/ControlCard00_00.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1624412379583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6078 " "Peak virtual memory: 6078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624412382117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 21:39:42 2021 " "Processing ended: Tue Jun 22 21:39:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624412382117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624412382117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624412382117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624412382117 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 21 s " "Quartus Prime Flow was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624412382865 ""}
