#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan 28 17:19:17 2022
# Process ID: 16044
# Current directory: /home/userdata/k63D/vuld_63m/cloned_repo/DQN-FPGA/synthesis/LSIDesignContestSyn/LSIDesignContestSyn.runs/synth_1
# Command line: vivado -log DQNAccelertorTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DQNAccelertorTop.tcl
# Log file: /home/userdata/k63D/vuld_63m/cloned_repo/DQN-FPGA/synthesis/LSIDesignContestSyn/LSIDesignContestSyn.runs/synth_1/DQNAccelertorTop.vds
# Journal file: /home/userdata/k63D/vuld_63m/cloned_repo/DQN-FPGA/synthesis/LSIDesignContestSyn/LSIDesignContestSyn.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source DQNAccelertorTop.tcl -notrace
