#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Dec  1 18:09:40 2025
# Process ID         : 9012
# Current directory  : C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent34300 C:\Users\azmib\Desktop\HardwareSoftwareCodesign\Vivado_Project\HWSW_Codesign.xpr
# Log file           : C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/vivado.log
# Journal file       : C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project\vivado.jou
# Running On         : Azmis_Laptop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16802 MB
# Swap memory        : 2818 MB
# Total Virtual      : 19621 MB
# Available Virtual  : 7783 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/HWSW_Codesign.xpr
update_compile_order -fileset sources_1
open_project C:/Users/azmib/Desktop/HardwareSoftwareCodesign/IP_Cores/managed_ip_project/managed_ip_project.xpr
close_project
open_bd_design {C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/HWSW_Codesign.srcs/sources_1/bd/soc_design/soc_design.bd}
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/azmib/Desktop/HardwareSoftwareCodesign/IP_Cores/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Instrument_IP:1.0 Instrument_IP_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Instrument_IP_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins Instrument_IP_0/S00_AXI]
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run soc_design_axi_smc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/soc_design_wrapper.xsa
