{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529010482765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529010482766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 14 18:08:02 2018 " "Processing started: Thu Jun 14 18:08:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529010482766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010482766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControleBluetooth_FPGA -c ControleBluetooth_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControleBluetooth_FPGA -c ControleBluetooth_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010482766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529010482984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529010482984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 protocolo-rtl " "Found design unit 1: protocolo-rtl" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491225 ""} { "Info" "ISGN_ENTITY_NAME" "1 protocolo " "Found entity 1: protocolo" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moving_average-rtl " "Found design unit 1: moving_average-rtl" {  } { { "../vhdl/moving_average.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491226 ""} { "Info" "ISGN_ENTITY_NAME" "1 moving_average " "Found entity 1: moving_average" {  } { { "../vhdl/moving_average.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-FULL " "Found design unit 1: UART_TX-FULL" {  } { { "../vhdl/uart_tx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491226 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../vhdl/uart_tx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-FULL " "Found design unit 1: UART_RX-FULL" {  } { { "../vhdl/uart_rx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491227 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../vhdl/uart_rx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/uart_parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/uart_parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PARITY-FULL " "Found design unit 1: UART_PARITY-FULL" {  } { { "../vhdl/uart_parity.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_parity.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491227 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PARITY " "Found entity 1: UART_PARITY" {  } { { "../vhdl/uart_parity.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_parity.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-FULL " "Found design unit 1: UART-FULL" {  } { { "../vhdl/uart.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491228 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../vhdl/uart.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-FULL " "Found design unit 1: TIMER-FULL" {  } { { "../vhdl/timer.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/timer.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491228 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "../vhdl/timer.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/timer.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masterCTRL-rtl " "Found design unit 1: masterCTRL-rtl" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491229 ""} { "Info" "ISGN_ENTITY_NAME" "1 masterCTRL " "Found entity 1: masterCTRL" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topo-full " "Found design unit 1: topo-full" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491230 ""} { "Info" "ISGN_ENTITY_NAME" "1 topo " "Found entity 1: topo" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_serial_control-rtl " "Found design unit 1: adc_serial_control-rtl" {  } { { "../vhdl/ADC128S022.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491230 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_serial_control " "Found entity 1: adc_serial_control" {  } { { "../vhdl/ADC128S022.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010491230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491230 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topo " "Elaborating entity \"topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529010491277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FRAME_ERROR topo.vhd(70) " "Verilog HDL or VHDL warning at topo.vhd(70): object \"FRAME_ERROR\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529010491279 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_dataout_ch0_s topo.vhd(78) " "Verilog HDL or VHDL warning at topo.vhd(78): object \"adc_dataout_ch0_s\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529010491279 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_dataout_ch1_s topo.vhd(79) " "Verilog HDL or VHDL warning at topo.vhd(79): object \"adc_dataout_ch1_s\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529010491279 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_dataout_ch2_s topo.vhd(80) " "Verilog HDL or VHDL warning at topo.vhd(80): object \"adc_dataout_ch2_s\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529010491279 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Busy_s topo.vhd(84) " "Verilog HDL or VHDL warning at topo.vhd(84): object \"Busy_s\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529010491279 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "showFPGA_Status topo.vhd(109) " "Verilog HDL or VHDL warning at topo.vhd(109): object \"showFPGA_Status\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529010491279 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rx_uart topo.vhd(136) " "VHDL Signal Declaration warning at topo.vhd(136): used explicit default value for signal \"rx_uart\" because signal was never assigned a value" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 136 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1529010491280 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_busy topo.vhd(137) " "Verilog HDL or VHDL warning at topo.vhd(137): object \"uart_busy\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529010491280 "|topo"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED_OUT\[1..0\] topo.vhd(35) " "Using initial value X (don't care) for net \"LED_OUT\[1..0\]\" at topo.vhd(35)" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 35 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491286 "|topo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:uart_tx_i " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:uart_tx_i\"" {  } { { "../vhdl/topo.vhd" "uart_tx_i" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529010491302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:uart_rx_i " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:uart_rx_i\"" {  } { { "../vhdl/topo.vhd" "uart_rx_i" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529010491308 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_parity_check_en uart_rx.vhd(41) " "Verilog HDL or VHDL warning at uart_rx.vhd(41): object \"rx_parity_check_en\" assigned a value but never read" {  } { { "../vhdl/uart_rx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529010491308 "|topo|UART_RX:uart_rx_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart " "Elaborating entity \"UART\" for hierarchy \"UART:uart\"" {  } { { "../vhdl/topo.vhd" "uart" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529010491312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "protocolo protocolo:protocolo_rx " "Elaborating entity \"protocolo\" for hierarchy \"protocolo:protocolo_rx\"" {  } { { "../vhdl/topo.vhd" "protocolo_rx" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529010491317 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fpga_busy_out protocolo.vhd(19) " "VHDL Signal Declaration warning at protocolo.vhd(19): used implicit default value for signal \"fpga_busy_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529010491318 "|topo|protocolo:protocolo_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_data_in protocolo.vhd(75) " "Verilog HDL or VHDL warning at protocolo.vhd(75): object \"reg_data_in\" assigned a value but never read" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529010491318 "|topo|protocolo:protocolo_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_en_in protocolo.vhd(78) " "Verilog HDL or VHDL warning at protocolo.vhd(78): object \"rdata_en_in\" assigned a value but never read" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529010491318 "|topo|protocolo:protocolo_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rSTART protocolo.vhd(84) " "Verilog HDL or VHDL warning at protocolo.vhd(84): object \"rSTART\" assigned a value but never read" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529010491318 "|topo|protocolo:protocolo_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rSTOP protocolo.vhd(85) " "Verilog HDL or VHDL warning at protocolo.vhd(85): object \"rSTOP\" assigned a value but never read" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529010491318 "|topo|protocolo:protocolo_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_data_s protocolo.vhd(107) " "Verilog HDL or VHDL warning at protocolo.vhd(107): object \"tx_data_s\" assigned a value but never read" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529010491319 "|topo|protocolo:protocolo_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_data_enable_s protocolo.vhd(108) " "Verilog HDL or VHDL warning at protocolo.vhd(108): object \"tx_data_enable_s\" assigned a value but never read" {  } { { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529010491319 "|topo|protocolo:protocolo_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masterCTRL masterCTRL:controlador " "Elaborating entity \"masterCTRL\" for hierarchy \"masterCTRL:controlador\"" {  } { { "../vhdl/topo.vhd" "controlador" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529010491357 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_chip_select masterCTRL.vhd(73) " "Verilog HDL or VHDL warning at masterCTRL.vhd(73): object \"r_chip_select\" assigned a value but never read" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529010491359 "|topo|masterCTRL:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "busy masterCTRL.vhd(234) " "VHDL Process Statement warning at masterCTRL.vhd(234): inferring latch(es) for signal or variable \"busy\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 234 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1529010491361 "|topo|masterCTRL:controlador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_read_data masterCTRL.vhd(420) " "VHDL Process Statement warning at masterCTRL.vhd(420): signal \"r_read_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529010491365 "|topo|masterCTRL:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_bus_out masterCTRL.vhd(409) " "VHDL Process Statement warning at masterCTRL.vhd(409): inferring latch(es) for signal or variable \"data_bus_out\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1529010491365 "|topo|masterCTRL:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_data_out masterCTRL.vhd(409) " "VHDL Process Statement warning at masterCTRL.vhd(409): inferring latch(es) for signal or variable \"enable_data_out\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1529010491365 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_data_out masterCTRL.vhd(409) " "Inferred latch for \"enable_data_out\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[0\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[0\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[1\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[1\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[2\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[2\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[3\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[3\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[4\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[4\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[5\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[5\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[6\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[6\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[7\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[7\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[8\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[8\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[9\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[9\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[10\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[10\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[11\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[11\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[12\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[12\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[13\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[13\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[14\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[14\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[15\] masterCTRL.vhd(409) " "Inferred latch for \"data_bus_out\[15\]\" at masterCTRL.vhd(409)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491377 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy masterCTRL.vhd(234) " "Inferred latch for \"busy\" at masterCTRL.vhd(234)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010491381 "|topo|masterCTRL:controlador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_serial_control adc_serial_control:adc128s022 " "Elaborating entity \"adc_serial_control\" for hierarchy \"adc_serial_control:adc128s022\"" {  } { { "../vhdl/topo.vhd" "adc128s022" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529010491408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moving_average moving_average:channel_0 " "Elaborating entity \"moving_average\" for hierarchy \"moving_average:channel_0\"" {  } { { "../vhdl/topo.vhd" "channel_0" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529010491414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:tic_1segundo " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:tic_1segundo\"" {  } { { "../vhdl/topo.vhd" "tic_1segundo" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529010491430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0924.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0924.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0924 " "Found entity 1: altsyncram_0924" {  } { { "db/altsyncram_0924.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/altsyncram_0924.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010492908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010492908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010493052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010493052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010493089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010493089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ii " "Found entity 1: cntr_7ii" {  } { { "db/cntr_7ii.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/cntr_7ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010493146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010493146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010493175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010493175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010493212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010493212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tgi " "Found entity 1: cntr_tgi" {  } { { "db/cntr_tgi.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/cntr_tgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010493266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010493266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010493294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010493294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010493335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010493335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010493362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010493362 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529010493957 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1529010494137 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.06.14.18:08:17 Progress: Loading sld7e5398e7/alt_sld_fab_wrapper_hw.tcl " "2018.06.14.18:08:17 Progress: Loading sld7e5398e7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010497375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010499094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010499232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010500047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010500190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010500347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010500509 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010500512 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010500512 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1529010501173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7e5398e7/alt_sld_fab.v" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010501456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010501456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010501562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010501562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010501563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010501563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010501659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010501659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010501771 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010501771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010501771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010501871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010501871 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UART:uart\|UART_TX:uart_tx_i\|tx_parity_bit " "Converted tri-state buffer \"UART:uart\|UART_TX:uart_tx_i\|tx_parity_bit\" feeding internal logic into a wire" {  } { { "../vhdl/uart_tx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1529010503103 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1529010503103 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moving_average:channel_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moving_average:channel_0\|Div0\"" {  } { { "../vhdl/moving_average.vhd" "Div0" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529010503597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moving_average:channel_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moving_average:channel_1\|Div0\"" {  } { { "../vhdl/moving_average.vhd" "Div0" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529010503597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moving_average:channel_2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moving_average:channel_2\|Div0\"" {  } { { "../vhdl/moving_average.vhd" "Div0" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529010503597 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1529010503597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moving_average:channel_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"moving_average:channel_0\|lpm_divide:Div0\"" {  } { { "../vhdl/moving_average.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529010503624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moving_average:channel_0\|lpm_divide:Div0 " "Instantiated megafunction \"moving_average:channel_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529010503625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529010503625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529010503625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529010503625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529010503625 ""}  } { { "../vhdl/moving_average.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529010503625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_r0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_r0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_r0p " "Found entity 1: lpm_divide_r0p" {  } { { "db/lpm_divide_r0p.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/lpm_divide_r0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010503655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010503655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/abs_divider_mbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010503660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010503660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010503686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010503686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010503771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010503771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010503799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010503799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4v9 " "Found entity 1: lpm_abs_4v9" {  } { { "db/lpm_abs_4v9.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/lpm_abs_4v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010503803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010503803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/home/elder/ControleBluetooth_FPGA/quartus/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529010503809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010503809 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "93 " "Ignored 93 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "93 " "Ignored 93 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1529010504284 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1529010504284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[0\] " "Latch masterCTRL:controlador\|data_bus_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504291 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[10\] " "Latch masterCTRL:controlador\|data_bus_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504291 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[11\] " "Latch masterCTRL:controlador\|data_bus_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504291 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[12\] " "Latch masterCTRL:controlador\|data_bus_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504291 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[13\] " "Latch masterCTRL:controlador\|data_bus_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504291 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[14\] " "Latch masterCTRL:controlador\|data_bus_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504291 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[15\] " "Latch masterCTRL:controlador\|data_bus_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504292 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[1\] " "Latch masterCTRL:controlador\|data_bus_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504292 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[2\] " "Latch masterCTRL:controlador\|data_bus_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504292 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[3\] " "Latch masterCTRL:controlador\|data_bus_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504292 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[4\] " "Latch masterCTRL:controlador\|data_bus_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504292 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[5\] " "Latch masterCTRL:controlador\|data_bus_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504292 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[6\] " "Latch masterCTRL:controlador\|data_bus_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504292 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[7\] " "Latch masterCTRL:controlador\|data_bus_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504292 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[8\] " "Latch masterCTRL:controlador\|data_bus_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504292 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "masterCTRL:controlador\|data_bus_out\[9\] " "Latch masterCTRL:controlador\|data_bus_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA masterCTRL:controlador\|RegState.TXData " "Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador\|RegState.TXData" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529010504292 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 409 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529010504292 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../vhdl/ADC128S022.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" 18 -1 0 } } { "../vhdl/ADC128S022.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" 19 -1 0 } } { "../vhdl/ADC128S022.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" 20 -1 0 } } { "../vhdl/protocolo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd" 538 -1 0 } } { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 431 -1 0 } } { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 285 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1529010504297 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1529010504297 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[0\] GND " "Pin \"LED_OUT\[0\]\" is stuck at GND" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529010505117 "|topo|LED_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[1\] GND " "Pin \"LED_OUT\[1\]\" is stuck at GND" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529010505117 "|topo|LED_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[2\] VCC " "Pin \"LED_OUT\[2\]\" is stuck at VCC" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529010505117 "|topo|LED_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[3\] VCC " "Pin \"LED_OUT\[3\]\" is stuck at VCC" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529010505117 "|topo|LED_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[4\] VCC " "Pin \"LED_OUT\[4\]\" is stuck at VCC" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529010505117 "|topo|LED_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[5\] VCC " "Pin \"LED_OUT\[5\]\" is stuck at VCC" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529010505117 "|topo|LED_OUT[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1529010505117 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529010505258 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529010506311 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 325 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 325 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1529010507863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529010507969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529010507969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6151 " "Implemented 6151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529010508386 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529010508386 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5984 " "Implemented 5984 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529010508386 ""} { "Info" "ICUT_CUT_TM_RAMS" "146 " "Implemented 146 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1529010508386 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529010508386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1104 " "Peak virtual memory: 1104 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529010508408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 14 18:08:28 2018 " "Processing ended: Thu Jun 14 18:08:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529010508408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529010508408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529010508408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529010508408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1529010509114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529010509114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 14 18:08:28 2018 " "Processing started: Thu Jun 14 18:08:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529010509114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1529010509114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ControleBluetooth_FPGA -c ControleBluetooth_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ControleBluetooth_FPGA -c ControleBluetooth_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1529010509114 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1529010509145 ""}
{ "Info" "0" "" "Project  = ControleBluetooth_FPGA" {  } {  } 0 0 "Project  = ControleBluetooth_FPGA" 0 0 "Fitter" 0 0 1529010509145 ""}
{ "Info" "0" "" "Revision = ControleBluetooth_FPGA" {  } {  } 0 0 "Revision = ControleBluetooth_FPGA" 0 0 "Fitter" 0 0 1529010509145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1529010509255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1529010509256 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ControleBluetooth_FPGA EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ControleBluetooth_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529010509284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529010509340 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529010509340 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529010509538 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529010509542 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529010509668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529010509668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529010509668 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529010509668 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/elder/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elder/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 15683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529010509681 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/elder/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elder/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 15685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529010509681 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/elder/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elder/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 15687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529010509681 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/elder/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elder/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 15689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529010509681 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/elder/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elder/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 15691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529010509681 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529010509681 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529010509684 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1529010509909 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1529010510890 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529010510895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529010510895 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1529010510895 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1529010510895 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ControleBluetooth_FPGA.sdc " "Synopsys Design Constraints File file not found: 'ControleBluetooth_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1529010510930 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart\|UART_TX:uart_tx_i\|UART_TXD CLK " "Register UART:uart\|UART_TX:uart_tx_i\|UART_TXD is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529010510946 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529010510946 "|topo|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "masterCTRL:controlador\|RegState.Idle " "Node: masterCTRL:controlador\|RegState.Idle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch masterCTRL:controlador\|data_bus_out\[4\] masterCTRL:controlador\|RegState.Idle " "Latch masterCTRL:controlador\|data_bus_out\[4\] is being clocked by masterCTRL:controlador\|RegState.Idle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529010510946 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529010510946 "|topo|masterCTRL:controlador|RegState.Idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "masterCTRL:controlador\|RegState.ReadReg " "Node: masterCTRL:controlador\|RegState.ReadReg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch masterCTRL:controlador\|enable_data_out masterCTRL:controlador\|RegState.ReadReg " "Latch masterCTRL:controlador\|enable_data_out is being clocked by masterCTRL:controlador\|RegState.ReadReg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529010510946 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529010510946 "|topo|masterCTRL:controlador|RegState.ReadReg"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529010510973 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529010510973 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1529010510973 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1529010510973 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529010510974 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529010510974 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529010510974 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1529010510974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529010511431 ""}  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 15670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529010511431 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529010511431 ""}  } { { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 7083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529010511431 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "masterCTRL:controlador\|data_bus_out~0  " "Automatically promoted node masterCTRL:controlador\|data_bus_out~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529010511432 ""}  } { { "../vhdl/masterCTRL.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 3045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529010511432 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node RST~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529010511432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart\|UART_TX:uart_tx_i\|UART_TXD " "Destination node UART:uart\|UART_TX:uart_tx_i\|UART_TXD" {  } { { "../vhdl/uart_tx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd" 23 0 0 } } { "/home/elder/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elder/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART:uart\|UART_TX:uart_tx_i\|UART_TXD" } } } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529010511432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_rxd_debounced " "Destination node uart_rxd_debounced" {  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 1189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529010511432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_RX:uart_rx_i\|DATA_VLD " "Destination node UART_RX:uart_rx_i\|DATA_VLD" {  } { { "../vhdl/uart_rx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529010511432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart\|UART_TX:uart_tx_i\|tx_clk_en " "Destination node UART:uart\|UART_TX:uart_tx_i\|tx_clk_en" {  } { { "../vhdl/uart_tx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 1401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529010511432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_RX:uart_rx_i\|rx_clk_en " "Destination node UART_RX:uart_rx_i\|rx_clk_en" {  } { { "../vhdl/uart_rx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 1113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529010511432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:uart_tx_i\|tx_clk_en " "Destination node UART_TX:uart_tx_i\|tx_clk_en" {  } { { "../vhdl/uart_tx.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 1134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529010511432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moving_average:channel_0\|average_s\[10\] " "Destination node moving_average:channel_0\|average_s\[10\]" {  } { { "../vhdl/moving_average.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529010511432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moving_average:channel_2\|average_s\[10\] " "Destination node moving_average:channel_2\|average_s\[10\]" {  } { { "../vhdl/moving_average.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 1228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529010511432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moving_average:channel_1\|average_s\[10\] " "Destination node moving_average:channel_1\|average_s\[10\]" {  } { { "../vhdl/moving_average.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 1329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529010511432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moving_average:channel_0\|average_s\[11\] " "Destination node moving_average:channel_0\|average_s\[11\]" {  } { { "../vhdl/moving_average.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529010511432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1529010511432 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1529010511432 ""}  } { { "../vhdl/topo.vhd" "" { Text "/home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 15669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529010511432 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529010511432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 11281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529010511432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 11305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529010511432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 7788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529010511432 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1529010511432 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 0 { 0 ""} 0 9415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529010511432 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529010512039 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529010512048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529010512048 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529010512058 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529010512075 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529010512090 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529010512090 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529010512098 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529010512283 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1529010512291 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529010512291 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529010512602 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1529010512614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529010513478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529010514443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529010514492 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529010515474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529010515474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529010516270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/elder/ControleBluetooth_FPGA/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1529010518310 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529010518310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1529010518630 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1529010518630 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529010518630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529010518635 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.78 " "Total time spent on timing analysis during the Fitter is 0.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1529010518939 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529010518992 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529010519626 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529010519629 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529010520267 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529010521404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1590 " "Peak virtual memory: 1590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529010523320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 14 18:08:43 2018 " "Processing ended: Thu Jun 14 18:08:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529010523320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529010523320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529010523320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529010523320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1529010524035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529010524036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 14 18:08:43 2018 " "Processing started: Thu Jun 14 18:08:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529010524036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1529010524036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ControleBluetooth_FPGA -c ControleBluetooth_FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ControleBluetooth_FPGA -c ControleBluetooth_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1529010524036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1529010524269 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1529010525650 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1529010525675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "824 " "Peak virtual memory: 824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529010525793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 14 18:08:45 2018 " "Processing ended: Thu Jun 14 18:08:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529010525793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529010525793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529010525793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1529010525793 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1529010525903 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1529010526436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529010526437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 14 18:08:46 2018 " "Processing started: Thu Jun 14 18:08:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529010526437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1529010526437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ControleBluetooth_FPGA -c ControleBluetooth_FPGA " "Command: quartus_sta ControleBluetooth_FPGA -c ControleBluetooth_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1529010526437 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1529010526467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1529010526622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1529010526622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010526677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010526677 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1529010526999 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529010527098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1529010527098 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1529010527098 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1529010527098 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ControleBluetooth_FPGA.sdc " "Synopsys Design Constraints File file not found: 'ControleBluetooth_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1529010527130 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart\|UART_TX:uart_tx_i\|UART_TXD CLK " "Register UART:uart\|UART_TX:uart_tx_i\|UART_TXD is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529010527142 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1529010527142 "|topo|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "masterCTRL:controlador\|RegState.Idle " "Node: masterCTRL:controlador\|RegState.Idle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch masterCTRL:controlador\|data_bus_out\[15\] masterCTRL:controlador\|RegState.Idle " "Latch masterCTRL:controlador\|data_bus_out\[15\] is being clocked by masterCTRL:controlador\|RegState.Idle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529010527143 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1529010527143 "|topo|masterCTRL:controlador|RegState.Idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "masterCTRL:controlador\|RegState.ReadReg " "Node: masterCTRL:controlador\|RegState.ReadReg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch masterCTRL:controlador\|enable_data_out masterCTRL:controlador\|RegState.ReadReg " "Latch masterCTRL:controlador\|enable_data_out is being clocked by masterCTRL:controlador\|RegState.ReadReg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529010527143 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1529010527143 "|topo|masterCTRL:controlador|RegState.ReadReg"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529010527156 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529010527156 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1529010527156 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1529010527156 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1529010527162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.190 " "Worst-case setup slack is 44.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010527181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010527181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.190               0.000 altera_reserved_tck  " "   44.190               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010527181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010527181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.320 " "Worst-case hold slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010527184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010527184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 altera_reserved_tck  " "    0.320               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010527184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010527184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.337 " "Worst-case recovery slack is 96.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010527186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010527186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.337               0.000 altera_reserved_tck  " "   96.337               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010527186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010527186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.064 " "Worst-case removal slack is 1.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010527188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010527188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 altera_reserved_tck  " "    1.064               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010527188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010527188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.576 " "Worst-case minimum pulse width slack is 49.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010527189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010527189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.576               0.000 altera_reserved_tck  " "   49.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010527189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010527189 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010527237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010527237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010527237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010527237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.606 ns " "Worst Case Available Settling Time: 342.606 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010527237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010527237 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1529010527237 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1529010527240 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1529010527267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1529010527972 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart\|UART_TX:uart_tx_i\|UART_TXD CLK " "Register UART:uart\|UART_TX:uart_tx_i\|UART_TXD is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529010528148 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1529010528148 "|topo|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "masterCTRL:controlador\|RegState.Idle " "Node: masterCTRL:controlador\|RegState.Idle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch masterCTRL:controlador\|data_bus_out\[15\] masterCTRL:controlador\|RegState.Idle " "Latch masterCTRL:controlador\|data_bus_out\[15\] is being clocked by masterCTRL:controlador\|RegState.Idle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529010528148 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1529010528148 "|topo|masterCTRL:controlador|RegState.Idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "masterCTRL:controlador\|RegState.ReadReg " "Node: masterCTRL:controlador\|RegState.ReadReg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch masterCTRL:controlador\|enable_data_out masterCTRL:controlador\|RegState.ReadReg " "Latch masterCTRL:controlador\|enable_data_out is being clocked by masterCTRL:controlador\|RegState.ReadReg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529010528148 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1529010528148 "|topo|masterCTRL:controlador|RegState.ReadReg"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529010528153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529010528153 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1529010528153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.860 " "Worst-case setup slack is 44.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.860               0.000 altera_reserved_tck  " "   44.860               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010528165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 altera_reserved_tck  " "    0.312               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010528169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.738 " "Worst-case recovery slack is 96.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.738               0.000 altera_reserved_tck  " "   96.738               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010528171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.967 " "Worst-case removal slack is 0.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 altera_reserved_tck  " "    0.967               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010528174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.545 " "Worst-case minimum pulse width slack is 49.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.545               0.000 altera_reserved_tck  " "   49.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010528175 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010528227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010528227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010528227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010528227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.442 ns " "Worst Case Available Settling Time: 343.442 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010528227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010528227 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1529010528227 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1529010528231 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart\|UART_TX:uart_tx_i\|UART_TXD CLK " "Register UART:uart\|UART_TX:uart_tx_i\|UART_TXD is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529010528390 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1529010528390 "|topo|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "masterCTRL:controlador\|RegState.Idle " "Node: masterCTRL:controlador\|RegState.Idle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch masterCTRL:controlador\|data_bus_out\[15\] masterCTRL:controlador\|RegState.Idle " "Latch masterCTRL:controlador\|data_bus_out\[15\] is being clocked by masterCTRL:controlador\|RegState.Idle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529010528390 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1529010528390 "|topo|masterCTRL:controlador|RegState.Idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "masterCTRL:controlador\|RegState.ReadReg " "Node: masterCTRL:controlador\|RegState.ReadReg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch masterCTRL:controlador\|enable_data_out masterCTRL:controlador\|RegState.ReadReg " "Latch masterCTRL:controlador\|enable_data_out is being clocked by masterCTRL:controlador\|RegState.ReadReg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529010528390 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1529010528390 "|topo|masterCTRL:controlador|RegState.ReadReg"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529010528396 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1529010528396 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1529010528396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.724 " "Worst-case setup slack is 46.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.724               0.000 altera_reserved_tck  " "   46.724               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010528400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 altera_reserved_tck  " "    0.163               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010528405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.807 " "Worst-case recovery slack is 97.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.807               0.000 altera_reserved_tck  " "   97.807               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010528408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.576 " "Worst-case removal slack is 0.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 altera_reserved_tck  " "    0.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010528411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.464 " "Worst-case minimum pulse width slack is 49.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.464               0.000 altera_reserved_tck  " "   49.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529010528413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529010528413 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010528469 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010528469 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010528469 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010528469 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.038 ns " "Worst Case Available Settling Time: 346.038 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010528469 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529010528469 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1529010528469 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1529010528747 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1529010528748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "917 " "Peak virtual memory: 917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529010528803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 14 18:08:48 2018 " "Processing ended: Thu Jun 14 18:08:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529010528803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529010528803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529010528803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1529010528803 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus Prime Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1529010528953 ""}
