

================================================================
== Vivado HLS Report for 'Conv2d_b1'
================================================================
* Date:           Wed Oct 26 23:36:09 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.507|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  388|  388|  388|  388|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |  387|  387|        43|          -|          -|     9|    no    |
        | + Conv2d_b1_label4  |   40|   40|        17|         12|          1|     3|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 12, D = 17, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 20 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_0/forw_back.c:102]   --->   Operation 21 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.75ns)   --->   "br label %.preheader" [f_b_0/forw_back.c:102]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln102_1, %2 ]" [f_b_0/forw_back.c:102]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i3 [ 3, %0 ], [ %select_ln102_3, %2 ]" [f_b_0/forw_back.c:102]   --->   Operation 24 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%row = phi i2 [ 0, %0 ], [ %select_ln102_1, %2 ]" [f_b_0/forw_back.c:102]   --->   Operation 25 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvars_iv = phi i3 [ 3, %0 ], [ %select_ln103, %2 ]" [f_b_0/forw_back.c:103]   --->   Operation 26 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%col = phi i2 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 27 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i2 %row to i5" [f_b_0/forw_back.c:102]   --->   Operation 28 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row, i2 0)" [f_b_0/forw_back.c:104]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i4 %shl_ln to i5" [f_b_0/forw_back.c:104]   --->   Operation 30 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.86ns)   --->   "%sub_ln104 = sub i5 %zext_ln104_1, %zext_ln102" [f_b_0/forw_back.c:104]   --->   Operation 31 'sub' 'sub_ln104' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.88ns)   --->   "%icmp_ln102 = icmp eq i4 %indvar_flatten, -7" [f_b_0/forw_back.c:102]   --->   Operation 32 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.86ns)   --->   "%add_ln102_1 = add i4 %indvar_flatten, 1" [f_b_0/forw_back.c:102]   --->   Operation 33 'add' 'add_ln102_1' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %3, label %.preheader.preheader" [f_b_0/forw_back.c:102]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.62ns)   --->   "%i = add i2 %row, 1" [f_b_0/forw_back.c:102]   --->   Operation 35 'add' 'i' <Predicate = (!icmp_ln102)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.74ns)   --->   "%add_ln102 = add i3 %indvars_iv1, 1" [f_b_0/forw_back.c:102]   --->   Operation 36 'add' 'add_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 37 'speclooptripcount' 'empty_133' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.69ns)   --->   "%icmp_ln103 = icmp eq i3 %indvars_iv, -2" [f_b_0/forw_back.c:103]   --->   Operation 38 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln102)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.26ns)   --->   "%select_ln102 = select i1 %icmp_ln103, i2 0, i2 %col" [f_b_0/forw_back.c:102]   --->   Operation 39 'select' 'select_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.26ns)   --->   "%select_ln102_1 = select i1 %icmp_ln103, i2 %i, i2 %row" [f_b_0/forw_back.c:102]   --->   Operation 40 'select' 'select_ln102_1' <Predicate = (!icmp_ln102)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i2 %select_ln102_1 to i3" [f_b_0/forw_back.c:102]   --->   Operation 41 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i2 %i to i5" [f_b_0/forw_back.c:102]   --->   Operation 42 'zext' 'zext_ln102_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln102_3 = zext i2 %select_ln102_1 to i4" [f_b_0/forw_back.c:102]   --->   Operation 43 'zext' 'zext_ln102_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln104_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [f_b_0/forw_back.c:104]   --->   Operation 44 'bitconcatenate' 'shl_ln104_mid1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i4 %shl_ln104_mid1 to i5" [f_b_0/forw_back.c:104]   --->   Operation 45 'zext' 'zext_ln104_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.86ns)   --->   "%sub_ln104_1 = sub i5 %zext_ln104_2, %zext_ln102_2" [f_b_0/forw_back.c:104]   --->   Operation 46 'sub' 'sub_ln104_1' <Predicate = (!icmp_ln102)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln104)   --->   "%select_ln102_2 = select i1 %icmp_ln103, i5 %sub_ln104_1, i5 %sub_ln104" [f_b_0/forw_back.c:102]   --->   Operation 47 'select' 'select_ln102_2' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln102_3 = select i1 %icmp_ln103, i3 %add_ln102, i3 %indvars_iv1" [f_b_0/forw_back.c:102]   --->   Operation 48 'select' 'select_ln102_3' <Predicate = (!icmp_ln102)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %select_ln102 to i7" [f_b_0/forw_back.c:103]   --->   Operation 49 'zext' 'zext_ln103' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln104)   --->   "%zext_ln103_1 = zext i2 %select_ln102 to i5" [f_b_0/forw_back.c:103]   --->   Operation 50 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln104 = add i5 %zext_ln103_1, %select_ln102_2" [f_b_0/forw_back.c:104]   --->   Operation 51 'add' 'add_ln104' <Predicate = (!icmp_ln102)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i5 %add_ln104 to i32" [f_b_0/forw_back.c:104]   --->   Operation 52 'sext' 'sext_ln104' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i32 %sext_ln104 to i64" [f_b_0/forw_back.c:104]   --->   Operation 53 'zext' 'zext_ln104' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%out_matrix_addr = getelementptr [9 x float]* %out_matrix, i64 0, i64 %zext_ln104" [f_b_0/forw_back.c:104]   --->   Operation 54 'getelementptr' 'out_matrix_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.79ns)   --->   "store float 0.000000e+00, float* %out_matrix_addr, align 4" [f_b_0/forw_back.c:104]   --->   Operation 55 'store' <Predicate = (!icmp_ln102)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 56 [1/1] (0.62ns)   --->   "%j = add i2 %select_ln102, 1" [f_b_0/forw_back.c:106]   --->   Operation 56 'add' 'j' <Predicate = (!icmp_ln102)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i2 %j to i7" [f_b_0/forw_back.c:106]   --->   Operation 57 'zext' 'zext_ln106' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.75ns)   --->   "br label %1" [f_b_0/forw_back.c:105]   --->   Operation 58 'br' <Predicate = (!icmp_ln102)> <Delay = 0.75>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [f_b_0/forw_back.c:109]   --->   Operation 59 'ret' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.66>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty = phi float [ 0.000000e+00, %.preheader.preheader ], [ %tmp_2_131, %Conv2d_b1_label4 ]" [f_b_0/forw_back.c:107]   --->   Operation 60 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%row_0 = phi i3 [ %zext_ln102_1, %.preheader.preheader ], [ %row_7, %Conv2d_b1_label4 ]"   --->   Operation 61 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.69ns)   --->   "%icmp_ln105 = icmp eq i3 %row_0, %select_ln102_3" [f_b_0/forw_back.c:105]   --->   Operation 62 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 63 'speclooptripcount' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %2, label %Conv2d_b1_label4" [f_b_0/forw_back.c:105]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln107_3 = zext i3 %row_0 to i7" [f_b_0/forw_back.c:107]   --->   Operation 65 'zext' 'zext_ln107_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i3 %row_0 to i4" [f_b_0/forw_back.c:105]   --->   Operation 66 'zext' 'zext_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.42ns)   --->   "%mul_ln107 = mul i7 %zext_ln107_3, 26" [f_b_0/forw_back.c:107]   --->   Operation 67 'mul' 'mul_ln107' <Predicate = (!icmp_ln105)> <Delay = 1.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.74ns)   --->   "%sub_ln107 = sub i4 %zext_ln105, %zext_ln102_3" [f_b_0/forw_back.c:107]   --->   Operation 68 'sub' 'sub_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln9 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %sub_ln107, i5 0)" [f_b_0/forw_back.c:107]   --->   Operation 69 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln107_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %sub_ln107, i3 0)" [f_b_0/forw_back.c:107]   --->   Operation 70 'bitconcatenate' 'shl_ln107_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln107_3 = sext i7 %shl_ln107_1 to i9" [f_b_0/forw_back.c:107]   --->   Operation 71 'sext' 'sext_ln107_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.92ns)   --->   "%sub_ln107_1 = sub i9 %shl_ln9, %sext_ln107_3" [f_b_0/forw_back.c:107]   --->   Operation 72 'sub' 'sub_ln107_1' <Predicate = (!icmp_ln105)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln107_4 = sext i9 %sub_ln107_1 to i32" [f_b_0/forw_back.c:107]   --->   Operation 73 'sext' 'sext_ln107_4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.89ns)   --->   "%add_ln107 = add i7 %zext_ln103, %mul_ln107" [f_b_0/forw_back.c:107]   --->   Operation 74 'add' 'add_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i7 %add_ln107 to i64" [f_b_0/forw_back.c:107]   --->   Operation 75 'zext' 'zext_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sencond_conv1_addr = getelementptr [676 x float]* @sencond_conv1, i64 0, i64 %zext_ln107" [f_b_0/forw_back.c:107]   --->   Operation 76 'getelementptr' 'sencond_conv1_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (1.35ns)   --->   "%sencond_conv1_load = load float* %sencond_conv1_addr, align 4" [f_b_0/forw_back.c:107]   --->   Operation 77 'load' 'sencond_conv1_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i9 %sub_ln107_1 to i64" [f_b_0/forw_back.c:107]   --->   Operation 78 'sext' 'sext_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [576 x float]* %kernel, i64 0, i64 %sext_ln107" [f_b_0/forw_back.c:107]   --->   Operation 79 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.35ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_0/forw_back.c:107]   --->   Operation 80 'load' 'kernel_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 81 [1/1] (0.89ns)   --->   "%add_ln107_1 = add i7 %zext_ln106, %mul_ln107" [f_b_0/forw_back.c:107]   --->   Operation 81 'add' 'add_ln107_1' <Predicate = (!icmp_ln105)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i7 %add_ln107_1 to i64" [f_b_0/forw_back.c:107]   --->   Operation 82 'zext' 'zext_ln107_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sencond_conv1_addr_1 = getelementptr [676 x float]* @sencond_conv1, i64 0, i64 %zext_ln107_1" [f_b_0/forw_back.c:107]   --->   Operation 83 'getelementptr' 'sencond_conv1_addr_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (1.35ns)   --->   "%sencond_conv1_load_1 = load float* %sencond_conv1_addr_1, align 4" [f_b_0/forw_back.c:107]   --->   Operation 84 'load' 'sencond_conv1_load_1' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln107 = or i32 %sext_ln107_4, 1" [f_b_0/forw_back.c:107]   --->   Operation 85 'or' 'or_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln107_1 = sext i32 %or_ln107 to i64" [f_b_0/forw_back.c:107]   --->   Operation 86 'sext' 'sext_ln107_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [576 x float]* %kernel, i64 0, i64 %sext_ln107_1" [f_b_0/forw_back.c:107]   --->   Operation 87 'getelementptr' 'kernel_addr_5' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (1.35ns)   --->   "%kernel_load_1 = load float* %kernel_addr_5, align 4" [f_b_0/forw_back.c:107]   --->   Operation 88 'load' 'kernel_load_1' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_3 = add i7 %mul_ln107, 2" [f_b_0/forw_back.c:107]   --->   Operation 89 'add' 'add_ln107_3' <Predicate = (!icmp_ln105)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln107_2 = add i7 %zext_ln103, %add_ln107_3" [f_b_0/forw_back.c:107]   --->   Operation 90 'add' 'add_ln107_2' <Predicate = (!icmp_ln105)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 91 [1/2] (1.35ns)   --->   "%sencond_conv1_load = load float* %sencond_conv1_addr, align 4" [f_b_0/forw_back.c:107]   --->   Operation 91 'load' 'sencond_conv1_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 92 [1/2] (1.35ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_0/forw_back.c:107]   --->   Operation 92 'load' 'kernel_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 93 [1/2] (1.35ns)   --->   "%sencond_conv1_load_1 = load float* %sencond_conv1_addr_1, align 4" [f_b_0/forw_back.c:107]   --->   Operation 93 'load' 'sencond_conv1_load_1' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 94 [1/2] (1.35ns)   --->   "%kernel_load_1 = load float* %kernel_addr_5, align 4" [f_b_0/forw_back.c:107]   --->   Operation 94 'load' 'kernel_load_1' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i7 %add_ln107_2 to i64" [f_b_0/forw_back.c:107]   --->   Operation 95 'zext' 'zext_ln107_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sencond_conv1_addr_2 = getelementptr [676 x float]* @sencond_conv1, i64 0, i64 %zext_ln107_2" [f_b_0/forw_back.c:107]   --->   Operation 96 'getelementptr' 'sencond_conv1_addr_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (1.35ns)   --->   "%sencond_conv1_load_2 = load float* %sencond_conv1_addr_2, align 4" [f_b_0/forw_back.c:107]   --->   Operation 97 'load' 'sencond_conv1_load_2' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln107_1 = or i9 %sub_ln107_1, 2" [f_b_0/forw_back.c:107]   --->   Operation 98 'or' 'or_ln107_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln107_2 = sext i9 %or_ln107_1 to i64" [f_b_0/forw_back.c:107]   --->   Operation 99 'sext' 'sext_ln107_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [576 x float]* %kernel, i64 0, i64 %sext_ln107_2" [f_b_0/forw_back.c:107]   --->   Operation 100 'getelementptr' 'kernel_addr_6' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (1.35ns)   --->   "%kernel_load_2 = load float* %kernel_addr_6, align 4" [f_b_0/forw_back.c:107]   --->   Operation 101 'load' 'kernel_load_2' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 102 [3/3] (8.28ns)   --->   "%tmp5 = fmul float %sencond_conv1_load, %kernel_load" [f_b_0/forw_back.c:107]   --->   Operation 102 'fmul' 'tmp5' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/2] (1.35ns)   --->   "%sencond_conv1_load_2 = load float* %sencond_conv1_addr_2, align 4" [f_b_0/forw_back.c:107]   --->   Operation 103 'load' 'sencond_conv1_load_2' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 104 [1/2] (1.35ns)   --->   "%kernel_load_2 = load float* %kernel_addr_6, align 4" [f_b_0/forw_back.c:107]   --->   Operation 104 'load' 'kernel_load_2' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 105 [2/3] (8.28ns)   --->   "%tmp5 = fmul float %sencond_conv1_load, %kernel_load" [f_b_0/forw_back.c:107]   --->   Operation 105 'fmul' 'tmp5' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [3/3] (8.28ns)   --->   "%tmp_1 = fmul float %sencond_conv1_load_1, %kernel_load_1" [f_b_0/forw_back.c:107]   --->   Operation 106 'fmul' 'tmp_1' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 107 [1/3] (8.28ns)   --->   "%tmp5 = fmul float %sencond_conv1_load, %kernel_load" [f_b_0/forw_back.c:107]   --->   Operation 107 'fmul' 'tmp5' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [2/3] (8.28ns)   --->   "%tmp_1 = fmul float %sencond_conv1_load_1, %kernel_load_1" [f_b_0/forw_back.c:107]   --->   Operation 108 'fmul' 'tmp_1' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [3/3] (8.28ns)   --->   "%tmp_2 = fmul float %sencond_conv1_load_2, %kernel_load_2" [f_b_0/forw_back.c:107]   --->   Operation 109 'fmul' 'tmp_2' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.28>
ST_8 : Operation 110 [4/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp5" [f_b_0/forw_back.c:107]   --->   Operation 110 'fadd' 'tmp_s' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/3] (8.28ns)   --->   "%tmp_1 = fmul float %sencond_conv1_load_1, %kernel_load_1" [f_b_0/forw_back.c:107]   --->   Operation 111 'fmul' 'tmp_1' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [2/3] (8.28ns)   --->   "%tmp_2 = fmul float %sencond_conv1_load_2, %kernel_load_2" [f_b_0/forw_back.c:107]   --->   Operation 112 'fmul' 'tmp_2' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.28>
ST_9 : Operation 113 [3/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp5" [f_b_0/forw_back.c:107]   --->   Operation 113 'fadd' 'tmp_s' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/3] (8.28ns)   --->   "%tmp_2 = fmul float %sencond_conv1_load_2, %kernel_load_2" [f_b_0/forw_back.c:107]   --->   Operation 114 'fmul' 'tmp_2' <Predicate = (!icmp_ln105)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 115 [2/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp5" [f_b_0/forw_back.c:107]   --->   Operation 115 'fadd' 'tmp_s' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.71>
ST_11 : Operation 116 [1/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp5" [f_b_0/forw_back.c:107]   --->   Operation 116 'fadd' 'tmp_s' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.71>
ST_12 : Operation 117 [4/4] (7.71ns)   --->   "%tmp_1_130 = fadd float %tmp_s, %tmp_1" [f_b_0/forw_back.c:107]   --->   Operation 117 'fadd' 'tmp_1_130' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.71>
ST_13 : Operation 118 [3/4] (7.71ns)   --->   "%tmp_1_130 = fadd float %tmp_s, %tmp_1" [f_b_0/forw_back.c:107]   --->   Operation 118 'fadd' 'tmp_1_130' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.71>
ST_14 : Operation 119 [2/4] (7.71ns)   --->   "%tmp_1_130 = fadd float %tmp_s, %tmp_1" [f_b_0/forw_back.c:107]   --->   Operation 119 'fadd' 'tmp_1_130' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.74ns)   --->   "%row_7 = add i3 %row_0, 1" [f_b_0/forw_back.c:105]   --->   Operation 120 'add' 'row_7' <Predicate = (!icmp_ln105)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.71>
ST_15 : Operation 121 [1/4] (7.71ns)   --->   "%tmp_1_130 = fadd float %tmp_s, %tmp_1" [f_b_0/forw_back.c:107]   --->   Operation 121 'fadd' 'tmp_1_130' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.71>
ST_16 : Operation 122 [4/4] (7.71ns)   --->   "%tmp_2_131 = fadd float %tmp_1_130, %tmp_2" [f_b_0/forw_back.c:107]   --->   Operation 122 'fadd' 'tmp_2_131' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.71>
ST_17 : Operation 123 [3/4] (7.71ns)   --->   "%tmp_2_131 = fadd float %tmp_1_130, %tmp_2" [f_b_0/forw_back.c:107]   --->   Operation 123 'fadd' 'tmp_2_131' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.71>
ST_18 : Operation 124 [2/4] (7.71ns)   --->   "%tmp_2_131 = fadd float %tmp_1_130, %tmp_2" [f_b_0/forw_back.c:107]   --->   Operation 124 'fadd' 'tmp_2_131' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.50>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str7) nounwind" [f_b_0/forw_back.c:106]   --->   Operation 125 'specloopname' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str7)" [f_b_0/forw_back.c:106]   --->   Operation 126 'specregionbegin' 'tmp' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:106]   --->   Operation 127 'specpipeline' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_19 : Operation 128 [1/4] (7.71ns)   --->   "%tmp_2_131 = fadd float %tmp_1_130, %tmp_2" [f_b_0/forw_back.c:107]   --->   Operation 128 'fadd' 'tmp_2_131' <Predicate = (!icmp_ln105)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 129 [1/1] (0.79ns)   --->   "store float %tmp_2_131, float* %out_matrix_addr, align 4" [f_b_0/forw_back.c:107]   --->   Operation 129 'store' <Predicate = (!icmp_ln105)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str7, i32 %tmp)" [f_b_0/forw_back.c:107]   --->   Operation 130 'specregionend' 'empty_132' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "br label %1" [f_b_0/forw_back.c:105]   --->   Operation 131 'br' <Predicate = (!icmp_ln105)> <Delay = 0.00>

State 20 <SV = 3> <Delay = 1.02>
ST_20 : Operation 132 [1/1] (0.74ns)   --->   "%add_ln103 = add i3 %indvars_iv, 1" [f_b_0/forw_back.c:103]   --->   Operation 132 'add' 'add_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 133 [1/1] (0.27ns)   --->   "%select_ln103 = select i1 %icmp_ln103, i3 -4, i3 %add_ln103" [f_b_0/forw_back.c:103]   --->   Operation 133 'select' 'select_ln103' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_0/forw_back.c:103]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sencond_conv1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln102    (specmemcore      ) [ 000000000000000000000]
br_ln102             (br               ) [ 011111111111111111111]
indvar_flatten       (phi              ) [ 001000000000000000000]
indvars_iv1          (phi              ) [ 001000000000000000000]
row                  (phi              ) [ 001000000000000000000]
indvars_iv           (phi              ) [ 001111111111111111111]
col                  (phi              ) [ 001000000000000000000]
zext_ln102           (zext             ) [ 000000000000000000000]
shl_ln               (bitconcatenate   ) [ 000000000000000000000]
zext_ln104_1         (zext             ) [ 000000000000000000000]
sub_ln104            (sub              ) [ 000000000000000000000]
icmp_ln102           (icmp             ) [ 001111111111111111111]
add_ln102_1          (add              ) [ 011111111111111111111]
br_ln102             (br               ) [ 000000000000000000000]
i                    (add              ) [ 000000000000000000000]
add_ln102            (add              ) [ 000000000000000000000]
empty_133            (speclooptripcount) [ 000000000000000000000]
icmp_ln103           (icmp             ) [ 000111111111111111111]
select_ln102         (select           ) [ 000000000000000000000]
select_ln102_1       (select           ) [ 011111111111111111111]
zext_ln102_1         (zext             ) [ 001111111111111111111]
zext_ln102_2         (zext             ) [ 000000000000000000000]
zext_ln102_3         (zext             ) [ 000111111111111111110]
shl_ln104_mid1       (bitconcatenate   ) [ 000000000000000000000]
zext_ln104_2         (zext             ) [ 000000000000000000000]
sub_ln104_1          (sub              ) [ 000000000000000000000]
select_ln102_2       (select           ) [ 000000000000000000000]
select_ln102_3       (select           ) [ 011111111111111111111]
zext_ln103           (zext             ) [ 000111111111111111110]
zext_ln103_1         (zext             ) [ 000000000000000000000]
add_ln104            (add              ) [ 000000000000000000000]
sext_ln104           (sext             ) [ 000000000000000000000]
zext_ln104           (zext             ) [ 000000000000000000000]
out_matrix_addr      (getelementptr    ) [ 000111111111111111110]
store_ln104          (store            ) [ 000000000000000000000]
j                    (add              ) [ 011111111111111111111]
zext_ln106           (zext             ) [ 000111111111111111110]
br_ln105             (br               ) [ 001111111111111111111]
ret_ln109            (ret              ) [ 000000000000000000000]
empty                (phi              ) [ 000111111111000000000]
row_0                (phi              ) [ 000111111111111000000]
icmp_ln105           (icmp             ) [ 001111111111111111111]
empty_129            (speclooptripcount) [ 000000000000000000000]
br_ln105             (br               ) [ 000000000000000000000]
zext_ln107_3         (zext             ) [ 000000000000000000000]
zext_ln105           (zext             ) [ 000000000000000000000]
mul_ln107            (mul              ) [ 000000000000000000000]
sub_ln107            (sub              ) [ 000000000000000000000]
shl_ln9              (bitconcatenate   ) [ 000000000000000000000]
shl_ln107_1          (bitconcatenate   ) [ 000000000000000000000]
sext_ln107_3         (sext             ) [ 000000000000000000000]
sub_ln107_1          (sub              ) [ 000010000000000000000]
sext_ln107_4         (sext             ) [ 000000000000000000000]
add_ln107            (add              ) [ 000000000000000000000]
zext_ln107           (zext             ) [ 000000000000000000000]
sencond_conv1_addr   (getelementptr    ) [ 000010000000000000000]
sext_ln107           (sext             ) [ 000000000000000000000]
kernel_addr          (getelementptr    ) [ 000010000000000000000]
add_ln107_1          (add              ) [ 000000000000000000000]
zext_ln107_1         (zext             ) [ 000000000000000000000]
sencond_conv1_addr_1 (getelementptr    ) [ 000010000000000000000]
or_ln107             (or               ) [ 000000000000000000000]
sext_ln107_1         (sext             ) [ 000000000000000000000]
kernel_addr_5        (getelementptr    ) [ 000010000000000000000]
add_ln107_3          (add              ) [ 000000000000000000000]
add_ln107_2          (add              ) [ 000010000000000000000]
sencond_conv1_load   (load             ) [ 000001110000000000000]
kernel_load          (load             ) [ 000001110000000000000]
sencond_conv1_load_1 (load             ) [ 000001111000000000000]
kernel_load_1        (load             ) [ 000001111000000000000]
zext_ln107_2         (zext             ) [ 000000000000000000000]
sencond_conv1_addr_2 (getelementptr    ) [ 000001000000000000000]
or_ln107_1           (or               ) [ 000000000000000000000]
sext_ln107_2         (sext             ) [ 000000000000000000000]
kernel_addr_6        (getelementptr    ) [ 000001000000000000000]
sencond_conv1_load_2 (load             ) [ 000000111100000000000]
kernel_load_2        (load             ) [ 000000111100000000000]
tmp5                 (fmul             ) [ 000000001111000000000]
tmp_1                (fmul             ) [ 000100000111111100000]
tmp_2                (fmul             ) [ 000111110011111111110]
tmp_s                (fadd             ) [ 000100000000111100000]
row_7                (add              ) [ 001111110000000111111]
tmp_1_130            (fadd             ) [ 000011110000000011110]
specloopname_ln106   (specloopname     ) [ 000000000000000000000]
tmp                  (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln106   (specpipeline     ) [ 000000000000000000000]
tmp_2_131            (fadd             ) [ 001111111111111111111]
store_ln107          (store            ) [ 000000000000000000000]
empty_132            (specregionend    ) [ 000000000000000000000]
br_ln105             (br               ) [ 001111111111111111111]
add_ln103            (add              ) [ 000000000000000000000]
select_ln103         (select           ) [ 011111111111111111111]
br_ln103             (br               ) [ 011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_matrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sencond_conv1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sencond_conv1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="out_matrix_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_matrix_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 store_ln107/19 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sencond_conv1_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="7" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sencond_conv1_addr/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="1"/>
<pin id="124" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sencond_conv1_load/3 sencond_conv1_load_1/3 sencond_conv1_load_2/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="kernel_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="9" slack="0"/>
<pin id="105" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="134" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
<pin id="136" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/3 kernel_load_1/3 kernel_load_2/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sencond_conv1_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="7" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sencond_conv1_addr_1/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="kernel_addr_5_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_5/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sencond_conv1_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="7" slack="0"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sencond_conv1_addr_2/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_addr_6_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="9" slack="0"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_6/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="indvar_flatten_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="indvars_iv1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="1"/>
<pin id="167" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="indvars_iv1_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="row_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="1"/>
<pin id="178" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="row_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="2" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="indvars_iv_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="1"/>
<pin id="189" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvars_iv_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="3" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="col_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="1"/>
<pin id="201" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="col_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="2" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="empty_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="empty_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="32" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="222" class="1005" name="row_0_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="11"/>
<pin id="224" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="row_0_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="3" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_s/8 tmp_1_130/12 tmp_2_131/16 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp5/5 tmp_1/6 tmp_2/7 "/>
</bind>
</comp>

<comp id="242" class="1005" name="reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_130 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln102_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="0"/>
<pin id="249" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="shl_ln_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln104_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_1/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sub_ln104_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="2" slack="0"/>
<pin id="266" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln104/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln102_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln102_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln102_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln103_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="0" index="1" bw="2" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln102_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="2" slack="0"/>
<pin id="303" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln102_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="0" index="2" bw="2" slack="0"/>
<pin id="311" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln102_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln102_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_2/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln102_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_3/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="shl_ln104_mid1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln104_mid1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln104_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_2/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sub_ln104_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="2" slack="0"/>
<pin id="342" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln104_1/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln102_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="0"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102_2/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln102_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="3" slack="0"/>
<pin id="356" dir="0" index="2" bw="3" slack="0"/>
<pin id="357" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102_3/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln103_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln103_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln104_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln104_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln104_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="j_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln106_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln105_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="3" slack="1"/>
<pin id="397" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln107_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_3/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln105_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="mul_ln107_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="0" index="1" bw="6" slack="0"/>
<pin id="410" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln107/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sub_ln107_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="0" index="1" bw="2" slack="1"/>
<pin id="416" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln107/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="shl_ln9_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln9/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="shl_ln107_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln107_1/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln107_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="0"/>
<pin id="436" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107_3/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sub_ln107_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="0" index="1" bw="7" slack="0"/>
<pin id="441" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln107_1/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln107_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107_4/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln107_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="1"/>
<pin id="450" dir="0" index="1" bw="7" slack="0"/>
<pin id="451" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln107_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln107_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln107_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="1"/>
<pin id="465" dir="0" index="1" bw="7" slack="0"/>
<pin id="466" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_1/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln107_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_1/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="or_ln107_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sext_ln107_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107_1/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln107_3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="7" slack="0"/>
<pin id="486" dir="0" index="1" bw="3" slack="0"/>
<pin id="487" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_3/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln107_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="1"/>
<pin id="492" dir="0" index="1" bw="7" slack="0"/>
<pin id="493" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_2/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln107_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_2/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="or_ln107_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="9" slack="1"/>
<pin id="501" dir="0" index="1" bw="3" slack="0"/>
<pin id="502" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107_1/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sext_ln107_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107_2/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="row_7_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="11"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_7/14 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln103_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="2"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/20 "/>
</bind>
</comp>

<comp id="521" class="1004" name="select_ln103_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="2"/>
<pin id="523" dir="0" index="1" bw="3" slack="0"/>
<pin id="524" dir="0" index="2" bw="3" slack="0"/>
<pin id="525" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103/20 "/>
</bind>
</comp>

<comp id="528" class="1005" name="icmp_ln102_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln102 "/>
</bind>
</comp>

<comp id="532" class="1005" name="add_ln102_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln102_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="icmp_ln103_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="2"/>
<pin id="539" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="542" class="1005" name="select_ln102_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln102_1 "/>
</bind>
</comp>

<comp id="547" class="1005" name="zext_ln102_1_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="1"/>
<pin id="549" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln102_1 "/>
</bind>
</comp>

<comp id="552" class="1005" name="zext_ln102_3_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="1"/>
<pin id="554" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln102_3 "/>
</bind>
</comp>

<comp id="557" class="1005" name="select_ln102_3_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="0"/>
<pin id="559" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln102_3 "/>
</bind>
</comp>

<comp id="563" class="1005" name="zext_ln103_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="7" slack="1"/>
<pin id="565" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln103 "/>
</bind>
</comp>

<comp id="569" class="1005" name="out_matrix_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="17"/>
<pin id="571" dir="1" index="1" bw="4" slack="17"/>
</pin_list>
<bind>
<opset="out_matrix_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="j_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="579" class="1005" name="zext_ln106_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="7" slack="1"/>
<pin id="581" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln106 "/>
</bind>
</comp>

<comp id="584" class="1005" name="icmp_ln105_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln105 "/>
</bind>
</comp>

<comp id="588" class="1005" name="sub_ln107_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="9" slack="1"/>
<pin id="590" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln107_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="sencond_conv1_addr_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="1"/>
<pin id="595" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sencond_conv1_addr "/>
</bind>
</comp>

<comp id="598" class="1005" name="kernel_addr_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="10" slack="1"/>
<pin id="600" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="603" class="1005" name="sencond_conv1_addr_1_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="10" slack="1"/>
<pin id="605" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sencond_conv1_addr_1 "/>
</bind>
</comp>

<comp id="608" class="1005" name="kernel_addr_5_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="1"/>
<pin id="610" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_5 "/>
</bind>
</comp>

<comp id="613" class="1005" name="add_ln107_2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="7" slack="1"/>
<pin id="615" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln107_2 "/>
</bind>
</comp>

<comp id="618" class="1005" name="sencond_conv1_load_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sencond_conv1_load "/>
</bind>
</comp>

<comp id="623" class="1005" name="kernel_load_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="628" class="1005" name="sencond_conv1_load_1_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="2"/>
<pin id="630" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sencond_conv1_load_1 "/>
</bind>
</comp>

<comp id="633" class="1005" name="kernel_load_1_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="2"/>
<pin id="635" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_1 "/>
</bind>
</comp>

<comp id="638" class="1005" name="sencond_conv1_addr_2_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="1"/>
<pin id="640" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sencond_conv1_addr_2 "/>
</bind>
</comp>

<comp id="643" class="1005" name="kernel_addr_6_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="10" slack="1"/>
<pin id="645" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_6 "/>
</bind>
</comp>

<comp id="648" class="1005" name="sencond_conv1_load_2_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="2"/>
<pin id="650" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sencond_conv1_load_2 "/>
</bind>
</comp>

<comp id="653" class="1005" name="kernel_load_2_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="2"/>
<pin id="655" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_2 "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp5_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="4"/>
<pin id="665" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="tmp_2_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="7"/>
<pin id="670" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="673" class="1005" name="row_7_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="1"/>
<pin id="675" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_7 "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_2_131_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_131 "/>
</bind>
</comp>

<comp id="683" class="1005" name="select_ln103_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="3" slack="1"/>
<pin id="685" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln103 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="214" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="231"><net_src comp="225" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="236"><net_src comp="210" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="232" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="245"><net_src comp="232" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="250"><net_src comp="180" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="180" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="247" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="158" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="24" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="158" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="26" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="180" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="169" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="191" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="20" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="203" pin="4"/><net_sink comp="299" pin=2"/></net>

<net id="312"><net_src comp="293" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="281" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="180" pin="4"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="281" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="307" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="22" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="281" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="20" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="319" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="293" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="263" pin="2"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="293" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="287" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="169" pin="4"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="299" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="299" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="345" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="388"><net_src comp="299" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="28" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="225" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="225" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="225" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="399" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="44" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="403" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="46" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="413" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="48" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="50" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="413" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="52" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="418" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="407" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="448" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="461"><net_src comp="438" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="467"><net_src comp="407" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="463" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="477"><net_src comp="444" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="54" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="488"><net_src comp="407" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="495" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="503"><net_src comp="58" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="499" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="513"><net_src comp="222" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="30" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="187" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="30" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="526"><net_src comp="72" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="515" pin="2"/><net_sink comp="521" pin=2"/></net>

<net id="531"><net_src comp="269" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="275" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="540"><net_src comp="293" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="545"><net_src comp="307" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="550"><net_src comp="315" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="555"><net_src comp="323" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="560"><net_src comp="353" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="566"><net_src comp="361" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="572"><net_src comp="74" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="577"><net_src comp="384" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="582"><net_src comp="390" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="587"><net_src comp="394" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="438" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="596"><net_src comp="88" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="601"><net_src comp="101" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="606"><net_src comp="114" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="611"><net_src comp="126" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="616"><net_src comp="490" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="621"><net_src comp="95" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="626"><net_src comp="108" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="631"><net_src comp="95" pin="7"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="636"><net_src comp="108" pin="7"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="641"><net_src comp="138" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="646"><net_src comp="146" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="651"><net_src comp="95" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="656"><net_src comp="108" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="661"><net_src comp="238" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="666"><net_src comp="238" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="671"><net_src comp="238" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="676"><net_src comp="509" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="681"><net_src comp="232" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="686"><net_src comp="521" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="191" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_matrix | {2 19 }
 - Input state : 
	Port: Conv2d_b1 : kernel | {3 4 5 }
	Port: Conv2d_b1 : sencond_conv1 | {3 4 5 }
  - Chain level:
	State 1
	State 2
		zext_ln102 : 1
		shl_ln : 1
		zext_ln104_1 : 2
		sub_ln104 : 3
		icmp_ln102 : 1
		add_ln102_1 : 1
		br_ln102 : 2
		i : 1
		add_ln102 : 1
		icmp_ln103 : 1
		select_ln102 : 2
		select_ln102_1 : 2
		zext_ln102_1 : 3
		zext_ln102_2 : 2
		zext_ln102_3 : 3
		shl_ln104_mid1 : 2
		zext_ln104_2 : 3
		sub_ln104_1 : 4
		select_ln102_2 : 5
		select_ln102_3 : 2
		zext_ln103 : 3
		zext_ln103_1 : 3
		add_ln104 : 6
		sext_ln104 : 7
		zext_ln104 : 8
		out_matrix_addr : 9
		store_ln104 : 10
		j : 3
		zext_ln106 : 4
	State 3
		icmp_ln105 : 1
		br_ln105 : 2
		zext_ln107_3 : 1
		zext_ln105 : 1
		mul_ln107 : 2
		sub_ln107 : 2
		shl_ln9 : 3
		shl_ln107_1 : 3
		sext_ln107_3 : 4
		sub_ln107_1 : 5
		sext_ln107_4 : 6
		add_ln107 : 3
		zext_ln107 : 4
		sencond_conv1_addr : 5
		sencond_conv1_load : 6
		sext_ln107 : 6
		kernel_addr : 7
		kernel_load : 8
		add_ln107_1 : 3
		zext_ln107_1 : 4
		sencond_conv1_addr_1 : 5
		sencond_conv1_load_1 : 6
		or_ln107 : 7
		sext_ln107_1 : 7
		kernel_addr_5 : 8
		kernel_load_1 : 9
		add_ln107_3 : 3
		add_ln107_2 : 4
	State 4
		sencond_conv1_addr_2 : 1
		sencond_conv1_load_2 : 2
		kernel_addr_6 : 1
		kernel_load_2 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln107 : 1
		empty_132 : 1
	State 20
		select_ln103 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_232      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_238      |    3    |   128   |   138   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln102_1_fu_275  |    0    |    0    |    12   |
|          |        i_fu_281       |    0    |    0    |    9    |
|          |    add_ln102_fu_287   |    0    |    0    |    11   |
|          |    add_ln104_fu_369   |    0    |    0    |    15   |
|          |        j_fu_384       |    0    |    0    |    9    |
|    add   |    add_ln107_fu_448   |    0    |    0    |    15   |
|          |   add_ln107_1_fu_463  |    0    |    0    |    15   |
|          |   add_ln107_3_fu_484  |    0    |    0    |    16   |
|          |   add_ln107_2_fu_490  |    0    |    0    |    16   |
|          |      row_7_fu_509     |    0    |    0    |    11   |
|          |    add_ln103_fu_515   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln104_fu_263   |    0    |    0    |    12   |
|    sub   |   sub_ln104_1_fu_339  |    0    |    0    |    12   |
|          |    sub_ln107_fu_413   |    0    |    0    |    11   |
|          |   sub_ln107_1_fu_438  |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln102_fu_269   |    0    |    0    |    9    |
|   icmp   |   icmp_ln103_fu_293   |    0    |    0    |    9    |
|          |   icmp_ln105_fu_394   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|    mul   |    mul_ln107_fu_407   |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln102_fu_299  |    0    |    0    |    2    |
|          | select_ln102_1_fu_307 |    0    |    0    |    2    |
|  select  | select_ln102_2_fu_345 |    0    |    0    |    5    |
|          | select_ln102_3_fu_353 |    0    |    0    |    3    |
|          |  select_ln103_fu_521  |    0    |    0    |    3    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln102_fu_247   |    0    |    0    |    0    |
|          |  zext_ln104_1_fu_259  |    0    |    0    |    0    |
|          |  zext_ln102_1_fu_315  |    0    |    0    |    0    |
|          |  zext_ln102_2_fu_319  |    0    |    0    |    0    |
|          |  zext_ln102_3_fu_323  |    0    |    0    |    0    |
|          |  zext_ln104_2_fu_335  |    0    |    0    |    0    |
|          |   zext_ln103_fu_361   |    0    |    0    |    0    |
|   zext   |  zext_ln103_1_fu_365  |    0    |    0    |    0    |
|          |   zext_ln104_fu_379   |    0    |    0    |    0    |
|          |   zext_ln106_fu_390   |    0    |    0    |    0    |
|          |  zext_ln107_3_fu_399  |    0    |    0    |    0    |
|          |   zext_ln105_fu_403   |    0    |    0    |    0    |
|          |   zext_ln107_fu_453   |    0    |    0    |    0    |
|          |  zext_ln107_1_fu_468  |    0    |    0    |    0    |
|          |  zext_ln107_2_fu_495  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln_fu_251     |    0    |    0    |    0    |
|bitconcatenate| shl_ln104_mid1_fu_327 |    0    |    0    |    0    |
|          |     shl_ln9_fu_418    |    0    |    0    |    0    |
|          |   shl_ln107_1_fu_426  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln104_fu_375   |    0    |    0    |    0    |
|          |  sext_ln107_3_fu_434  |    0    |    0    |    0    |
|   sext   |  sext_ln107_4_fu_444  |    0    |    0    |    0    |
|          |   sext_ln107_fu_458   |    0    |    0    |    0    |
|          |  sext_ln107_1_fu_479  |    0    |    0    |    0    |
|          |  sext_ln107_2_fu_504  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln107_fu_473    |    0    |    0    |    0    |
|          |   or_ln107_1_fu_499   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   355   |   608   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln102_1_reg_532    |    4   |
|     add_ln107_2_reg_613    |    7   |
|         col_reg_199        |    2   |
|        empty_reg_210       |   32   |
|     icmp_ln102_reg_528     |    1   |
|     icmp_ln103_reg_537     |    1   |
|     icmp_ln105_reg_584     |    1   |
|   indvar_flatten_reg_154   |    4   |
|     indvars_iv1_reg_165    |    3   |
|     indvars_iv_reg_187     |    3   |
|          j_reg_574         |    2   |
|    kernel_addr_5_reg_608   |   10   |
|    kernel_addr_6_reg_643   |   10   |
|     kernel_addr_reg_598    |   10   |
|    kernel_load_1_reg_633   |   32   |
|    kernel_load_2_reg_653   |   32   |
|     kernel_load_reg_623    |   32   |
|   out_matrix_addr_reg_569  |    4   |
|           reg_242          |   32   |
|        row_0_reg_222       |    3   |
|        row_7_reg_673       |    3   |
|         row_reg_176        |    2   |
|   select_ln102_1_reg_542   |    2   |
|   select_ln102_3_reg_557   |    3   |
|    select_ln103_reg_683    |    3   |
|sencond_conv1_addr_1_reg_603|   10   |
|sencond_conv1_addr_2_reg_638|   10   |
| sencond_conv1_addr_reg_593 |   10   |
|sencond_conv1_load_1_reg_628|   32   |
|sencond_conv1_load_2_reg_648|   32   |
| sencond_conv1_load_reg_618 |   32   |
|     sub_ln107_1_reg_588    |    9   |
|        tmp5_reg_658        |   32   |
|        tmp_1_reg_663       |   32   |
|      tmp_2_131_reg_678     |   32   |
|        tmp_2_reg_668       |   32   |
|    zext_ln102_1_reg_547    |    3   |
|    zext_ln102_3_reg_552    |    4   |
|     zext_ln103_reg_563     |    7   |
|     zext_ln106_reg_579     |    7   |
+----------------------------+--------+
|            Total           |   522  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81  |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_81  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_95  |  p0  |   4  |  10  |   40   ||    21   |
|  grp_access_fu_95  |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_108 |  p0  |   4  |  10  |   40   ||    21   |
|  grp_access_fu_108 |  p2  |   2  |   0  |    0   ||    9    |
| indvars_iv_reg_187 |  p0  |   2  |   3  |    6   ||    9    |
|    empty_reg_210   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_232     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_232     |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_238     |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_238     |  p1  |   3  |  32  |   96   ||    15   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   574  || 12.0682 ||   150   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   608  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   150  |
|  Register |    -   |    -   |   522  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   12   |   877  |   758  |
+-----------+--------+--------+--------+--------+
