
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 636018                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380888                       # Number of bytes of host memory used
host_op_rate                                   738655                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7341.19                       # Real time elapsed on the host
host_tick_rate                              549340621                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4669122478                       # Number of instructions simulated
sim_ops                                    5422606042                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.032811                       # Number of seconds simulated
sim_ticks                                4032811241666                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    50                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10041749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20083498                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 568868523                       # Number of branches fetched
system.switch_cpus.committedInsts          2669122477                       # Number of instructions committed
system.switch_cpus.committedOps            3105309018                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9671010170                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9671010170                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads   1024199850                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    955346895                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    453494126                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            85454075                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    2766776563                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           2766776563                       # number of integer instructions
system.switch_cpus.num_int_register_reads   3924690429                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2280284778                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           603393204                       # Number of load instructions
system.switch_cpus.num_mem_refs            1060273282                       # number of memory refs
system.switch_cpus.num_store_insts          456880078                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      50411413                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             50411413                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     33607592                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     16803821                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1923724732     61.95%     61.95% # Class of executed instruction
system.switch_cpus.op_class::IntMult        121311054      3.91%     65.86% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::MemRead        603393204     19.43%     85.29% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       456880078     14.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3105309068                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10528439                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       586099                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21056878                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         586099                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10041649                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2423980                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7617769                       # Transaction distribution
system.membus.trans_dist::ReadExReq               100                       # Transaction distribution
system.membus.trans_dist::ReadExResp              100                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10041649                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     15543123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     14582124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     30125247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30125247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    819345152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    776268160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1595613312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1595613312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10041749                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10041749    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10041749                       # Request fanout histogram
system.membus.reqLayer0.occupancy         24966979193                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         23901648493                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        95412179682                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10528339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4847984                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15802218                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             100                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10528339                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     31585317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31585317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1657912704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1657912704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10121763                       # Total snoops (count)
system.tol2bus.snoopTraffic                 310269440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20650202                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028382                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.166062                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20064103     97.16%     97.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 586099      2.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20650202                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12823956798                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21951795315                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    663173504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         663173504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    156171648                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      156171648                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      5181043                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            5181043                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1220091                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1220091                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    164444469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            164444469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      38725256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            38725256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      38725256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    164444469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           203169725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2440182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  10362086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000451922056                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       137727                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       137727                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           17775423                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2303835                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    5181043                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1220091                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 10362086                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2440182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           441856                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           480470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           454660                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           442060                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           800568                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           890330                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1287320                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           922092                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           704360                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           525108                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          781258                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          877318                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          416222                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          441850                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          384326                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          512288                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            25816                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           256157                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           409802                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           409886                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           416228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           140888                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            64040                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          409856                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          307392                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             100                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                225255716194                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               51810430000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           419544828694                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21738.45                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40488.45                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 6101239                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2177702                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                58.88                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.24                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             10362086                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2440182                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                5181043                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                5181043                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                118259                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                118259                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                137727                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                137727                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                137727                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                137727                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                137727                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                137727                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                137727                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                137727                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                137727                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                137733                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                137734                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                137728                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                137728                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                137728                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                137727                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                137727                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      4523310                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   181.138163                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   154.073084                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   159.730752                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         7874      0.17%      0.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      3757207     83.06%     83.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       378447      8.37%     91.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       141165      3.12%     94.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        77720      1.72%     96.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        37400      0.83%     97.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        16011      0.35%     97.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        16435      0.36%     97.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        91051      2.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      4523310                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       137727                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     75.236330                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    70.601699                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    25.549239                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         2770      2.01%      2.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         6673      4.85%      6.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        12837      9.32%     16.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        15978     11.60%     27.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         6873      4.99%     32.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        15861     11.52%     44.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79        10282      7.47%     51.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87        24941     18.11%     69.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95        12382      8.99%     78.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         9869      7.17%     86.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         6485      4.71%     90.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         3215      2.33%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         6265      4.55%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135         3207      2.33%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143           19      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159           19      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           50      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       137727                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       137727                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.717405                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.702901                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.697008                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           19469     14.14%     14.14% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          118249     85.86%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       137727                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             663173504                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              156170560                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              663173504                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           156171648                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      164.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       38.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   164.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    38.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.59                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.28                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4032805319490                       # Total gap between requests
system.mem_ctrls0.avgGap                    630014.20                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    663173504                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    156170560                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 164444469.195150226355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 38724986.279170401394                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     10362086                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2440182                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 419544828694                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 94565143728788                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40488.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  38753315.83                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   64.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         15055639620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          8002262235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        33149092200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4814280720                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    1158583353750                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    572947386720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      2110898656845                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       523.431058                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1478616737806                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 2419530103860                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         17240793780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          9163699215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        40836201840                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        7923380580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1528132189620                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    261749469120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2183392375755                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       541.407035                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 666675553998                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3231471287668                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    622170368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         622170368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    154097792                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      154097792                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      4860706                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4860706                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1203889                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1203889                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    154277086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            154277086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      38211010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            38211010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      38211010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    154277086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           192488097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2407778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   9721412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000502533644                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       136090                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       136090                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           16793084                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2277461                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    4860706                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1203889                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  9721412                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2407778                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           384220                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           487072                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           332984                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           589138                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           576444                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           806882                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1293726                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           890076                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           557090                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           525108                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          864514                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          665980                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          467462                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          416236                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          505882                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          358598                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             6404                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           256160                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           409806                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           409793                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           409822                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           134484                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            70444                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          409856                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          300988                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.11                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                206334765886                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               48607060000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           388611240886                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21224.77                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39974.77                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 5755214                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2151005                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.20                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.34                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              9721412                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2407778                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                4860706                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                4860706                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                115117                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                115159                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                136131                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                136091                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                136091                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                136091                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                136090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                136090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                136090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                136090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                136090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                136090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                136090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                136090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                136090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                136090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                136090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                136090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      4222948                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   183.821008                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   155.132172                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   163.481850                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         9284      0.22%      0.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      3500608     82.89%     83.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       326616      7.73%     90.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       134152      3.18%     94.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        79194      1.88%     95.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        57974      1.37%     97.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        17997      0.43%     97.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        13972      0.33%     98.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        83151      1.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      4222948                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       136090                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     71.433610                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    67.704769                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    22.825092                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         1597      1.17%      1.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         7607      5.59%      6.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        11463      8.42%     15.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        14669     10.78%     25.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        25495     18.73%     44.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        10862      7.98%     52.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79        14496     10.65%     63.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87        14716     10.81%     74.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95        11608      8.53%     82.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         6420      4.72%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111        10710      7.87%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         6353      4.67%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           33      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           30      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143           30      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       136090                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       136090                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.692387                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.676784                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.723253                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           20974     15.41%     15.41% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          115073     84.56%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              42      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       136090                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             622170368                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              154096448                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              622170368                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           154097792                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      154.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       38.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   154.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    38.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.50                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4032804341625                       # Total gap between requests
system.mem_ctrls1.avgGap                    664975.05                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    622170368                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    154096448                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 154277086.309394031763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 38210677.060189165175                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      9721412                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2407778                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 388611240886                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 93363228431682                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39974.77                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  38775679.66                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   65.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         13985003760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          7433205780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        31136611800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4780329840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    1126870195920                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    599653203840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      2102205192540                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       521.275375                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1548377463305                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 2349769378361                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         16166859240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          8592881880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        38274269880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        7788161700                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1459860037200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    319241052000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2168269903500                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       537.657176                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 816423686275                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 3081723155391                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       486690                       # number of demand (read+write) hits
system.l2.demand_hits::total                   486690                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       486690                       # number of overall hits
system.l2.overall_hits::total                  486690                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data     10041749                       # number of demand (read+write) misses
system.l2.demand_misses::total               10041749                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data     10041749                       # number of overall misses
system.l2.overall_misses::total              10041749                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 915511226856                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     915511226856                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 915511226856                       # number of overall miss cycles
system.l2.overall_miss_latency::total    915511226856                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data     10528439                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10528439                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     10528439                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10528439                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.953774                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.953774                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.953774                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.953774                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91170.494986                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91170.494986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91170.494986                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91170.494986                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2423980                       # number of writebacks
system.l2.writebacks::total                   2423980                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data     10041749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10041749                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     10041749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10041749                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 829688462646                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 829688462646                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 829688462646                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 829688462646                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.953774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.953774                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.953774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.953774                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82623.899746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82623.899746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82623.899746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82623.899746                       # average overall mshr miss latency
system.l2.replacements                       10121763                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2424004                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2424004                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2424004                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2424004                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       506085                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        506085                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 100                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      7994724                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7994724                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79947.240000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79947.240000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      7143072                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7143072                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71430.720000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71430.720000                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       486690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            486690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     10041649                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10041649                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 915503232132                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 915503232132                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10528339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10528339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.953773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.953773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91170.606753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91170.606753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     10041649                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10041649                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 829681319574                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 829681319574                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.953773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.953773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82624.011213                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82624.011213                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                    20551642                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10122275                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.030338                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.073844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.013884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   509.912273                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.995922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          284                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 347031811                       # Number of tag accesses
system.l2.tags.data_accesses                347031811                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967188758334                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4032811241666                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   2669122528                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       4671222177                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099649                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   2669122528                       # number of overall hits
system.cpu.icache.overall_hits::total      4671222177                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            831                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          831                       # number of overall misses
system.cpu.icache.overall_misses::total           831                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   2669122528                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   4671223008                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   2669122528                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   4671223008                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   2669122528                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      4671222177                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           831                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   2669122528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   4671223008                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.956147                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          4671223008                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          5621206.989170                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.956147                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      182177698143                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     182177698143                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    715451839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    997871454                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1713323293                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    715451839                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    997871454                       # number of overall hits
system.cpu.dcache.overall_hits::total      1713323293                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9760831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     10528389                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       20289220                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9760831                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     10528389                       # number of overall misses
system.cpu.dcache.overall_misses::total      20289220                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 941802711981                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 941802711981                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 941802711981                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 941802711981                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725212670                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1008399843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1733612513                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725212670                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1008399843                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1733612513                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011703                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013459                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011703                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 89453.639297                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46418.872287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 89453.639297                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46418.872287                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7346359                       # number of writebacks
system.cpu.dcache.writebacks::total           7346359                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10528389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10528389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10528389                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10528389                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 933022035555                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 933022035555                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 933022035555                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 933022035555                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006073                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006073                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88619.639297                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88619.639297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88619.639297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88619.639297                       # average overall mshr miss latency
system.cpu.dcache.replacements               20289088                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    397480100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    570499958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       967980058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6220360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     10528289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16748649                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 941794508757                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 941794508757                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    403700460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    581028247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    984728707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89453.709787                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56231.073250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10528289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10528289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 933013915731                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 933013915731                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.018120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88619.709787                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88619.709787                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    317971739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    427371496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      745343235                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3540471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3540571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      8203224                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8203224                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321512210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    427371596                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    748883806                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004728                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82032.240000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.316921                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      8119824                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8119824                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81198.240000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81198.240000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839529                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     29508432                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     48347961                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           74                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           50                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          124                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      3705045                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      3705045                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     29508482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     48348085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74100.900000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 29879.395161                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           50                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      3663345                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3663345                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73266.900000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73266.900000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839603                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     29508482                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     48348085                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839603                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     29508482                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     48348085                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1830308683                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20289344                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.210343                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    92.269439                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   163.730280                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.360427                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.639571                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       58590167200                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      58590167200                       # Number of data accesses

---------- End Simulation Statistics   ----------
