
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list cache.v dff.v final_memory.syn.v four_bank_mem.v memc.syn.v mem_system.v mem_system_logic.v memv.syn.v  ]
cache.v dff.v final_memory.syn.v four_bank_mem.v memc.syn.v mem_system.v mem_system_logic.v memv.syn.v
set my_toplevel mem_system
mem_system
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./cache.v
Warning:  ./cache.v:47: the undeclared symbol 'go' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:48: the undeclared symbol 'match' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:52: the undeclared symbol 'wr_word0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:53: the undeclared symbol 'wr_word1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:54: the undeclared symbol 'wr_word2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:55: the undeclared symbol 'wr_word3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:57: the undeclared symbol 'wr_dirty' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:58: the undeclared symbol 'wr_tag' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:59: the undeclared symbol 'wr_valid' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:60: the undeclared symbol 'dirty_in' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:68: the undeclared symbol 'dirtybit' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:69: the undeclared symbol 'validbit' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./final_memory.syn.v
Warning:  ./final_memory.syn.v:80: the undeclared symbol 'rd0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:81: the undeclared symbol 'wr0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:86: the undeclared symbol 'rd1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:87: the undeclared symbol 'wr1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:96: the undeclared symbol 'rd2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:97: the undeclared symbol 'wr2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:98: the undeclared symbol 'rd3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:99: the undeclared symbol 'wr3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:101: the undeclared symbol 'busy' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./four_bank_mem.v
Warning:  ./final_memory.syn.v:105: The statements in initial blocks are ignored. (VER-281)
Warning:  ./four_bank_mem.v:81: the undeclared symbol 'sel0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:82: the undeclared symbol 'sel1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:83: the undeclared symbol 'sel2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:84: the undeclared symbol 'sel3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:98: the undeclared symbol 'err0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:100: the undeclared symbol 'err1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:102: the undeclared symbol 'err2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:104: the undeclared symbol 'err3' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./memc.syn.v
Compiling source file ./mem_system.v
Warning:  ./mem_system.v:76: the undeclared symbol 'valid_in' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./mem_system_logic.v
Compiling source file ./memv.syn.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (mem_system)
Elaborated 1 design.
Current design is now 'mem_system'.
Information: Building the design 'cache' instantiated from design 'mem_system' with
	the parameters "0". (HDL-193)
Warning:  ./cache.v:39: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:40: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:41: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:42: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:43: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:44: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully. (cache_cache_id0)
Information: Building the design 'four_bank_mem'. (HDL-193)
Presto compilation completed successfully. (four_bank_mem)
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
Information: Building the design 'mem_system_logic'. (HDL-193)

Statistics for case statements in always block at line 79 in file
	'./mem_system_logic.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            94            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mem_system_logic line 79 in file
		'./mem_system_logic.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     n_state_reg     | Latch |   5   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (mem_system_logic)
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "16". (HDL-193)

Inferred memory devices in process
	in routine memc_Size16 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  memc_Size16/23  |   32   |   16    |      5       |
======================================================
Presto compilation completed successfully. (memc_Size16)
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine memc_Size5 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  memc_Size5/23   |   32   |    5    |      5       |
======================================================
Presto compilation completed successfully. (memc_Size5)
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine memc_Size1 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  memc_Size1/23   |   32   |    1    |      5       |
======================================================
Presto compilation completed successfully. (memc_Size1)
Information: Building the design 'memv'. (HDL-193)

Inferred memory devices in process
	in routine memv line 24 in file
		'./memv.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     memv/22      |  256   |    1    |      8       |
======================================================
Presto compilation completed successfully. (memv)
Information: Building the design 'final_memory'. (HDL-193)

Inferred memory devices in process
	in routine final_memory line 110 in file
		'./final_memory.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  264  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (final_memory)
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design $my_toplevel
Current design is 'mem_system'.
{mem_system}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : mem_system
Version: Q-2019.12-SP3
Date   : Sat Dec 12 17:08:04 2020
****************************************

Information: This design contains unmapped logic. (RPT-7)

mem_system
    GTECH_OR2                                gtech
    cache_cache_id0
        GTECH_AND2                           gtech
        GTECH_BUF                            gtech
        GTECH_NOT                            gtech
        GTECH_OR2                            gtech
        memc_Size1
            GTECH_AND2                       gtech
            GTECH_AND3                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
        memc_Size5
            GTECH_AND2                       gtech
            GTECH_AND3                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
        memc_Size16
            GTECH_AND2                       gtech
            GTECH_AND3                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
        memv
            GTECH_AND2                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
    dff
        GTECH_BUF                            gtech
        GTECH_NOT                            gtech
    four_bank_mem
        GTECH_AND2                           gtech
        GTECH_NOT                            gtech
        GTECH_OR2                            gtech
        dff
            ...
        final_memory
            GTECH_AND2                       gtech
            GTECH_AND8                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
            dff
                ...
    mem_system_logic
        GTECH_AND2                           gtech
        GTECH_BUF                            gtech
        GTECH_NOT                            gtech
        GTECH_OR2                            gtech
1
link

  Linking design 'mem_system'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 221 instances of design 'dff'. (OPT-1056)
Information: Uniquified 4 instances of design 'memc_Size16'. (OPT-1056)
Information: Uniquified 4 instances of design 'final_memory'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile 
Warning: Setting attribute 'fix_multiple_port_nets' on design 'mem_system'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 172 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mem_system_logic'
  Processing 'dff_220'
  Processing 'final_memory_0'
  Processing 'final_memory_3'
  Processing 'four_bank_mem'
  Processing 'memv'
  Processing 'memc_Size1'
  Processing 'memc_Size5'
  Processing 'memc_Size16_0'
  Processing 'cache_cache_id0'
  Processing 'mem_system'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'cache_cache_id0_DW01_cmp6_0'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   64518.0      2.43    7839.4      35.8                          
    0:00:08   64518.0      2.43    7839.4      35.8                          

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   67345.0      0.39     831.2      21.6                          
    0:00:12   67345.0      0.39     831.2      21.6                          
    0:00:16   71276.3      0.17     357.5      12.0                          
    0:00:18   71276.3      0.17     357.5      12.0                          
    0:00:18   71276.3      0.17     357.5      12.0                          
    0:00:18   71276.3      0.17     357.5      12.0                          
    0:00:18   71276.3      0.17     357.5      12.0                          
    0:00:21   67304.2      0.39     513.7       9.8                          
    0:00:21   67302.8      0.37     470.4       9.8                          
    0:00:22   67306.5      0.36     452.2       9.8                          
    0:00:22   67310.3      0.36     449.2       9.8                          
    0:00:22   67311.7      0.35     429.4       9.8                          
    0:00:22   67312.6      0.35     427.9       9.8                          
    0:00:23   67314.0      0.34     418.2       9.8                          
    0:00:23   67315.9      0.34     403.8       9.8                          
    0:00:23   67315.0      0.34     398.6       9.8                          
    0:00:23   67317.3      0.33     389.7       9.8                          
    0:00:23   67317.3      0.33     389.7       9.8                          
    0:00:23   67317.3      0.33     389.7       9.8                          
    0:00:23   67317.3      0.33     389.7       9.8                          
    0:00:27   67429.5      0.40     555.1       9.3                          
    0:00:32   67519.6      0.40     576.1       9.0                          
    0:00:34   67587.6      0.42     654.9       8.8                          
    0:00:34   67615.3      0.42     668.4       8.6                          
    0:00:34   67630.8      0.44     702.8       8.4                          
    0:00:34   67643.5      0.47     783.8       8.3                          
    0:00:35   67647.2      0.45     726.7       8.2                          
    0:00:35   67644.9      0.45     725.4       8.1                          
    0:00:35   67646.3      0.45     723.0       8.1                          
    0:00:35   67646.3      0.45     723.0       8.1                          
    0:00:35   67802.6      0.33     672.9       8.1 c0/mem_w2/mem_reg<14><6>/D
    0:00:35   68022.2      0.33     647.4       8.1 c0/mem_w1/mem_reg<14><0>/D
    0:00:35   68204.3      0.32     617.6       8.1 c0/mem_w3/mem_reg<27><6>/D
    0:00:35   68394.8      0.32     592.0       8.1 c0/mem_w1/mem_reg<22><0>/D
    0:00:35   68547.8      0.31     574.2       8.1 c0/mem_w3/mem_reg<31><0>/D
    0:00:36   68723.4      0.26     528.9       8.1 c0/mem_w1/mem_reg<6><6>/D
    0:00:36   68788.1      0.18     373.1       8.1 c0/mem_w2/mem_reg<14><6>/D
    0:00:36   68759.0      0.14     271.8       8.2 c0/mem_w3/mem_reg<22><6>/D
    0:00:36   68737.9      0.14     271.6       8.2                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:36   68737.9      0.14     271.6       8.2                          
    0:00:37   68735.6      0.12     229.4       8.1 c0/mem_w3/mem_reg<6><0>/D
    0:00:37   68740.7      0.10     183.6       8.2 c0/mem_w3/mem_reg<6><0>/D
    0:00:38   68728.0      0.08     156.5       8.1 c0/mem_w3/mem_reg<15><6>/D
    0:00:38   68729.5      0.07     126.4       8.1 c0/mem_w3/mem_reg<7><0>/D
    0:00:38   68735.6      0.07     115.0       8.1 c0/mem_w3/mem_reg<15><6>/D
    0:00:38   68743.5      0.06     110.1       8.1 c0/mem_w3/mem_reg<6><0>/D
    0:00:38   68744.5      0.06     109.1       8.2 c0/mem_w3/mem_reg<29><0>/D
    0:00:39   68744.5      0.06      97.0       8.2 c0/mem_w3/mem_reg<30><6>/D
    0:00:39   68762.3      0.05      89.9       8.2 mem/m0/reg1[0]/state_reg/D
    0:00:39   68759.5      0.05      82.8       8.2 mem/m0/reg1[0]/state_reg/D
    0:00:39   68764.2      0.05      75.0       8.2 mem/m0/reg1[1]/state_reg/D
    0:00:39   68764.2      0.05      75.0       8.2 mem/m0/reg1[9]/state_reg/D
    0:00:39   68770.8      0.05      74.2       8.2 c0/mem_w2/mem_reg<29><10>/D
    0:00:39   68791.4      0.04      72.7       8.2 mem/m0/reg1[0]/state_reg/D
    0:00:39   68791.4      0.04      72.7       8.2 mem/m0/reg1[5]/state_reg/D
    0:00:39   68791.4      0.04      72.7       8.2 mem/m0/reg1[15]/state_reg/D
    0:00:39   68797.0      0.04      71.3       8.2 c0/mem_w2/mem_reg<13><6>/D
    0:00:39   68797.0      0.04      58.0       8.2 c0/mem_w2/mem_reg<13><6>/D
    0:00:39   68808.8      0.03      57.3       8.2 c0/mem_w2/mem_reg<13><6>/D
    0:00:40   68808.3      0.03      49.7       8.2 c0/mem_w2/mem_reg<13><6>/D
    0:00:40   68810.6      0.03      43.6       8.2 c0/mem_w2/mem_reg<13><6>/D
    0:00:40   68822.8      0.02      32.4       8.2 c0/mem_w2/mem_reg<13><6>/D
    0:00:40   68830.8      0.02      26.1       8.2 c0/mem_w2/mem_reg<13><6>/D
    0:00:41   68830.8      0.02      24.5       8.2 c0/mem_w2/mem_reg<13><6>/D
    0:00:41   68832.2      0.02      22.4       8.2 c0/mem_w2/mem_reg<13><6>/D
    0:00:41   68834.1      0.01      11.0       8.2 c0/mem_w3/mem_reg<5><10>/D
    0:00:41   68833.6      0.01       9.8       8.2 c0/mem_w2/mem_reg<13><6>/D
    0:00:41   68848.2      0.01       5.8       8.2 c0/mem_w0/mem_reg<13><10>/D
    0:00:41   68853.8      0.01       5.1       8.2 c0/mem_w3/mem_reg<4><6>/D
    0:00:41   68859.4      0.01       4.0       8.2 c0/mem_w3/mem_reg<4><6>/D
    0:00:41   68859.4      0.01       2.7       8.2 c0/mem_w0/mem_reg<13><10>/D
    0:00:41   68876.3      0.01       2.3       8.2 c0/mem_w3/mem_reg<16><6>/D
    0:00:41   68898.9      0.01       1.8       8.2 c0/mem_w3/mem_reg<25><6>/D
    0:00:42   68904.5      0.00       1.3       8.2 c0/mem_w3/mem_reg<22><6>/D
    0:00:42   68904.0      0.00       0.9       8.2 c0/mem_w3/mem_reg<14><6>/D
    0:00:42   68906.8      0.00       0.8       8.2 c0/mem_w3/mem_reg<15><6>/D
    0:00:42   68913.9      0.00       0.7       8.2 c0/mem_w3/mem_reg<13><7>/D
    0:00:42   68926.6      0.00       0.6       8.2 c0/mem_w3/mem_reg<16><7>/D
    0:00:42   68940.2      0.00       0.2       8.2 c0/mem_w3/mem_reg<16><7>/D
    0:00:42   68957.1      0.00       0.2       8.2 c0/mem_w3/mem_reg<8><7>/D
    0:00:42   68965.5      0.00       0.0       8.2 c0/mem_w3/mem_reg<30><6>/D
    0:00:42   68967.9      0.00       0.0       8.2                          
    0:00:42   68967.9      0.00       0.0       8.2                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:42   68967.9      0.00       0.0       8.2                          
    0:00:42   69022.8      0.00       0.0       8.1 c0/mem_tg/C451/net35366  
    0:00:43   69039.7      0.00       0.0       8.1 c0/mem_tg/C451/net35365  
    0:00:43   69063.1      0.00       0.0       8.0 c0/mem_w2/net31214       
    0:00:43   69088.9      0.00       0.0       8.0 c0/mem_tg/C451/net35397  
    0:00:43   69104.0      0.00       0.0       8.0 logic/net30002           
    0:00:43   69189.8      0.00       0.0       7.9 c0/mem_w1/net31844       
    0:00:43   69246.6      0.00       0.0       7.9 mem/m1/n703              
    0:00:43   69371.0      0.00       0.0       7.9 mem/m3/err               
    0:00:43   69469.5      0.00       0.0       7.8 mem/m1/n746              
    0:00:43   69595.8      0.00       0.0       7.8 mem/m0/n724              
    0:00:43   69778.8      0.00       0.0       7.7 c0/mem_w0/C1166/net22668 
    0:00:43   69943.5      0.00       0.0       7.6 c0/mem_w1/C1166/net22858 
    0:00:43   70108.3      0.00       0.0       7.4 c0/mem_w2/C1166/net23004 
    0:00:43   70273.0      0.00       0.0       7.3 c0/mem_w3/C1166/net23152 
    0:00:44   70575.7      0.00       0.0       7.3 mem/m2/n623              
    0:00:44   70808.9      0.00       0.0       7.2 logic/net29976           
    0:00:44   70966.6      0.00       0.0       7.1 c0/mem_w0/C1166/net23192 
    0:00:44   71131.3      0.00       0.0       7.0 c0/mem_w2/C1166/net22708 
    0:00:44   71296.1      0.00       0.0       6.9 c0/mem_w3/C1166/net22856 
    0:00:44   71484.7      0.00       0.0       6.8 mem/m0/n738              
    0:00:44   71702.0      0.00       0.0       6.7 mem/m0/n648              
    0:00:44   72094.8      0.00       0.0       6.6 mem/m3/n687              
    0:00:44   72190.5      0.00       0.0       6.6 mem/m0/n759              
    0:00:44   72247.3      0.00       0.0       6.6 mem/m2/n593              
    0:00:44   72304.1      0.00       0.0       6.6 mem/m3/n729              
    0:00:44   72339.8      0.00       0.0       6.6 c0/mem_tg/C451/net35381  
    0:00:44   72395.2      0.00       0.0       6.6 c0/mem_w0/C1166/net22590 
    0:00:44   72534.5      0.00       0.0       6.5 c0/mem_w1/C1166/net23106 
    0:00:45   72673.9      0.00       0.0       6.5 c0/mem_w3/C1166/net22896 
    0:00:45   72741.0      0.00       0.0       6.5 c0/mem_w0/C1166/net22591 
    0:00:45   72823.6      0.00       0.0       6.5 c0/mem_w1/C1166/net23191 
    0:00:45   72963.0      0.00       0.0       6.5 c0/mem_w3/C1166/net22981 
    0:00:46   72994.0      0.00       0.0       6.5 mem/n15                  
    0:00:46   73026.4      0.00       0.0       6.5 logic/U4/net4697         
    0:00:46   73031.5      0.00       0.0       6.4 logic/n76                
    0:00:46   73030.1      0.00       0.0       6.4 logic/net30004           
    0:00:46   73032.0      0.00       0.0       6.4 c0/mem_tg/C451/net30203  
    0:00:48   73030.1      0.00       0.0       6.4 logic/net30002           
    0:00:48   73028.2      0.00       0.0       6.4 dff0[0]/N3               
    0:00:49   73027.3      0.00       0.0       6.4 logic/net30011           
    0:00:49   73035.7      0.00       0.0       6.4 c0/mem_w1/C1166/net22645 
    0:00:51   73067.2      0.03      45.5       6.4 logic/net42656           
    0:00:51   73069.5      0.05      59.3       6.4 c0/mem_w2/write          
    0:00:51   73109.9      0.11     196.1       6.4 logic/net49512           
    0:00:51   73128.7      0.16     263.6       6.4 c0/mem_tg/C451/net30359  
    0:00:51   73135.2      0.16     263.6       6.3 c0/mem_tg/N20            
    0:00:51   73145.6      0.16     263.6       6.3 c0/mem_tg/net30413       
    0:00:52   73213.6      0.21     348.4       6.3 c0/mem_tg/C451/net16948  
    0:00:52   73253.5      0.21     348.7       6.3 c0/mem_tg/n133           
    0:00:52   73255.4      0.21     348.9       6.3 c0/mem_tg/net46749       
    0:00:53   73265.2      0.19     348.5       6.3 c0/mem_w3/mem_reg<6><0>/D
    0:00:53   73274.2      0.18     334.0       6.3 c0/mem_w3/mem_reg<17><7>/D
    0:00:53   73281.7      0.18     331.0       6.3 c0/mem_w3/mem_reg<12><7>/D
    0:00:53   73291.0      0.17     322.7       6.3 c0/mem_w3/mem_reg<13><7>/D
    0:00:53   73292.5      0.17     322.5       6.3 c0/mem_w3/mem_reg<13><7>/D
    0:00:53   73291.5      0.16     292.9       6.3 c0/mem_w3/mem_reg<17><7>/D
    0:00:54   73288.7      0.15     274.1       6.3 c0/mem_w3/mem_reg<17><7>/D
    0:00:54   73290.6      0.14     263.2       6.3 c0/mem_w3/mem_reg<17><7>/D
    0:00:54   73287.8      0.14     249.3       6.3 c0/mem_w3/mem_reg<17><7>/D
    0:00:54   73293.9      0.13     242.0       6.3 c0/mem_w3/mem_reg<17><7>/D
    0:00:54   73298.1      0.13     240.1       6.3 c0/mem_w3/mem_reg<17><7>/D
    0:00:54   73299.0      0.13     240.0       6.3 c0/mem_w3/mem_reg<17><7>/D
    0:00:54   73306.1      0.13     236.1       6.3 c0/mem_w3/mem_reg<17><7>/D
    0:00:55   73309.8      0.13     236.0       6.3 c0/mem_w3/mem_reg<20><1>/D
    0:00:55   73301.4      0.13     227.4       6.3 c0/mem_w2/mem_reg<6><10>/D
    0:00:55   73297.6      0.11     207.7       6.3 c0/mem_w0/mem_reg<9><10>/D
    0:00:55   73298.6      0.11     203.9       6.3 c0/mem_dr/mem_reg<3><0>/D
    0:00:55   73304.7      0.11     198.8       6.3 c0/mem_w0/mem_reg<25><10>/D
    0:00:55   73304.7      0.11     198.8       6.3 mem/m0/reg1[8]/state_reg/D
    0:00:55   73304.7      0.11     198.8       6.3 mem/m0/reg1[14]/state_reg/D
    0:00:55   73300.9      0.10     187.2       6.3 c0/mem_dr/mem_reg<11><0>/D
    0:00:55   73309.4      0.10     186.1       6.3 mem/m0/reg1[0]/state_reg/D
    0:00:55   73320.6      0.10     186.1       6.3 c0/mem_w0/mem_reg<13><10>/D
    0:00:55   73323.4      0.10     188.8       6.3 c0/mem_w0/mem_reg<9><10>/D
    0:00:55   73334.2      0.10     180.1       6.3 c0/mem_dr/mem_reg<11><0>/D
    0:00:55   73323.0      0.10     179.6       6.3 c0/mem_w1/mem_reg<28><0>/D
    0:00:55   73321.6      0.10     179.5       6.3 mem/m0/reg1[3]/state_reg/D
    0:00:56   73321.6      0.10     179.3       6.3 mem/m0/reg1[7]/state_reg/D
    0:00:56   73321.6      0.10     179.2       6.3 mem/m0/reg1[11]/state_reg/D
    0:00:56   73321.6      0.10     179.0       6.3 mem/m0/reg1[15]/state_reg/D
    0:00:56   73336.1      0.10     177.8       6.3 c0/mem_w1/mem_reg<3><7>/D
    0:00:56   73357.2      0.09     177.3       6.3 c0/mem_w3/mem_reg<20><1>/D
    0:00:56   73359.6      0.09     176.7       6.3 c0/mem_w1/mem_reg<1><7>/D
    0:00:56   73363.8      0.09     176.5       6.3 c0/mem_w1/mem_reg<26><6>/D
    0:00:56   73350.2      0.09     176.5       6.3 c0/mem_w2/mem_reg<1><10>/D
    0:00:56   73351.1      0.09     175.9       6.3 c0/mem_w3/mem_reg<20><1>/D
    0:00:56   73353.9      0.09     175.6       6.3 c0/mem_w3/mem_reg<20><1>/D
    0:00:56   73355.3      0.09     175.5       6.3 c0/mem_w3/mem_reg<20><1>/D
    0:00:56   73362.9      0.09     175.0       6.3 c0/mem_w3/mem_reg<18><7>/D
    0:00:56   73364.3      0.09     174.7       6.3 c0/mem_w3/mem_reg<18><7>/D
    0:00:56   73369.9      0.09     174.5       6.3 c0/mem_w3/mem_reg<18><7>/D
    0:00:57   73369.9      0.09     174.5       6.3 c0/mem_tg/C451/net30396  
    0:00:57   73383.0      0.09     174.2       6.3 c0/mem_tg/C451/net30277  
    0:00:57   73386.8      0.09     174.2       6.2 c0/mem_tg/C451/net30376  
    0:00:58   73397.1      0.11     214.0       6.2 logic/net29981           
    0:00:59   73399.9      0.11     215.6       6.2 c0/mem_w3/mem_reg<18><7>/D
    0:00:59   73402.3      0.11     203.7       6.2 c0/mem_w3/mem_reg<18><7>/D
    0:00:59   73402.3      0.10     202.0       6.2 c0/mem_w3/mem_reg<18><7>/D
    0:00:59   73403.7      0.10     196.7       6.2 c0/mem_w3/mem_reg<18><7>/D
    0:00:59   73405.1      0.10     182.6       6.2 c0/mem_w3/mem_reg<18><7>/D
    0:00:59   73407.9      0.09     174.2       6.2 c0/mem_w3/mem_reg<18><7>/D
    0:00:59   73410.7      0.09     173.5       6.2 c0/mem_w1/mem_reg<7><1>/D
    0:00:59   73413.5      0.09     173.3       6.2 c0/mem_w1/mem_reg<5><8>/D
    0:01:00   73418.2      0.09     173.0       6.2                          
    0:01:00   73418.2      0.09     173.0       6.2                          
    0:01:00   73422.5      0.09     173.0       6.2                          
    0:01:00   73429.5      0.09     172.9       6.2                          
    0:01:00   73436.5      0.09     172.8       6.2                          
    0:01:01   73439.3      0.09     172.8       6.2                          
    0:01:01   73446.4      0.09     172.8       6.2                          
    0:01:01   73460.9      0.09     170.3       6.2                          
    0:01:01   73472.2      0.09     170.1       6.2                          
    0:01:01   73473.1      0.09     170.1       6.2                          
    0:01:01   73480.6      0.09     169.8       6.2                          
    0:01:01   73504.1      0.09     169.1       6.2                          
    0:01:01   73503.2      0.09     168.8       6.2                          
    0:01:01   73503.2      0.09     168.8       6.2                          
    0:01:01   73503.2      0.09     168.8       6.2                          
    0:01:01   73503.2      0.09     168.8       6.2                          
    0:01:01   73508.3      0.09     168.6       6.2                          
    0:01:01   73509.7      0.09     166.0       6.2                          
    0:01:01   73509.7      0.09     166.0       6.2                          
    0:01:01   73509.7      0.09     166.0       6.2                          
    0:01:01   73503.2      0.09     162.2       6.2                          
    0:01:01   73503.6      0.09     162.2       6.2                          
    0:01:01   73509.7      0.09     162.0       6.2                          
    0:01:02   73510.2      0.09     162.0       6.2                          
    0:01:02   73511.6      0.09     161.9       6.2                          
    0:01:02   73516.8      0.09     161.9       6.2                          
    0:01:02   73519.6      0.09     161.9       6.2                          
    0:01:02   73519.1      0.09     161.8       6.2                          
    0:01:02   73520.1      0.09     161.8       6.2                          
    0:01:02   73523.4      0.09     161.7       6.2                          
    0:01:02   73525.2      0.09     161.7       6.2                          
    0:01:02   73526.6      0.09     161.6       6.2                          
    0:01:02   73532.3      0.09     161.6       6.2                          
    0:01:02   73532.7      0.09     161.5       6.2                          
    0:01:02   73534.6      0.09     161.5       6.2                          
    0:01:02   73534.6      0.09     161.5       6.2                          
    0:01:02   73541.7      0.09     160.9       6.2                          
    0:01:02   73538.8      0.09     160.9       6.2                          
    0:01:03   73541.7      0.09     160.8       6.2                          
    0:01:03   73542.1      0.09     160.8       6.2                          
    0:01:03   73543.5      0.09     160.8       6.2                          
    0:01:03   73541.7      0.09     160.8       6.2                          
    0:01:03   73544.5      0.09     160.8       6.2                          
    0:01:03   73547.3      0.09     160.7       6.2                          
    0:01:03   73551.5      0.09     160.7       6.2                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:03   73551.5      0.09     160.7       6.2                          
    0:01:03   73551.5      0.09     160.7       6.2                          
    0:01:04   72466.0      0.09     161.8       6.1                          
    0:01:04   71393.7      0.09     162.0       6.1                          
    0:01:05   70554.1      0.09     161.9       6.0                          
    0:01:05   70417.5      0.09     161.8       6.0                          
    0:01:05   70355.6      0.09     162.1       6.0                          
    0:01:05   70302.1      0.09     162.5       6.0                          
    0:01:05   70261.2      0.09     162.8       6.0                          
    0:01:05   70230.3      0.09     163.0       6.0                          
    0:01:06   70223.2      0.09     163.0       6.0                          
    0:01:06   70223.2      0.09     163.0       6.0                          
    0:01:06   70223.2      0.09     163.0       6.0                          
    0:01:06   70183.8      0.10     186.3       6.0                          
    0:01:06   70183.8      0.10     186.3       6.0                          
    0:01:06   70183.8      0.10     186.3       6.0                          
    0:01:06   70183.8      0.10     186.3       6.0                          
    0:01:06   70183.8      0.10     186.3       6.0                          
    0:01:06   70183.8      0.10     186.3       6.0                          
    0:01:06   70183.3      0.09     161.9       6.0 c0/mem_w3/mem_reg<18><7>/D
    0:01:07   70184.8      0.09     157.9       6.0 c0/mem_w3/mem_reg<18><7>/D
    0:01:07   70185.2      0.09     157.9       6.0                          
    0:01:07   70182.9      0.09     157.9       6.0                          
    0:01:07   70117.6      0.09     157.9       6.0                          
    0:01:07   70100.7      0.09     157.9       6.0                          
    0:01:08   70092.8      0.09     156.5       6.0                          
    0:01:08   70097.5      0.09     154.6       6.0                          
    0:01:08   70101.2      0.09     154.5       6.0                          
    0:01:08   70104.0      0.09     154.5       6.0                          
    0:01:08   70106.8      0.09     154.5       6.0                          
    0:01:09   70111.1      0.09     154.4       6.0                          
    0:01:09   70113.9      0.09     154.4       6.0                          
    0:01:09   70118.1      0.09     154.4       6.0                          
    0:01:09   70117.2      0.09     154.2       6.0                          
    0:01:09   70116.7      0.09     154.2       6.0                          
    0:01:09   70118.1      0.09     154.2       6.0                          
    0:01:09   70114.8      0.09     154.2       6.0                          
    0:01:09   70115.3      0.09     154.1       6.0                          
    0:01:09   70115.3      0.09     154.1       6.0                          
    0:01:09   70115.8      0.09     154.0       6.0                          
    0:01:09   70117.2      0.09     154.0       6.0                          
    0:01:09   70115.8      0.09     154.0       6.0                          
    0:01:09   70105.9      0.09     154.0       6.0                          
    0:01:09   70107.3      0.09     154.0       6.0                          
    0:01:09   70114.4      0.09     153.8       6.0                          
    0:01:10   70117.2      0.09     153.8       6.0                          
    0:01:10   70122.8      0.09     151.2       6.0                          
    0:01:10   70132.7      0.09     151.1       6.0                          
    0:01:10   70138.3      0.09     151.1       6.0                          
    0:01:10   70145.3      0.09     151.0       6.0                          
    0:01:10   70152.4      0.09     150.9       6.0                          
    0:01:10   70153.8      0.09     150.9       6.0                          
    0:01:10   70159.4      0.09     150.8       6.0                          
    0:01:10   70159.4      0.09     150.8       6.0                          
    0:01:10   70158.5      0.09     150.7       6.0                          
    0:01:10   70158.5      0.09     150.7       6.0                          
    0:01:10   70166.9      0.09     150.6       6.0                          
    0:01:10   70169.7      0.09     150.7       6.0                          
    0:01:10   70171.1      0.09     150.7       6.0                          
    0:01:11   70175.4      0.09     150.6       6.0 c0/mem_w3/mem_reg<18><7>/D
    0:01:11   70175.4      0.09     150.6       6.0 c0/mem_w3/mem_reg<21><7>/D
    0:01:11   70175.4      0.09     150.6       6.0 c0/mem_w3/mem_reg<8><7>/D
    0:01:11   70175.4      0.09     150.6       6.0                          
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mem_system' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'mem/m2/ff0/clk': 3773 load(s), 1 driver(s)
1
check_design -summary
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Sat Dec 12 17:09:12 2020
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     88
    Unconnected ports (LINT-28)                                    54
    Constant outputs (LINT-52)                                     34

Cells                                                              56
    Connected to power or ground (LINT-32)                         45
    Nets connected to multiple pins on same cell (LINT-33)         11
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
mem_system.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/p/r/prayag/private/cs552/project/cache/cache_direct/verilog/synth/mem_system.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module mem_system using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
mem_system.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/mem_system.ddc'.
1
report_hierarchy > synth/hierarchy.txt
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Memory usage for this session 147 Mbytes.
Memory usage for this session including child processes 147 Mbytes.
CPU usage for this session 72 seconds ( 0.02 hours ).
Elapsed time for this session 74 seconds ( 0.02 hours ).

Thank you...
