\hypertarget{struct_n_v_i_c___type}{}\section{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{NVIC\_Type@{NVIC\_Type}}


Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC).  




{\ttfamily \#include $<$core\+\_\+armv8mbl.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a06726c729c5557701defc4d6b5d8f9f6}{I\+S\+ER}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a114b23ee6f1540603908adaedaecc477}\label{struct_n_v_i_c___type_a114b23ee6f1540603908adaedaecc477}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}16\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_aed882e10ea8ee6a915007af71643d7da}{I\+C\+ER}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_adb1d396e2b2209db1e9a45dd2ed27ca3}\label{struct_n_v_i_c___type_adb1d396e2b2209db1e9a45dd2ed27ca3}} 
uint32\+\_\+t {\bfseries R\+S\+E\+R\+V\+E\+D1} \mbox{[}16\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a288bc5e8b844a531a6ecdcc8dbcb8050}{I\+S\+PR}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a8ed6bf06e09e4ebc57e591fde22c70c3}\label{struct_n_v_i_c___type_a8ed6bf06e09e4ebc57e591fde22c70c3}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}16\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_aa056e3f59e88845ee47db4a43635b3a2}{I\+C\+PR}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a33fe3d6f15f4d638ac6a10a370e6f8ed}\label{struct_n_v_i_c___type_a33fe3d6f15f4d638ac6a10a370e6f8ed}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}16\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a6e42ca3d9a1e12e75463cef68785d533}{I\+A\+BR}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_ab7e7cff95dfc1edc0c0dcce4e8345a6a}\label{struct_n_v_i_c___type_ab7e7cff95dfc1edc0c0dcce4e8345a6a}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}16\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a4940c96f11d1c95d95a28e388f04d6d6}{I\+T\+NS}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_ae71fe7b11f01c3702aa6253b5309bbf9}\label{struct_n_v_i_c___type_ae71fe7b11f01c3702aa6253b5309bbf9}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}16\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a71598b2d46c2fa6708a7908a1c63c43c}{I\+PR}} \mbox{[}124\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint8\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_adfd45d2d45654c4e775017800f33e9a3}{I\+PR}} \mbox{[}496\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_ad91f19091b4eecbe7322cdb36fad41c8}\label{struct_n_v_i_c___type_ad91f19091b4eecbe7322cdb36fad41c8}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}580\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a37de89637466e007171c6b135299bc75}{S\+T\+IR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a4eef47929a0d1317a107f1ac62e28464}{IP}} \mbox{[}8\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint8\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a9a4341692e45d089a113986a3d344e98}{IP}} \mbox{[}240\+U\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_n_v_i_c___type_a6e42ca3d9a1e12e75463cef68785d533}\label{struct_n_v_i_c___type_a6e42ca3d9a1e12e75463cef68785d533}} 
\index{NVIC\_Type@{NVIC\_Type}!IABR@{IABR}}
\index{IABR@{IABR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{IABR}{IABR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+A\+BR}

Offset\+: 0x200 (R/W) Interrupt Active bit Register \mbox{\Hypertarget{struct_n_v_i_c___type_aed882e10ea8ee6a915007af71643d7da}\label{struct_n_v_i_c___type_aed882e10ea8ee6a915007af71643d7da}} 
\index{NVIC\_Type@{NVIC\_Type}!ICER@{ICER}}
\index{ICER@{ICER}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ICER}{ICER}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+ER}

Offset\+: 0x080 (R/W) Interrupt Clear Enable Register \mbox{\Hypertarget{struct_n_v_i_c___type_aa056e3f59e88845ee47db4a43635b3a2}\label{struct_n_v_i_c___type_aa056e3f59e88845ee47db4a43635b3a2}} 
\index{NVIC\_Type@{NVIC\_Type}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ICPR}{ICPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+PR}

Offset\+: 0x180 (R/W) Interrupt Clear Pending Register \mbox{\Hypertarget{struct_n_v_i_c___type_a4eef47929a0d1317a107f1ac62e28464}\label{struct_n_v_i_c___type_a4eef47929a0d1317a107f1ac62e28464}} 
\index{NVIC\_Type@{NVIC\_Type}!IP@{IP}}
\index{IP@{IP}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{IP}{IP}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+IP}

Offset\+: 0x300 (R/W) Interrupt Priority Register

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide) \mbox{\Hypertarget{struct_n_v_i_c___type_a9a4341692e45d089a113986a3d344e98}\label{struct_n_v_i_c___type_a9a4341692e45d089a113986a3d344e98}} 
\index{NVIC\_Type@{NVIC\_Type}!IP@{IP}}
\index{IP@{IP}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{IP}{IP}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+IP\mbox{[}240\+U\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide) \mbox{\Hypertarget{struct_n_v_i_c___type_a71598b2d46c2fa6708a7908a1c63c43c}\label{struct_n_v_i_c___type_a71598b2d46c2fa6708a7908a1c63c43c}} 
\index{NVIC\_Type@{NVIC\_Type}!IPR@{IPR}}
\index{IPR@{IPR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{IPR}{IPR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+PR}

Offset\+: 0x300 (R/W) Interrupt Priority Register

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide) \mbox{\Hypertarget{struct_n_v_i_c___type_adfd45d2d45654c4e775017800f33e9a3}\label{struct_n_v_i_c___type_adfd45d2d45654c4e775017800f33e9a3}} 
\index{NVIC\_Type@{NVIC\_Type}!IPR@{IPR}}
\index{IPR@{IPR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{IPR}{IPR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+PR\mbox{[}496\+U\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide) \mbox{\Hypertarget{struct_n_v_i_c___type_a06726c729c5557701defc4d6b5d8f9f6}\label{struct_n_v_i_c___type_a06726c729c5557701defc4d6b5d8f9f6}} 
\index{NVIC\_Type@{NVIC\_Type}!ISER@{ISER}}
\index{ISER@{ISER}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ISER}{ISER}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+ER}

Offset\+: 0x000 (R/W) Interrupt Set Enable Register \mbox{\Hypertarget{struct_n_v_i_c___type_a288bc5e8b844a531a6ecdcc8dbcb8050}\label{struct_n_v_i_c___type_a288bc5e8b844a531a6ecdcc8dbcb8050}} 
\index{NVIC\_Type@{NVIC\_Type}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ISPR}{ISPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+PR}

Offset\+: 0x100 (R/W) Interrupt Set Pending Register \mbox{\Hypertarget{struct_n_v_i_c___type_a4940c96f11d1c95d95a28e388f04d6d6}\label{struct_n_v_i_c___type_a4940c96f11d1c95d95a28e388f04d6d6}} 
\index{NVIC\_Type@{NVIC\_Type}!ITNS@{ITNS}}
\index{ITNS@{ITNS}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ITNS}{ITNS}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+T\+NS}

Offset\+: 0x280 (R/W) Interrupt Non-\/\+Secure State Register \mbox{\Hypertarget{struct_n_v_i_c___type_a37de89637466e007171c6b135299bc75}\label{struct_n_v_i_c___type_a37de89637466e007171c6b135299bc75}} 
\index{NVIC\_Type@{NVIC\_Type}!STIR@{STIR}}
\index{STIR@{STIR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{STIR}{STIR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+S\+T\+IR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm1_8h}{core\+\_\+cm1.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm23_8h}{core\+\_\+cm23.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
