#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56165a96e660 .scope module, "DivisionTestbench" "DivisionTestbench" 2 1;
 .timescale 0 0;
v0x56165a98f2d0_0 .var "clk", 0 0;
v0x56165a98f390_0 .net "qres", 31 0, L_0x56165a98f640;  1 drivers
v0x56165a98f430_0 .net "rres", 31 0, L_0x56165a98f5d0;  1 drivers
v0x56165a98f500_0 .var "s", 0 0;
S_0x56165a96e7e0 .scope module, "divider" "Division" 2 19, 3 1 0, S_0x56165a96e660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "start"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "b"
    .port_info 4 /OUTPUT 32 "q"
    .port_info 5 /OUTPUT 32 "r"
L_0x56165a98f5d0 .functor BUFZ 32, v0x56165a98ec10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56165a98f640 .functor BUFZ 32, v0x56165a98ea50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe544ac8018 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x56165a96ea00_0 .net "a", 31 0, L_0x7fe544ac8018;  1 drivers
L_0x7fe544ac8060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56165a98e500_0 .net "b", 31 0, L_0x7fe544ac8060;  1 drivers
v0x56165a98e5e0_0 .net "clock", 0 0, v0x56165a98f2d0_0;  1 drivers
v0x56165a98e680_0 .var/i "count", 31 0;
v0x56165a98e760_0 .var/i "i", 31 0;
v0x56165a98e890_0 .net "q", 31 0, L_0x56165a98f640;  alias, 1 drivers
v0x56165a98e970_0 .var "qq", 31 0;
v0x56165a98ea50_0 .var "quot", 31 0;
v0x56165a98eb30_0 .net "r", 31 0, L_0x56165a98f5d0;  alias, 1 drivers
v0x56165a98ec10_0 .var "rest", 31 0;
v0x56165a98ecf0_0 .var "rr", 31 0;
v0x56165a98edd0_0 .var/i "rt", 31 0;
v0x56165a98eeb0_0 .net "start", 0 0, v0x56165a98f500_0;  1 drivers
v0x56165a98ef70_0 .var "tempa", 31 0;
v0x56165a98f050_0 .var "tempb", 31 0;
v0x56165a98f130_0 .var/i "tempstart", 31 0;
E_0x56165a924ae0 .event posedge, v0x56165a98e5e0_0;
E_0x56165a95aaa0 .event edge, v0x56165a98eeb0_0;
    .scope S_0x56165a96e7e0;
T_0 ;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x56165a98e760_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x56165a96e7e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56165a98e680_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x56165a96e7e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56165a98f130_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x56165a96e7e0;
T_3 ;
    %wait E_0x56165a95aaa0;
    %load/vec4 v0x56165a98e5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56165a98f130_0, 0, 32;
    %load/vec4 v0x56165a96ea00_0;
    %store/vec4 v0x56165a98ef70_0, 0, 32;
    %load/vec4 v0x56165a98e500_0;
    %store/vec4 v0x56165a98f050_0, 0, 32;
    %load/vec4 v0x56165a96ea00_0;
    %store/vec4 v0x56165a98ea50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56165a98ec10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56165a98ecf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56165a98edd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56165a98e970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56165a98e680_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56165a98f130_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56165a96e7e0;
T_4 ;
    %wait E_0x56165a924ae0;
    %load/vec4 v0x56165a98f130_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x56165a98eeb0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x56165a98e760_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x56165a98e680_0;
    %cmp/s;
    %flag_or 5, 8;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56165a98f130_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x56165a98ec10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56165a98ecf0_0, 0, 32;
    %load/vec4 v0x56165a98ecf0_0;
    %load/vec4 v0x56165a98ef70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %add;
    %store/vec4 v0x56165a98edd0_0, 0, 32;
    %load/vec4 v0x56165a98ef70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56165a98ef70_0, 0, 32;
    %load/vec4 v0x56165a98edd0_0;
    %load/vec4 v0x56165a98f050_0;
    %cmp/u;
    %jmp/0xz  T_4.4, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56165a98e970_0, 0, 32;
    %load/vec4 v0x56165a98edd0_0;
    %store/vec4 v0x56165a98ec10_0, 0, 32;
    %load/vec4 v0x56165a98ea50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56165a98ea50_0, 0, 32;
    %load/vec4 v0x56165a98e970_0;
    %pad/u 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56165a98ea50_0, 4, 1;
    %load/vec4 v0x56165a98e680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56165a98e680_0, 0, 32;
    %load/vec4 v0x56165a98e760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x56165a98e760_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56165a98e970_0, 0, 32;
    %load/vec4 v0x56165a98edd0_0;
    %load/vec4 v0x56165a98f050_0;
    %sub;
    %store/vec4 v0x56165a98ec10_0, 0, 32;
    %load/vec4 v0x56165a98ea50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56165a98ea50_0, 0, 32;
    %load/vec4 v0x56165a98e970_0;
    %pad/u 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56165a98ea50_0, 4, 1;
    %load/vec4 v0x56165a98e680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56165a98e680_0, 0, 32;
    %load/vec4 v0x56165a98e760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x56165a98e760_0, 0, 32;
T_4.5 ;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56165a98f130_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56165a96e660;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56165a98f500_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56165a98f500_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56165a98f500_0, 0;
    %delay 160, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x56165a96e660;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56165a98f2d0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56165a98f2d0_0, 0;
    %delay 2, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56165a96e660;
T_7 ;
    %vpi_call 2 32 "$dumpfile", "divsim.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %delay 133, 0;
    %load/vec4 v0x56165a98f390_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56165a98f430_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 2 36 "$display", "Simulation succeeded" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 2 38 "$display", "Simulation failed" {0 0 0};
T_7.1 ;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "DivisionTestbench.v";
    "DivisionsSchaltwerk.v";
