{
  "DESIGN_NAME": "counter",
  "VERILOG_FILES": ["dir::src/counter.v"],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 10,
  "VDD_NETS": ["vdd"],
  "GND_NETS": ["vss"],
  "SYNTH_USE_PG_PINS": 1,
  "FP_CORE_UTIL": 0.50,
  "FP_CORE_MARGIN": 10,
  "FP_ASPECT_RATIO": 1.0,
  "DIE_AREA": "0 0 300 300",
  "FP_CORE_VMETAL": "met4",
  "FP_CORE_HMETAL": "met5",
  "PDK": "sky130A",
  "STD_CELL_LIBRARY": "sky130_fd_sc_hd"
}
