<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p335" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_335{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_335{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_335{left:551px;bottom:1141px;letter-spacing:-0.14px;}
#t4_335{left:96px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t5_335{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t6_335{left:70px;bottom:1045px;}
#t7_335{left:96px;bottom:1048px;letter-spacing:-0.17px;word-spacing:-0.93px;}
#t8_335{left:229px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t9_335{left:96px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#ta_335{left:96px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_335{left:70px;bottom:988px;}
#tc_335{left:96px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_335{left:168px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_335{left:70px;bottom:965px;}
#tf_335{left:96px;bottom:969px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tg_335{left:191px;bottom:969px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#th_335{left:70px;bottom:942px;}
#ti_335{left:96px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_335{left:198px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_335{left:70px;bottom:919px;}
#tl_335{left:96px;bottom:923px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tm_335{left:198px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_335{left:70px;bottom:896px;}
#to_335{left:96px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_335{left:197px;bottom:900px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tq_335{left:70px;bottom:873px;}
#tr_335{left:96px;bottom:877px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ts_335{left:182px;bottom:877px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_335{left:70px;bottom:850px;}
#tu_335{left:96px;bottom:854px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tv_335{left:199px;bottom:854px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tw_335{left:70px;bottom:828px;}
#tx_335{left:96px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ty_335{left:179px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_335{left:96px;bottom:814px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t10_335{left:70px;bottom:788px;}
#t11_335{left:96px;bottom:791px;letter-spacing:-0.17px;word-spacing:-0.93px;}
#t12_335{left:185px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t13_335{left:70px;bottom:765px;}
#t14_335{left:96px;bottom:768px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t15_335{left:183px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_335{left:70px;bottom:700px;letter-spacing:0.16px;}
#t17_335{left:151px;bottom:700px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t18_335{left:70px;bottom:675px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_335{left:70px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_335{left:733px;bottom:658px;letter-spacing:-0.14px;}
#t1b_335{left:70px;bottom:642px;letter-spacing:-0.21px;}
#t1c_335{left:111px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1d_335{left:510px;bottom:642px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1e_335{left:713px;bottom:642px;}
#t1f_335{left:719px;bottom:642px;letter-spacing:-0.2px;}
#t1g_335{left:762px;bottom:642px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t1h_335{left:70px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1i_335{left:70px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1j_335{left:70px;bottom:574px;}
#t1k_335{left:96px;bottom:577px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1l_335{left:70px;bottom:551px;}
#t1m_335{left:96px;bottom:554px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1n_335{left:70px;bottom:528px;}
#t1o_335{left:96px;bottom:532px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1p_335{left:795px;bottom:538px;}
#t1q_335{left:70px;bottom:507px;letter-spacing:-0.17px;word-spacing:-0.79px;}
#t1r_335{left:70px;bottom:490px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t1s_335{left:528px;bottom:490px;}
#t1t_335{left:531px;bottom:490px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1u_335{left:562px;bottom:490px;}
#t1v_335{left:574px;bottom:490px;}
#t1w_335{left:582px;bottom:490px;}
#t1x_335{left:594px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1y_335{left:70px;bottom:464px;}
#t1z_335{left:96px;bottom:467px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t20_335{left:156px;bottom:467px;}
#t21_335{left:160px;bottom:467px;letter-spacing:-0.28px;word-spacing:-0.15px;}
#t22_335{left:290px;bottom:467px;}
#t23_335{left:294px;bottom:467px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t24_335{left:70px;bottom:441px;}
#t25_335{left:96px;bottom:444px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t26_335{left:156px;bottom:444px;}
#t27_335{left:160px;bottom:444px;letter-spacing:-0.28px;word-spacing:-0.15px;}
#t28_335{left:290px;bottom:444px;}
#t29_335{left:294px;bottom:444px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t2a_335{left:508px;bottom:444px;}
#t2b_335{left:512px;bottom:444px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t2c_335{left:96px;bottom:428px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t2d_335{left:96px;bottom:411px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t2e_335{left:96px;bottom:386px;}
#t2f_335{left:122px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t2g_335{left:257px;bottom:386px;}
#t2h_335{left:266px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t2i_335{left:519px;bottom:386px;}
#t2j_335{left:523px;bottom:386px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t2k_335{left:799px;bottom:386px;}
#t2l_335{left:802px;bottom:386px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t2m_335{left:122px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t2n_335{left:122px;bottom:345px;letter-spacing:-0.16px;word-spacing:-0.86px;}
#t2o_335{left:122px;bottom:328px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t2p_335{left:96px;bottom:304px;}
#t2q_335{left:122px;bottom:304px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t2r_335{left:257px;bottom:304px;}
#t2s_335{left:266px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t2t_335{left:546px;bottom:304px;}
#t2u_335{left:550px;bottom:304px;letter-spacing:-0.26px;word-spacing:-0.24px;}
#t2v_335{left:705px;bottom:304px;}
#t2w_335{left:709px;bottom:304px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t2x_335{left:96px;bottom:281px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t2y_335{left:96px;bottom:264px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t2z_335{left:70px;bottom:240px;letter-spacing:-0.18px;word-spacing:-0.5px;}
#t30_335{left:70px;bottom:223px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t31_335{left:120px;bottom:223px;letter-spacing:-0.15px;}
#t32_335{left:150px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t33_335{left:70px;bottom:199px;letter-spacing:-0.16px;word-spacing:-0.9px;}
#t34_335{left:70px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t35_335{left:70px;bottom:165px;letter-spacing:-0.16px;}
#t36_335{left:152px;bottom:165px;}
#t37_335{left:156px;bottom:165px;letter-spacing:-0.07px;word-spacing:-0.66px;}
#t38_335{left:178px;bottom:165px;}
#t39_335{left:190px;bottom:165px;}
#t3a_335{left:198px;bottom:165px;}
#t3b_335{left:210px;bottom:165px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t3c_335{left:70px;bottom:148px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t3d_335{left:70px;bottom:116px;letter-spacing:-0.16px;}
#t3e_335{left:92px;bottom:116px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_335{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_335{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_335{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_335{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s5_335{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s6_335{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_335{font-size:11px;font-family:Verdana_13-;color:#000;}
.s8_335{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.s9_335{font-size:14px;font-family:Symbol_144;color:#000;}
.sa_335{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts335" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Symbol_144;
	src: url("fonts/Symbol_144.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg335Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg335" style="-webkit-user-select: none;"><object width="935" height="1210" data="335/335.svg" type="image/svg+xml" id="pdf335" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_335" class="t s1_335">Vol. 1 </span><span id="t2_335" class="t s1_335">13-19 </span>
<span id="t3_335" class="t s2_335">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_335" class="t s3_335">is 0. An execution of XRSTOR or XRSTORS outside 64-bit mode does not update ZMM8_H–ZMM15_H. (See </span>
<span id="t5_335" class="t s3_335">Section 13.13.) </span>
<span id="t6_335" class="t s4_335">• </span><span id="t7_335" class="t s5_335">Hi16_ZMM state. </span><span id="t8_335" class="t s3_335">In 64-bit mode, Hi16_ZMM state is in its initial configuration if each of ZMM16–ZMM31 is 0. </span>
<span id="t9_335" class="t s3_335">Outside 64-bit mode, Hi16_ZMM state is always in its initial configuration. An execution of XRSTOR or XRSTORS </span>
<span id="ta_335" class="t s3_335">outside 64-bit mode does not update ZMM31–ZMM31. (See Section 13.13.) </span>
<span id="tb_335" class="t s4_335">• </span><span id="tc_335" class="t s5_335">PT state. </span><span id="td_335" class="t s3_335">PT state is in its initial configuration if each of the 9 MSRs is 0. </span>
<span id="te_335" class="t s4_335">• </span><span id="tf_335" class="t s5_335">PKRU state. </span><span id="tg_335" class="t s3_335">PKRU state is in its initial configuration if the value of the PKRU is 0. </span>
<span id="th_335" class="t s4_335">• </span><span id="ti_335" class="t s5_335">PASID state. </span><span id="tj_335" class="t s3_335">PASID state is in its initial configuration if the value of the IA32_PASID MSR is 0. </span>
<span id="tk_335" class="t s4_335">• </span><span id="tl_335" class="t s5_335">CET_U state. </span><span id="tm_335" class="t s3_335">CET_U state is in its initial configuration if both of the MSRs are 0. </span>
<span id="tn_335" class="t s4_335">• </span><span id="to_335" class="t s5_335">CET_S state. </span><span id="tp_335" class="t s3_335">CET_S state is in its initial configuration if each of the three MSRs is 0. </span>
<span id="tq_335" class="t s4_335">• </span><span id="tr_335" class="t s5_335">HDC state. </span><span id="ts_335" class="t s3_335">HDC state is in its initial configuration if the value of the IA32_PM_CTL1 MSR is 1. </span>
<span id="tt_335" class="t s4_335">• </span><span id="tu_335" class="t s5_335">UINTR state. </span><span id="tv_335" class="t s3_335">UINTR state is in its initial configuration if all user-interrupt registers (including UIF) are zero. </span>
<span id="tw_335" class="t s4_335">• </span><span id="tx_335" class="t s5_335">LBR state. </span><span id="ty_335" class="t s3_335">LBR state is in its initial configuration if the value of each of the MSRs is 0, with the exception of </span>
<span id="tz_335" class="t s3_335">IA32_LBR_DEPTH. XINUSE[15] does not pertain to IA32_LBR_DEPTH. </span>
<span id="t10_335" class="t s4_335">• </span><span id="t11_335" class="t s5_335">HWP state. </span><span id="t12_335" class="t s3_335">HWP state is in its initial configuration if the value of the IA32_HWP_REQUEST MSR is 8000FF01H. </span>
<span id="t13_335" class="t s4_335">• </span><span id="t14_335" class="t s5_335">AMX state. </span><span id="t15_335" class="t s3_335">AMX state is in its initial configuration if the TILECFG register is zero and all tile data are zero. </span>
<span id="t16_335" class="t s6_335">13.7 </span><span id="t17_335" class="t s6_335">OPERATION OF XSAVE </span>
<span id="t18_335" class="t s3_335">The XSAVE instruction takes a single memory operand, which is an XSAVE area. In addition, the register pair </span>
<span id="t19_335" class="t s3_335">EDX:EAX is an implicit operand used as a state-component bitmap (see Section 13.1) called the </span><span id="t1a_335" class="t s5_335">instruction </span>
<span id="t1b_335" class="t s5_335">mask</span><span id="t1c_335" class="t s3_335">. The logical-AND of XCR0 and the instruction mask is the </span><span id="t1d_335" class="t s5_335">requested-feature bitmap </span><span id="t1e_335" class="t s3_335">(</span><span id="t1f_335" class="t s5_335">RFBM</span><span id="t1g_335" class="t s3_335">) of the user </span>
<span id="t1h_335" class="t s3_335">state components to be saved. </span>
<span id="t1i_335" class="t s3_335">The following conditions cause execution of the XSAVE instruction to generate a fault: </span>
<span id="t1j_335" class="t s4_335">• </span><span id="t1k_335" class="t s3_335">If the XSAVE feature set is not enabled (CR4.OSXSAVE = 0), an invalid-opcode exception (#UD) occurs. </span>
<span id="t1l_335" class="t s4_335">• </span><span id="t1m_335" class="t s3_335">If CR0.TS[bit 3] is 1, a device-not-available exception (#NM) occurs. </span>
<span id="t1n_335" class="t s4_335">• </span><span id="t1o_335" class="t s3_335">If the address of the XSAVE area is not 64-byte aligned, a general-protection exception (#GP) occurs. </span>
<span id="t1p_335" class="t s7_335">1 </span>
<span id="t1q_335" class="t s3_335">If none of these conditions cause a fault, execution of XSAVE reads the XSTATE_BV field of the XSAVE header (see </span>
<span id="t1r_335" class="t s3_335">Section 13.4.2) and writes it back to memory, setting XSTATE_BV[</span><span id="t1s_335" class="t s8_335">i</span><span id="t1t_335" class="t s3_335">] (0 </span><span id="t1u_335" class="t s9_335">≤ </span><span id="t1v_335" class="t s8_335">i </span><span id="t1w_335" class="t s9_335">≤ </span><span id="t1x_335" class="t s3_335">63) as follows: </span>
<span id="t1y_335" class="t s4_335">• </span><span id="t1z_335" class="t s3_335">If RFBM[</span><span id="t20_335" class="t s8_335">i</span><span id="t21_335" class="t s3_335">] = 0, XSTATE_BV[</span><span id="t22_335" class="t s8_335">i</span><span id="t23_335" class="t s3_335">] is not changed. </span>
<span id="t24_335" class="t s4_335">• </span><span id="t25_335" class="t s3_335">If RFBM[</span><span id="t26_335" class="t s8_335">i</span><span id="t27_335" class="t s3_335">] = 1, XSTATE_BV[</span><span id="t28_335" class="t s8_335">i</span><span id="t29_335" class="t s3_335">] is set to the value of XINUSE[</span><span id="t2a_335" class="t s8_335">i</span><span id="t2b_335" class="t s3_335">]. Section 13.6 defines XINUSE to describe the </span>
<span id="t2c_335" class="t s3_335">processor init optimization and specifies the initial configuration of each state component. The nature of that </span>
<span id="t2d_335" class="t s3_335">optimization implies the following: </span>
<span id="t2e_335" class="t s3_335">— </span><span id="t2f_335" class="t s3_335">If state component </span><span id="t2g_335" class="t s8_335">i </span><span id="t2h_335" class="t s3_335">is in its initial configuration, XINUSE[</span><span id="t2i_335" class="t s8_335">i</span><span id="t2j_335" class="t s3_335">] may be either 0 or 1, and XSTATE_BV[</span><span id="t2k_335" class="t s8_335">i</span><span id="t2l_335" class="t s3_335">] may </span>
<span id="t2m_335" class="t s3_335">be written with either 0 or 1. </span>
<span id="t2n_335" class="t s3_335">XINUSE[1] pertains only to the state of the XMM registers and not to MXCSR. Thus, XSTATE_BV[1] may be </span>
<span id="t2o_335" class="t s3_335">written with 0 even if MXCSR does not have its RESET value of 1F80H. </span>
<span id="t2p_335" class="t s3_335">— </span><span id="t2q_335" class="t s3_335">If state component </span><span id="t2r_335" class="t s8_335">i </span><span id="t2s_335" class="t s3_335">is not in its initial configuration, XINUSE[</span><span id="t2t_335" class="t s8_335">i</span><span id="t2u_335" class="t s3_335">] = 1 and XSTATE_BV[</span><span id="t2v_335" class="t s8_335">i</span><span id="t2w_335" class="t s3_335">] is written with 1. </span>
<span id="t2x_335" class="t s3_335">(As explained in Section 13.6, the initial configurations of some state components may depend on whether the </span>
<span id="t2y_335" class="t s3_335">processor is in 64-bit mode.) </span>
<span id="t2z_335" class="t s3_335">The XSAVE instruction does not write any part of the XSAVE header other than the XSTATE_BV field; in particular, </span>
<span id="t30_335" class="t s3_335">it does </span><span id="t31_335" class="t s5_335">not </span><span id="t32_335" class="t s3_335">write to the XCOMP_BV field. </span>
<span id="t33_335" class="t s3_335">Execution of XSAVE saves into the XSAVE area those state components corresponding to bits that are set in RFBM. </span>
<span id="t34_335" class="t s3_335">State components 0 and 1 are located in the legacy region of the XSAVE area (see Section 13.4.1). Each state </span>
<span id="t35_335" class="t s3_335">component </span><span id="t36_335" class="t s8_335">i</span><span id="t37_335" class="t s3_335">, 2 </span><span id="t38_335" class="t s9_335">≤ </span><span id="t39_335" class="t s8_335">i </span><span id="t3a_335" class="t s9_335">≤ </span><span id="t3b_335" class="t s3_335">62, is located in the extended region; the XSAVE instruction always uses the standard format </span>
<span id="t3c_335" class="t s3_335">for the extended region (see Section 13.4.3). </span>
<span id="t3d_335" class="t sa_335">1. </span><span id="t3e_335" class="t sa_335">If CR0.AM = 1, CPL = 3, and EFLAGS.AC =1, an alignment-check exception (#AC) may occur instead of #GP. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
