// Seed: 3032313915
module module_0 (
    output wand id_0
    , id_6,
    output tri0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri0 id_4
);
  assign id_6 = id_3;
  assign id_0 = id_6;
  uwire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  wor id_20 = 1'b0 == id_16;
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    output wor   id_2,
    input  uwire id_3
);
  wire id_5;
  not primCall (id_2, id_1);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3,
      id_3
  );
endmodule
