Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:\fpga_project\cpu\9\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\fpga_project\cpu\9\pcores\" "F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\MyProcessorIPLib\pcores\" "F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx16csg324-2
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\fpga_project\cpu\9\hdl\system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "D:\fpga_project\cpu\9\hdl\system.vhd" Line 3760: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "D:\fpga_project\cpu\9\hdl\system.vhd" Line 3769: <ibufgds> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "D:\fpga_project\cpu\9\hdl\system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mb_plb>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <lmb_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1>.
    Set property "BOX_TYPE = user_black_box" for instance <DIP_Switches_4Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <LEDs_4Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <GPIO_HDR>.
    Set property "BOX_TYPE = user_black_box" for instance <Push_Buttons_4Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <IIC_EEPROM>.
    Set property "BOX_TYPE = user_black_box" for instance <SPI_FLASH>.
    Set property "BOX_TYPE = user_black_box" for instance <MCB_DDR2>.
    Set property "BOX_TYPE = user_black_box" for instance <Ethernet_MAC>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mdm_0>.
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0>.
    Set property "buffer_type = IBUF" for signal <fpga_0_Ethernet_MAC_PHY_tx_clk_pin>.
    Set property "buffer_type = IBUF" for signal <fpga_0_Ethernet_MAC_PHY_rx_clk_pin>.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <INTERRUPT_ACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <LOCKSTEP_MASTER_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <LOCKSTEP_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_Instruction> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_PC> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M0_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M1_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M2_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M3_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M4_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M5_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M6_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M7_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M8_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M9_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M10_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M11_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M12_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M13_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M14_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M15_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <ICACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <DCACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <MB_Error> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <SLEEP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <DBG_WAKEUP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_IC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M_AXI_DC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_Valid_Instr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M0_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M0_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S0_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M1_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M1_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S1_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M2_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M2_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S2_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M3_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M3_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S3_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M4_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M4_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S4_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M5_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M5_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S5_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M6_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M6_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S6_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M7_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M7_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S7_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M8_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M8_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S8_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M9_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M9_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S9_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M10_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M10_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S10_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M11_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M11_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S11_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M12_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M12_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S12_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M13_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M13_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S13_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M14_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M14_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S14_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M15_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <M15_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <S15_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <ICACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <ICACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <ICACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <ICACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <ICACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <DCACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <DCACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <DCACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <DCACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4013: Output port <DCACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <MPLB_Rst> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_dcrDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_SMRdErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_SMWrErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_SMBusy> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_SrdDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_SrdWdAddr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_Sssize> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_Rst> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_dcrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_SaddrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_SrdBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_SrdComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_SrdDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_Srearbitrate> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_Swait> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_SwrBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_SwrComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <PLB_SwrDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4657: Output port <Bus_Error_Det> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Sl1_DBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Sl2_DBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Sl3_DBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_SSize> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_MBusy> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <S_AXI_CTRL_BRESP> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <S_AXI_CTRL_RDATA> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <S_AXI_CTRL_RRESP> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Sl1_Ready> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Sl1_Wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Sl1_UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Sl1_CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Sl2_Ready> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Sl2_Wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Sl2_UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Sl2_CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Sl3_Ready> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Sl3_Wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Sl3_UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Sl3_CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <Interrupt> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_addrAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_wrComp> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_rdComp> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <S_AXI_CTRL_AWREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <S_AXI_CTRL_WREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <S_AXI_CTRL_BVALID> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <S_AXI_CTRL_ARREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4816: Output port <S_AXI_CTRL_RVALID> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Sl1_DBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Sl2_DBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Sl3_DBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_SSize> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_MBusy> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <S_AXI_CTRL_BRESP> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <S_AXI_CTRL_RDATA> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <S_AXI_CTRL_RRESP> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Sl1_Ready> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Sl1_Wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Sl1_UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Sl1_CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Sl2_Ready> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Sl2_Wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Sl2_UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Sl2_CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Sl3_Ready> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Sl3_Wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Sl3_UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Sl3_CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <Interrupt> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_addrAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_wrComp> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_rdComp> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <S_AXI_CTRL_AWREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <S_AXI_CTRL_WREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <S_AXI_CTRL_BVALID> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <S_AXI_CTRL_ARREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 4935: Output port <S_AXI_CTRL_RVALID> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5072: Output port <Interrupt> of the instance <RS232_Uart_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5121: Output port <GPIO_IO_O> of the instance <DIP_Switches_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5121: Output port <GPIO_IO_T> of the instance <DIP_Switches_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5121: Output port <GPIO2_IO_O> of the instance <DIP_Switches_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5121: Output port <GPIO2_IO_T> of the instance <DIP_Switches_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5121: Output port <IP2INTC_Irpt> of the instance <DIP_Switches_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5174: Output port <GPIO_IO_T> of the instance <LEDs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5174: Output port <GPIO2_IO_O> of the instance <LEDs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5174: Output port <GPIO2_IO_T> of the instance <LEDs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5174: Output port <IP2INTC_Irpt> of the instance <LEDs_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5227: Output port <GPIO_IO_T> of the instance <GPIO_HDR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5227: Output port <GPIO2_IO_O> of the instance <GPIO_HDR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5227: Output port <GPIO2_IO_T> of the instance <GPIO_HDR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5227: Output port <IP2INTC_Irpt> of the instance <GPIO_HDR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5280: Output port <GPIO_IO_O> of the instance <Push_Buttons_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5280: Output port <GPIO_IO_T> of the instance <Push_Buttons_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5280: Output port <GPIO2_IO_O> of the instance <Push_Buttons_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5280: Output port <GPIO2_IO_T> of the instance <Push_Buttons_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5280: Output port <IP2INTC_Irpt> of the instance <Push_Buttons_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5333: Output port <Gpo> of the instance <IIC_EEPROM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5333: Output port <IIC2INTC_Irpt> of the instance <IIC_EEPROM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5387: Output port <IP2INTC_Irpt> of the instance <SPI_FLASH> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL0_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL0_B_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA0_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA0_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM0_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM0_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM0_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC0_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC0_Rd_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB0_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB0_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB0_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL1_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL1_B_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA1_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA1_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM1_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM1_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM1_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC1_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC1_Rd_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB1_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB1_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB1_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL2_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL2_B_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA2_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA2_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM2_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM2_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM2_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC2_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC2_Rd_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB2_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB2_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB2_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL3_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL3_B_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA3_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA3_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM3_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM3_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM3_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC3_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC3_Rd_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB3_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB3_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB3_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL4_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL4_B_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA4_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA4_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM4_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM4_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM4_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC4_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC4_Rd_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB4_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB4_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB4_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL5_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL5_B_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA5_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA5_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM5_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM5_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM5_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC5_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC5_Rd_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB5_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB5_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB5_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL6_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL6_B_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA6_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA6_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM6_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM6_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM6_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC6_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC6_Rd_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB6_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB6_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB6_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL7_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL7_B_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA7_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA7_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM7_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM7_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM7_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC7_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC7_Rd_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB7_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB7_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB7_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDRAM_Clk> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDRAM_CE> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDRAM_CS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDRAM_BankAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDRAM_Addr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDRAM_DM> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR_Clk> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR_Clk_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR_CE> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR_CS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR_BankAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR_Addr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR_DM> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR2_Clk> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR2_Clk_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR2_CE> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR2_CS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR2_ODT> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR2_BankAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR2_Addr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR2_DM> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR3_Clk> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR3_Clk_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR3_CE> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR3_CS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR3_ODT> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR3_BankAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR3_Addr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR3_DM> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL0_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL0_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL0_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL0_B_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL0_B_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL0_B_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA0_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA0_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA0_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA0_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA0_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA0_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA0_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA0_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA0_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL0_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM0_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM0_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM0_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM0_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM0_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC0_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC0_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC0_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC0_Cmd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC0_Cmd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC0_Cmd_Idle> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC0_Wd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC0_Wd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC0_Rd_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC0_Rd_Almost_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB0_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB0_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB0_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB0_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB0_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB0_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB0_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB0_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB0_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB0_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL1_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL1_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL1_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL1_B_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL1_B_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL1_B_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB1_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA1_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA1_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA1_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA1_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA1_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA1_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA1_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA1_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA1_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL1_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM1_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM1_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM1_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM1_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM1_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC1_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC1_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC1_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC1_Cmd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC1_Cmd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC1_Cmd_Idle> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC1_Wd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC1_Wd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC1_Rd_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC1_Rd_Almost_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB1_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB1_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB1_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB1_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB1_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB1_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB1_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB1_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB1_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB1_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL2_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL2_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL2_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL2_B_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL2_B_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL2_B_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB2_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA2_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA2_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA2_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA2_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA2_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA2_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA2_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA2_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA2_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL2_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM2_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM2_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM2_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM2_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM2_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC2_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC2_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC2_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC2_Cmd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC2_Cmd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC2_Cmd_Idle> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC2_Wd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC2_Wd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC2_Rd_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC2_Rd_Almost_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB2_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB2_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB2_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB2_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB2_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB2_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB2_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB2_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB2_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB2_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL3_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL3_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL3_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL3_B_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL3_B_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL3_B_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB3_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA3_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA3_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA3_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA3_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA3_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA3_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA3_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA3_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA3_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL3_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM3_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM3_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM3_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM3_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM3_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC3_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC3_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC3_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC3_Cmd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC3_Cmd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC3_Cmd_Idle> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC3_Wd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC3_Wd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC3_Rd_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC3_Rd_Almost_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB3_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB3_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB3_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB3_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB3_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB3_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB3_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB3_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB3_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB3_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL4_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL4_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL4_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL4_B_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL4_B_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL4_B_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB4_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA4_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA4_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA4_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA4_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA4_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA4_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA4_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA4_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA4_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL4_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM4_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM4_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM4_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM4_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM4_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC4_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC4_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC4_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC4_Cmd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC4_Cmd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC4_Cmd_Idle> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC4_Wd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC4_Wd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC4_Rd_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC4_Rd_Almost_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB4_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB4_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB4_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB4_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB4_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB4_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB4_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB4_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB4_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB4_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL5_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL5_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL5_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL5_B_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL5_B_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL5_B_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB5_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA5_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA5_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA5_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA5_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA5_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA5_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA5_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA5_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA5_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL5_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM5_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM5_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM5_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM5_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM5_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC5_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC5_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC5_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC5_Cmd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC5_Cmd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC5_Cmd_Idle> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC5_Wd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC5_Wd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC5_Rd_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC5_Rd_Almost_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB5_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB5_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB5_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB5_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB5_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB5_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB5_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB5_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB5_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB5_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL6_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL6_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL6_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL6_B_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL6_B_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL6_B_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB6_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA6_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA6_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA6_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA6_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA6_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA6_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA6_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA6_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA6_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL6_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM6_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM6_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM6_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM6_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM6_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC6_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC6_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC6_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC6_Cmd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC6_Cmd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC6_Cmd_Idle> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC6_Wd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC6_Wd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC6_Rd_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC6_Rd_Almost_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB6_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB6_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB6_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB6_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB6_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB6_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB6_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB6_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB6_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB6_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL7_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL7_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL7_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL7_B_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL7_B_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <FSL7_B_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SPLB7_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA7_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA7_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA7_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA7_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA7_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA7_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA7_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA7_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA7_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDMA_CTRL7_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM7_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM7_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM7_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM7_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PIM7_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC7_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC7_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <PPC440MC7_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC7_Cmd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC7_Cmd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC7_Cmd_Idle> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC7_Wd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC7_Wd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC7_Rd_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <VFBC7_Rd_Almost_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB7_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB7_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB7_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB7_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB7_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB7_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB7_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB7_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB7_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MCB7_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_CTRL_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_Clk_Mem_2x_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_Clk_Mem_2x_180_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_Clk_Mem_2x_CE0_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_Clk_Mem_2x_CE90_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_PLL_Lock_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_Idelayctrl_Rdy_O> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_ECC_Intr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_DCM_PSEN> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <MPMC_DCM_PSINCDEC> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDRAM_RAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDRAM_CAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <SDRAM_WE_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR_RAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR_CAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR_WE_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR_DQS_Div_O> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR2_RAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR2_CAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR2_WE_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR2_DQS_Div_O> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR3_RAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR3_CAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR3_WE_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <DDR3_Reset_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <mcbx_dram_ddr3_rst> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 5447: Output port <selfrefresh_mode> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7227: Output port <IP2INTC_Irpt> of the instance <Ethernet_MAC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7288: Output port <CLKOUT3> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7288: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7288: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7288: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7288: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7288: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7288: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7288: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7288: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7288: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7288: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7288: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7288: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7288: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7288: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <S_AXI_BRESP> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <S_AXI_RDATA> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <S_AXI_RRESP> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Reg_En_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Interrupt> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <S_AXI_AWREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <S_AXI_WREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <S_AXI_BVALID> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <S_AXI_ARREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <S_AXI_RVALID> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Clk_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_TDI_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Capture_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Shift_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Update_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Dbg_Rst_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <bscan_tdi> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <bscan_reset> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <bscan_shift> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <bscan_update> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <bscan_capture> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <bscan_sel1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <bscan_drck1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <bscan_ext_tdo> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Ext_JTAG_DRCK> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Ext_JTAG_RESET> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Ext_JTAG_SEL> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Ext_JTAG_CAPTURE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Ext_JTAG_SHIFT> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Ext_JTAG_UPDATE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7317: Output port <Ext_JTAG_TDI> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7666: Output port <Interconnect_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7666: Output port <Peripheral_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7666: Output port <RstcPPCresetcore_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7666: Output port <RstcPPCresetchip_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7666: Output port <RstcPPCresetsys_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7666: Output port <RstcPPCresetcore_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7666: Output port <RstcPPCresetchip_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\cpu\9\hdl\system.vhd" line 7666: Output port <RstcPPCresetsys_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_dip_switches_4bits_wrapper.ngc>.
Reading core <../implementation/system_push_buttons_4bits_wrapper.ngc>.
Reading core <../implementation/system_ethernet_mac_wrapper.ngc>.
Reading core <../implementation/system_rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_mcb_ddr2_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_mb_plb_wrapper.ngc>.
Reading core <../implementation/system_ilmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_leds_4bits_wrapper.ngc>.
Reading core <../implementation/system_gpio_hdr_wrapper.ngc>.
Reading core <../implementation/system_iic_eeprom_wrapper.ngc>.
Reading core <../implementation/system_spi_flash_wrapper.ngc>.
Reading core <../implementation/system_mdm_0_wrapper.ngc>.
Reading core <../implementation/system_lmb_bram_wrapper.ngc>.
Loading core <system_dip_switches_4bits_wrapper> for timing and area information for instance <DIP_Switches_4Bits>.
Loading core <system_push_buttons_4bits_wrapper> for timing and area information for instance <Push_Buttons_4Bits>.
Loading core <system_ethernet_mac_wrapper> for timing and area information for instance <Ethernet_MAC>.
Loading core <system_rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_mcb_ddr2_wrapper> for timing and area information for instance <MCB_DDR2>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <system_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <system_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <system_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <system_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <system_leds_4bits_wrapper> for timing and area information for instance <LEDs_4Bits>.
Loading core <system_gpio_hdr_wrapper> for timing and area information for instance <GPIO_HDR>.
Loading core <system_iic_eeprom_wrapper> for timing and area information for instance <IIC_EEPROM>.
Loading core <system_spi_flash_wrapper> for timing and area information for instance <SPI_FLASH>.
Loading core <system_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <system_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 40.
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/TX_DONE_D1_I> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_MAC> is equivalent to the following 2 FFs/Latches : <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1> in Unit <Ethernet_MAC> is equivalent to the following 2 FFs/Latches : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_1> <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 12 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/TX_DONE_D1_I> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_MAC> is equivalent to the following 2 FFs/Latches : <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1> in Unit <Ethernet_MAC> is equivalent to the following 2 FFs/Latches : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_1> <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <Ethernet_MAC> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 12 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5783
#      GND                         : 22
#      INV                         : 103
#      LUT1                        : 68
#      LUT2                        : 476
#      LUT3                        : 728
#      LUT4                        : 864
#      LUT5                        : 818
#      LUT6                        : 1531
#      LUT6_2                      : 79
#      MULT_AND                    : 37
#      MUXCY                       : 347
#      MUXCY_L                     : 189
#      MUXF7                       : 140
#      MUXF8                       : 1
#      VCC                         : 14
#      XORCY                       : 366
# FlipFlops/Latches                : 4761
#      FD                          : 421
#      FDC                         : 102
#      FDC_1                       : 5
#      FDCE                        : 76
#      FDE                         : 447
#      FDE_1                       : 8
#      FDP                         : 24
#      FDPE                        : 6
#      FDR                         : 2013
#      FDRE                        : 1424
#      FDRE_1                      : 1
#      FDS                         : 110
#      FDSE                        : 124
# RAMS                             : 28
#      RAM16X1S                    : 4
#      RAM32M                      : 18
#      RAMB16BWER                  : 6
# Shift Registers                  : 187
#      SRL16                       : 1
#      SRL16E                      : 66
#      SRLC16E                     : 120
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 92
#      IBUF                        : 20
#      IBUFGDS                     : 1
#      IOBUF                       : 25
#      IOBUFDS                     : 2
#      OBUF                        : 20
#      OBUFT                       : 23
#      OBUFTDS                     : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 77
#      AND2B1L                     : 1
#      BSCAN_SPARTAN6              : 1
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 44
#      PLL_ADV                     : 1
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            4744  out of  18224    26%  
 Number of Slice LUTs:                 4930  out of   9112    54%  
    Number used as Logic:              4667  out of   9112    51%  
    Number used as Memory:              263  out of   2176    12%  
       Number used as RAM:               76
       Number used as SRL:              187

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7406
   Number with an unused Flip Flop:    2662  out of   7406    35%  
   Number with an unused LUT:          2476  out of   7406    33%  
   Number of fully used LUT-FF pairs:  2268  out of   7406    30%  
   Number of unique control sets:       348

IO Utilization: 
 Number of IOs:                          96
 Number of bonded IOBs:                  96  out of    232    41%  
    IOB Flip Flops/Latches:              17

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of     32    18%  
    Number using Block RAM only:          6
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      3  out of     32     9%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                             | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_p_pin         | PLL_ADV:CLKOUT2                                                                                                   | 4642  |
fpga_0_Ethernet_MAC_PHY_rx_clk_pin | IBUF                                                                                                              | 40    |
fpga_0_Ethernet_MAC_PHY_tx_clk_pin | IBUF                                                                                                              | 45    |
mdm_0/mdm_0/drck_i                 | BUFG                                                                                                              | 209   |
mdm_0/Ext_JTAG_UPDATE              | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)| 43    |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.574ns (Maximum Frequency: 86.401MHz)
   Minimum input arrival time before clock: 8.828ns
   Maximum output required time after clock: 11.582ns
   Maximum combinational path delay: 3.593ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_p_pin'
  Clock period: 6.266ns (frequency: 159.591MHz)
  Total number of paths / destination ports: 363206 / 11313
-------------------------------------------------------------------------
Delay:               9.399ns (Levels of Logic = 7)
  Source:            Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout (FF)
  Destination:       mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg_0 (FF)
  Source Clock:      fpga_0_clk_1_sys_clk_p_pin rising 0.7X
  Destination Clock: fpga_0_clk_1_sys_clk_p_pin rising 0.7X

  Data Path: Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout to mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.525   1.631  Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout (Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout)
     LUT3:I0->O            4   0.235   1.234  Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sig_wr_data_ack1 (Sl_wrDAck)
     LUT5:I0->O            1   0.254   1.112  Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i1 (Sl_wrComp)
     end scope: 'Ethernet_MAC:Sl_wrComp'
     begin scope: 'mb_plb:Sl_wrComp<8>'
     LUT6:I1->O           14   0.254   1.557  mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRCOMP_OR/USE_LUT_OR_GEN.OR_PROCESS.yi<10><0> (PLB_SwrComp)
     LUT5:I0->O            3   0.254   0.874  mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.arbPriWrMasterIn<0>1 (mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.arbPriWrMasterIn<0>)
     LUT5:I3->O            1   0.250   0.910  mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.priWrEn7_SW0 (N143)
     LUT6:I3->O            1   0.235   0.000  mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg_0_rstpot (mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg_0_rstpot)
     FDR:D                     0.074          mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg_0
    ----------------------------------------
    Total                      9.399ns (2.081ns logic, 7.318ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Ethernet_MAC_PHY_tx_clk_pin'
  Clock period: 3.666ns (frequency: 272.777MHz)
  Total number of paths / destination ports: 153 / 85
-------------------------------------------------------------------------
Delay:               1.833ns (Levels of Logic = 1)
  Source:            Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:       Ethernet_MAC/Ethernet_MAC/IOFFS_GEN2.TEN_FF (FF)
  Source Clock:      fpga_0_Ethernet_MAC_PHY_tx_clk_pin falling
  Destination Clock: fpga_0_Ethernet_MAC_PHY_tx_clk_pin rising

  Data Path: Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i to Ethernet_MAC/Ethernet_MAC/IOFFS_GEN2.TEN_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.525   0.984  Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i (Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i)
     LUT2:I0->O            1   0.250   0.000  Ethernet_MAC/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11 (Ethernet_MAC/phy_tx_data_i<3>)
     FDRE:D                    0.074          Ethernet_MAC/IOFFS_GEN[3].TX_FF_I
    ----------------------------------------
    Total                      1.833ns (0.849ns logic, 0.984ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Ethernet_MAC_PHY_rx_clk_pin'
  Clock period: 3.200ns (frequency: 312.500MHz)
  Total number of paths / destination ports: 124 / 78
-------------------------------------------------------------------------
Delay:               1.600ns (Levels of Logic = 1)
  Source:            Ethernet_MAC/Ethernet_MAC/IOFFS_GEN2.RER_FF (FF)
  Destination:       Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM (RAM)
  Source Clock:      fpga_0_Ethernet_MAC_PHY_rx_clk_pin rising
  Destination Clock: fpga_0_Ethernet_MAC_PHY_rx_clk_pin falling

  Data Path: Ethernet_MAC/Ethernet_MAC/IOFFS_GEN2.RER_FF to Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.681  Ethernet_MAC/IOFFS_GEN2.RER_FF (Ethernet_MAC/phy_rx_er_reg)
     begin scope: 'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM:DIN<0>'
     RAM32M:DIA0               0.394          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
    ----------------------------------------
    Total                      1.600ns (0.919ns logic, 0.681ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 8.185ns (frequency: 122.175MHz)
  Total number of paths / destination ports: 345 / 249
-------------------------------------------------------------------------
Delay:               4.093ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.525   1.112  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O           17   0.254   1.317  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'mdm_0:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.250   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.206   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.074          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      4.093ns (1.664ns logic, 2.429ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/Ext_JTAG_UPDATE'
  Clock period: 11.574ns (frequency: 86.401MHz)
  Total number of paths / destination ports: 350 / 53
-------------------------------------------------------------------------
Delay:               5.787ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk (FF)
  Source Clock:      mdm_0/Ext_JTAG_UPDATE falling
  Destination Clock: mdm_0/Ext_JTAG_UPDATE rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.525   1.235  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.250   1.156  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I41 (Dbg_Reg_En_0<3>)
     end scope: 'mdm_0:Dbg_Reg_En_0<3>'
     begin scope: 'microblaze_0:DBG_REG_EN<3>'
     LUT5:I0->O            4   0.254   0.804  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_254_o_PWR_117_o_MUX_5027_o111 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_254_o_PWR_117_o_MUX_5027_o11)
     LUT4:I3->O           10   0.254   1.007  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En<0>1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.302          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
    ----------------------------------------
    Total                      5.787ns (1.585ns logic, 4.202ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_p_pin'
  Total number of paths / destination ports: 230 / 202
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 3)
  Source:            MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:UOREFRSHFLAG (PAD)
  Destination:       MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_p_pin rising 0.7X

  Data Path: MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:UOREFRSHFLAG to MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:UOREFRSHFLAG      12   0.000   1.524  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0 (MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/uo_refrsh_flag)
     LUT6:I0->O            4   0.254   0.804  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_12_o_equal_238_o<2>1 (MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_12_o_equal_238_o)
     LUT6:I5->O            2   0.254   0.834  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_12_o_Mux_259_o (MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_12_o_Mux_259_o)
     LUT6:I4->O            8   0.250   0.943  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1695_inv1 (MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1695_inv)
     FDRE:CE                   0.302          MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    ----------------------------------------
    Total                      5.165ns (1.060ns logic, 4.105ns route)
                                       (20.5% logic, 79.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Ethernet_MAC_PHY_rx_clk_pin'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 2)
  Source:            fpga_0_Ethernet_MAC_PHY_rx_er_pin (PAD)
  Destination:       Ethernet_MAC/Ethernet_MAC/IOFFS_GEN2.RER_FF (FF)
  Destination Clock: fpga_0_Ethernet_MAC_PHY_rx_clk_pin rising

  Data Path: fpga_0_Ethernet_MAC_PHY_rx_er_pin to Ethernet_MAC/Ethernet_MAC/IOFFS_GEN2.RER_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  fpga_0_Ethernet_MAC_PHY_rx_er_pin_IBUF (fpga_0_Ethernet_MAC_PHY_rx_er_pin_IBUF)
     begin scope: 'Ethernet_MAC:PHY_rx_er'
     FDRE:D                    0.074          Ethernet_MAC/IOFFS_GEN2.RER_FF
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 182 / 126
-------------------------------------------------------------------------
Offset:              3.752ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    5   0.000   1.296  mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (Ext_JTAG_SHIFT)
     LUT6:I0->O           17   0.254   1.317  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'mdm_0:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.250   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.206   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.074          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      3.752ns (1.139ns logic, 2.613ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              8.828ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: mdm_0/Ext_JTAG_UPDATE falling

  Data Path: mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     8   0.000   1.374  mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (mdm_0/sel)
     LUT5:I0->O            1   0.254   0.958  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n01281 (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0128)
     LUT4:I0->O            1   0.254   0.958  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.254   0.681  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.459          mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      8.828ns (1.983ns logic, 6.845ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_p_pin'
  Total number of paths / destination ports: 286 / 160
-------------------------------------------------------------------------
Offset:              6.819ns (Levels of Logic = 4)
  Source:            mb_plb/mb_plb/GEN_SPLB_RST[8].I_SPLB_RST (FF)
  Destination:       fpga_0_Ethernet_MAC_PHY_rst_n_pin (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_p_pin rising 0.7X

  Data Path: mb_plb/mb_plb/GEN_SPLB_RST[8].I_SPLB_RST to fpga_0_Ethernet_MAC_PHY_rst_n_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q            398   0.525   2.446  mb_plb/GEN_SPLB_RST[8].I_SPLB_RST (SPLB_Rst<8>)
     end scope: 'mb_plb:SPLB_Rst<8>'
     begin scope: 'Ethernet_MAC:SPLB_Rst'
     INV:I->O              1   0.255   0.681  Ethernet_MAC/PHY_rst_n1_INV_0 (PHY_rst_n)
     end scope: 'Ethernet_MAC:PHY_rst_n'
     OBUF:I->O                 2.912          fpga_0_Ethernet_MAC_PHY_rst_n_pin_OBUF (fpga_0_Ethernet_MAC_PHY_rst_n_pin)
    ----------------------------------------
    Total                      6.819ns (3.692ns logic, 3.127ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Ethernet_MAC_PHY_tx_clk_pin'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 2)
  Source:            Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[3].TX_FF_I (FF)
  Destination:       fpga_0_Ethernet_MAC_PHY_tx_data_pin<3> (PAD)
  Source Clock:      fpga_0_Ethernet_MAC_PHY_tx_clk_pin rising

  Data Path: Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[3].TX_FF_I to fpga_0_Ethernet_MAC_PHY_tx_data_pin<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.681  Ethernet_MAC/IOFFS_GEN[3].TX_FF_I (PHY_tx_data<3>)
     end scope: 'Ethernet_MAC:PHY_tx_data<3>'
     OBUF:I->O                 2.912          fpga_0_Ethernet_MAC_PHY_tx_data_pin_3_OBUF (fpga_0_Ethernet_MAC_PHY_tx_data_pin<3>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 49 / 1
-------------------------------------------------------------------------
Offset:              7.962ns (Levels of Logic = 8)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mdm_0/Ext_JTAG_UPDATE falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.525   1.235  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.250   0.910  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I81 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0:Dbg_Reg_En_0<7>'
     begin scope: 'microblaze_0:DBG_REG_EN<7>'
     LUT6:I5->O            1   0.254   0.790  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.250   0.910  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.235   1.137  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'mdm_0:Dbg_TDO_0'
     LUT6:I0->O            1   0.254   0.958  mdm_0/MDM_Core_I1/Mmux_TDO_i13 (mdm_0/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.254   0.000  mdm_0/MDM_Core_I1/Mmux_TDO_i16 (mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      7.962ns (2.022ns logic, 5.940ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 199 / 1
-------------------------------------------------------------------------
Offset:              11.582ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 to mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.525   1.917  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<3>)
     LUT5:I0->O            1   0.254   1.112  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO124)
     LUT6:I1->O            1   0.254   1.112  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125)
     LUT6:I1->O            1   0.254   1.112  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO127 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126)
     LUT6:I1->O            1   0.254   0.790  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.250   0.910  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.235   1.137  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'mdm_0:Dbg_TDO_0'
     LUT6:I0->O            1   0.254   0.958  mdm_0/MDM_Core_I1/Mmux_TDO_i13 (mdm_0/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.254   0.000  mdm_0/MDM_Core_I1/Mmux_TDO_i16 (mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                     11.582ns (2.534ns logic, 9.048ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 733 / 684
-------------------------------------------------------------------------
Delay:               3.593ns (Levels of Logic = 2)
  Source:            MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[12].ioi_addr_0:OQ (PAD)
  Destination:       fpga_0_MCB_DDR2_mcbx_dram_addr_pin<12> (PAD)

  Data Path: MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[12].ioi_addr_0:OQ to fpga_0_MCB_DDR2_mcbx_dram_addr_pin<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.681  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[12].ioi_addr_0 (MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_addr<12>)
     OBUFT:I->O                2.912          MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_obuft[12].iob_addr_inst (mcbx_dram_addr<12>)
     end scope: 'MCB_DDR2:mcbx_dram_addr<12>'
    ----------------------------------------
    Total                      3.593ns (2.912ns logic, 0.681ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fpga_0_Ethernet_MAC_PHY_rx_clk_pin
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
fpga_0_Ethernet_MAC_PHY_rx_clk_pin|         |         |    3.049|         |
fpga_0_clk_1_sys_clk_p_pin        |    3.430|         |    4.410|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_Ethernet_MAC_PHY_tx_clk_pin
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
fpga_0_Ethernet_MAC_PHY_tx_clk_pin|         |    1.833|    3.392|         |
fpga_0_clk_1_sys_clk_p_pin        |    3.430|         |    4.659|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_p_pin
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
fpga_0_Ethernet_MAC_PHY_rx_clk_pin|         |    2.245|         |         |
fpga_0_Ethernet_MAC_PHY_tx_clk_pin|         |    3.930|         |         |
fpga_0_clk_1_sys_clk_p_pin        |    9.399|         |         |         |
mdm_0/Ext_JTAG_UPDATE             |    4.371|    3.446|         |         |
mdm_0/mdm_0/drck_i                |    5.282|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mdm_0/Ext_JTAG_UPDATE
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_p_pin|    2.723|         |         |         |
mdm_0/Ext_JTAG_UPDATE     |         |    5.787|    9.199|         |
mdm_0/mdm_0/drck_i        |    1.439|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mdm_0/mdm_0/drck_i
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_p_pin|    6.150|         |         |         |
mdm_0/Ext_JTAG_UPDATE     |         |    5.808|    3.344|         |
mdm_0/mdm_0/drck_i        |    2.860|    4.093|    3.740|         |
--------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.42 secs
 
--> 

Total memory usage is 416872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    : 1543 (   0 filtered)

