v {xschem version=3.4.5 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
L 4 -890 -390 -890 180 {}
L 4 -890 -390 -340 -390 {}
L 4 -890 180 -350 180 {}
L 4 -350 180 -340 180 {}
L 4 37.5 -390 37.5 180 {}
L 4 2380 -420 2720 -420 {}
L 4 2720 -420 2720 -380 {}
L 4 2380 -380 2720 -380 {}
L 4 2380 -420 2380 -380 {}
L 4 2540 -420 2540 -380 {}
L 4 2380 -380 2720 -380 {}
L 4 2720 -380 2720 -340 {}
L 4 2380 -340 2720 -340 {}
L 4 2380 -380 2380 -340 {}
L 4 2540 -380 2540 -340 {}
L 4 2380 -340 2720 -340 {}
L 4 2720 -340 2720 -300 {}
L 4 2380 -300 2720 -300 {}
L 4 2380 -340 2380 -300 {}
L 4 2540 -340 2540 -300 {}
L 4 2380 -300 2720 -300 {}
L 4 2720 -300 2720 -260 {}
L 4 2380 -260 2720 -260 {}
L 4 2380 -300 2380 -260 {}
L 4 2540 -300 2540 -260 {}
L 4 2380 -260 2720 -260 {}
L 4 2380 -260 2720 -260 {}
L 4 2720 -260 2720 -220 {}
L 4 2380 -220 2720 -220 {}
L 4 2380 -260 2380 -220 {}
L 4 2540 -260 2540 -220 {}
L 4 2380 -220 2720 -220 {}
L 4 2720 -220 2720 -180 {}
L 4 2380 -180 2720 -180 {}
L 4 2380 -220 2380 -180 {}
L 4 2540 -220 2540 -180 {}
L 4 2380 -180 2720 -180 {}
L 4 2720 -180 2720 -140 {}
L 4 2380 -140 2720 -140 {}
L 4 2380 -180 2380 -140 {}
L 4 2540 -180 2540 -140 {}
L 4 2380 -140 2720 -140 {}
L 4 2720 -140 2720 -100 {}
L 4 2380 -100 2720 -100 {}
L 4 2380 -140 2380 -100 {}
L 4 2540 -140 2540 -100 {}
L 4 2380 -100 2720 -100 {}
L 4 2720 -100 2720 -60 {}
L 4 2380 -60 2720 -60 {}
L 4 2380 -100 2380 -60 {}
L 4 2540 -100 2540 -60 {}
L 4 2380 -60 2720 -60 {}
L 4 2380 -60 2720 -60 {}
L 4 2720 -60 2720 -20 {}
L 4 2380 -20 2720 -20 {}
L 4 2380 -60 2380 -20 {}
L 4 2540 -60 2540 -20 {}
L 4 2380 -20 2380 20 {}
L 4 2720 -20 2720 20 {}
L 4 2380 20 2720 20 {}
L 4 2540 -20 2540 20 {}
L 4 2380 20 2380 60 {}
L 4 2720 20 2720 60 {}
L 4 2540 20 2540 60 {}
L 4 2380 60 2720 60 {}
L 4 2380 60 2380 100 {}
L 4 2380 100 2720 100 {}
L 4 2720 60 2720 100 {}
L 4 2540 60 2540 100 {}
L 4 -340 -390 37.5 -390 {}
L 4 -340 180 37.5 180 {}
L 4 90 -420 90 180 {}
L 4 90 180 900 180 {}
L 4 900 -420 900 180 {}
L 4 90 -420 900 -420 {}
L 4 940 -420 940 180 {}
L 4 940 -420 1300 -420 {}
L 4 1300 -420 1300 180 {}
L 4 940 180 1300 180 {}
L 4 1340 -90 1340 60 {}
L 4 1340 -90 1550 -90 {}
L 4 1550 -90 1550 60 {}
L 4 1340 60 1550 60 {}
L 4 1610 -360 1610 170 {}
L 4 1610 -360 1790 -360 {}
L 4 1790 -360 1790 170 {}
L 4 1610 170 1790 170 {}
L 4 2380 100 2380 140 {}
L 4 2380 140 2720 140 {}
L 4 2540 100 2540 140 {}
L 4 2720 100 2720 140 {}
T {self bias generator} -860 -460 0 0 1 1 {}
T {specifications tt 27 Cยบ degrees} 2370 -510 0 0 1 1 {}
T {UGBW} 2420 -410 0 0 0.4 0.4 {}
T {47Mhz} 2600 -410 0 0 0.4 0.4 {}
T {CMRR} 2420 -370 0 0 0.4 0.4 {}
T {135db} 2600 -370 0 0 0.4 0.4 {}
T {dc gain} 2420 -330 0 0 0.4 0.4 {}
T {80 db} 2600 -330 0 0 0.4 0.4 {}
T {ICMR} 2420 -290 0 0 0.4 0.4 {}
T {} 2600 -290 0 0 0.4 0.4 {}
T {0.4 V - 1.8 V} 2580 -290 0 0 0.4 0.4 {}
T {OUTPUT range} 2390 -250 0 0 0.35 0.35 {}
T {} 2600 -250 0 0 0.4 0.4 {}
T {0.2 V - 1.6 V} 2570 -250 0 0 0.4 0.4 {}
T {phase margin} 2390 -210 0 0 0.4 0.4 {}
T {72ยบ} 2610 -210 0 0 0.4 0.4 {}
T {PSSR+} 2420 -170 0 0 0.4 0.4 {}
T {144 db} 2600 -170 0 0 0.4 0.4 {}
T {81 db} 2600 -130 0 0 0.4 0.4 {}
T {offset at 900mV} 2390 -90 0 0 0.3 0.3 {}
T {Power} 2430 -50 0 0 0.35 0.35 {}
T {PSSR-} 2420 -130 0 0 0.4 0.4 {}
T {283 uV} 2600 -90 0 0 0.4 0.4 {}
T {443 uW} 2600 -50 0 0 0.4 0.4 {}
T {VDD} 2430 -10 0 0 0.35 0.35 {}
T {1.8 V} 2600 10 2 1 0.4 0.4 {}
T {Cp} 2430 30 0 0 0.35 0.35 {}
T {3p F} 2600 50 2 1 0.4 0.4 {}
T {GBW} 2430 70 0 0 0.35 0.35 {}
T {30 Mhz} 2590 70 0 0 0.4 0.4 {}
T {First stage} 210 -490 0 0 1 1 {}
T {Second bias circuit} 920 -500 0 0 1 1 {}
T {Compensation circuit} 1320 -120 0 0 0.5 0.5 {}
T {Second stage} 1570 -440 0 0 1 1 {}
T {Dc Gain} 2430 110 0 0 0.35 0.35 {}
T {81 dB} 2600 130 2 1 0.4 0.4 {}
T {Based this paper:
A Novel Design of High Performance Two-Stage
Operational Amplifier using CMOS Technology} 30 -1120 0 0 1 1 {}
N -690 -330 -510 -330 {
lab=VDD}
N -690 -330 -690 -300 {
lab=VDD}
N -510 -330 -510 -300 {
lab=VDD}
N -650 -300 -550 -300 {
lab=#net1}
N -690 -270 -690 -180 {
lab=#net1}
N -510 -270 -510 -180 {
lab=VB1}
N -650 -150 -550 -150 {
lab=VB1}
N -600 -300 -600 -240 {
lab=#net1}
N -690 -240 -600 -240 {
lab=#net1}
N -600 -210 -600 -150 {
lab=VB1}
N -600 -210 -510 -210 {
lab=VB1}
N -650 -30 -550 -30 {
lab=#net2}
N -690 -120 -690 -60 {
lab=#net3}
N -510 -120 -510 -60 {
lab=#net2}
N -600 -90 -600 -30 {
lab=#net2}
N -600 -90 -510 -90 {
lab=#net2}
N -690 0 -690 40 {
lab=#net4}
N -510 0 -510 50 {
lab=VSS}
N -690 100 -690 140 {
lab=VSS}
N -730 70 -710 70 {
lab=VSS}
N -720 -150 -690 -150 {
lab=VSS}
N -720 -30 -690 -30 {
lab=VSS}
N -510 -150 -480 -150 {
lab=VSS}
N -510 -30 -480 -30 {
lab=VSS}
N -510 50 -510 140 {
lab=VSS}
N -370 -770 -300 -770 {
lab=VDD}
N -370 -730 -300 -730 {
lab=VSS}
N -370 -690 -300 -690 {
lab=VIN-}
N -370 -650 -300 -650 {
lab=VIN+}
N -370 -610 -300 -610 {
lab=VOUT}
N -730 70 -730 140 {
lab=VSS}
N -730 140 -680 140 {
lab=VSS}
N -680 140 -510 140 {
lab=VSS}
N -160 -150 -130 -150 {
lab=VB1}
N -90 -150 -40 -150 {
lab=VSS}
N -510 -330 -90 -330 {
lab=VDD}
N -90 -330 -90 -300 {
lab=VDD}
N -90 -270 -90 -180 {
lab=VB3}
N -50 -300 -50 -260 {
lab=VB3}
N -90 -260 -50 -260 {
lab=VB3}
N -90 -120 -90 -60 {
lab=VB2}
N -510 140 -90 140 {
lab=VSS}
N -90 0 -90 140 {
lab=VSS}
N -90 -30 -90 0 {
lab=VSS}
N -50 -70 -50 -30 {
lab=VB2}
N -90 -70 -50 -70 {
lab=VB2}
N 300 -300 440 -300 {
lab=VB3}
N -90 -330 480 -330 {
lab=VDD}
N 260 -330 260 -300 {
lab=VDD}
N 480 -330 480 -300 {
lab=VDD}
N 480 -270 480 -60 {
lab=#net5}
N 260 -280 260 -70 {
lab=#net6}
N 260 -30 480 -30 {
lab=VSS}
N 260 -70 260 -60 {
lab=#net6}
N 170 -30 220 -30 {
lab=VIN-}
N 520 -30 570 -30 {
lab=VIN+}
N 370 20 370 80 {
lab=#net7}
N 370 110 370 140 {
lab=VSS}
N 410 70 410 110 {
lab=VB2}
N 260 -0 260 20 {
lab=#net7}
N 260 20 480 20 {
lab=#net7}
N 480 0 480 20 {
lab=#net7}
N -90 140 370 140 {
lab=VSS}
N 260 -210 660 -210 {
lab=#net6}
N 480 -180 760 -180 {
lab=#net5}
N 660 -210 660 -150 {
lab=#net6}
N 760 -180 840 -180 {
lab=#net5}
N 840 -180 840 -150 {
lab=#net5}
N 700 -120 800 -120 {
lab=VB4}
N 840 -120 890 -120 {
lab=VDD}
N 610 -120 660 -120 {
lab=VDD}
N 370 140 660 140 {
lab=VSS}
N 660 110 660 140 {
lab=VSS}
N 660 -90 660 80 {
lab=#net8}
N 840 -90 840 80 {
lab=#net9}
N 660 140 840 140 {
lab=VSS}
N 840 110 840 140 {
lab=VSS}
N 700 110 800 110 {
lab=#net8}
N 750 60 750 110 {
lab=#net8}
N 660 60 750 60 {
lab=#net8}
N 480 -330 1100 -330 {
lab=VDD}
N 1130 110 1130 140 {
lab=VSS}
N 840 140 1130 140 {
lab=VSS}
N 1090 70 1090 110 {
lab=VB2}
N 1130 -10 1130 80 {
lab=VB4}
N 1060 -40 1110 -40 {
lab=VSS}
N 1130 -210 1130 -180 {
lab=#net10}
N 990 -150 1090 -150 {
lab=VB4}
N 1130 -150 1180 -150 {
lab=VDD}
N 990 -150 990 -20 {
lab=VB4}
N 990 -20 990 10 {
lab=VB4}
N 990 10 1130 10 {
lab=VB4}
N 1130 -120 1130 -70 {
lab=#net11}
N 1130 -240 1180 -240 {
lab=VDD}
N 1100 -330 1130 -330 {
lab=VDD}
N 1130 -330 1130 -270 {
lab=VDD}
N 1050 -240 1090 -240 {
lab=#net11}
N 1050 -240 1050 -100 {
lab=#net11}
N 1050 -100 1130 -100 {
lab=#net11}
N 1380 -200 1380 -40 {
lab=VDD}
N 1130 140 1380 140 {
lab=VSS}
N 1380 -0 1380 140 {
lab=VSS}
N 840 -0 1350 -0 {
lab=#net9}
N 1410 0 1470 0 {
lab=#net12}
N 1380 140 1690 140 {
lab=VSS}
N 1300 0 1300 110 {
lab=#net9}
N 1300 110 1650 110 {
lab=#net9}
N 1690 110 1690 140 {
lab=VSS}
N 1050 -290 1050 -240 {
lab=#net11}
N 1210 -290 1650 -290 {
lab=#net11}
N 1290 -330 1690 -330 {
lab=VDD}
N 1690 -330 1690 -320 {
lab=VDD}
N 1690 -320 1690 -290 {
lab=VDD}
N 1690 -250 1690 80 {
lab=VOUT}
N 1690 -260 1690 -250 {
lab=VOUT}
N 1050 -290 1210 -290 {
lab=#net11}
N 1130 -330 1290 -330 {
lab=VDD}
N 1530 0 1690 0 {
lab=VOUT}
N 1380 -330 1380 -200 {
lab=VDD}
C {devices/lab_pin.sym} -720 -150 0 0 {name=p8 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -480 -150 0 1 {name=p9 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -720 -30 0 0 {name=p10 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -480 -30 0 1 {name=p11 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/res_xhigh_po_0p35.sym} -690 70 0 0 {name=R10
W=0.35
L=0.9
model=res_xhigh_po_0p35
spiceprefix=X
 mult=2}
C {sky130_fd_pr/nfet_01v8_nf.sym} -670 -150 0 1 {name=M4
L=1
W=3
nf=2 mult=8
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8_nf.sym} -530 -150 0 0 {name=M3
L=1
W=3
nf=2 mult=2
model=nfet_01v8
spiceprefix=X
}
C {devices/iopin.sym} -370 -770 0 1 {name=p1 lab=VDD}
C {devices/lab_pin.sym} -300 -770 2 0 {name=p4 sig_type=std_logic lab=VDD}
C {devices/iopin.sym} -370 -730 0 1 {name=p6 lab=VSS}
C {devices/lab_pin.sym} -300 -730 2 0 {name=p7 sig_type=std_logic lab=VSS}
C {devices/iopin.sym} -370 -690 0 1 {name=p12 lab=VIN-}
C {devices/lab_pin.sym} -300 -690 2 0 {name=p13 sig_type=std_logic lab=VIN-}
C {devices/iopin.sym} -370 -650 0 1 {name=p17 lab=VIN+}
C {devices/lab_pin.sym} -300 -650 2 0 {name=p18 sig_type=std_logic lab=VIN+}
C {devices/iopin.sym} -370 -610 0 1 {name=p19 lab=VOUT}
C {devices/lab_pin.sym} -300 -610 2 0 {name=p20 sig_type=std_logic lab=VOUT}
C {devices/ngspice_get_value.sym} -740 -260 0 1 {name=r14 node=v(@m.$\{path\}xm1.msky130_fd_pr__pfet_01v8_lvt[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} -440 -260 0 0 {name=r1 node=v(@m.$\{path\}xm2.msky130_fd_pr__pfet_01v8_lvt[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} -770 -100 0 1 {name=r4 node=v(@m.$\{path\}xm4.msky130_fd_pr__nfet_01v8[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} -770 -140 0 1 {name=r5 node=@m.$\{path\}xm4.msky130_fd_pr__nfet_01v8[gds]
descr="gds="}
C {devices/ngspice_get_value.sym} -770 -180 0 1 {name=r6 node=@m.$\{path\}xm4.msky130_fd_pr__nfet_01v8[gmbs]
descr="gmbs="}
C {devices/ngspice_get_value.sym} -440 -120 0 0 {name=r7 node=v(@m.$\{path\}xm3.msky130_fd_pr__nfet_01v8[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} -440 -150 0 0 {name=r8 node=@m.$\{path\}xm3.msky130_fd_pr__nfet_01v8[gds]
descr="gds="}
C {devices/ngspice_get_value.sym} -440 -190 0 0 {name=r9 node=@m.$\{path\}xm3.msky130_fd_pr__nfet_01v8[gmbs]
descr="gmbs="}
C {sky130_fd_pr/nfet_01v8_nf.sym} -670 -30 0 1 {name=M6
L=2
W=3
nf=2 mult=8
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8_nf.sym} -530 -30 0 0 {name=M5
L=2
W=3
nf=2 mult=2
model=nfet_01v8
spiceprefix=X
}
C {devices/ngspice_get_value.sym} -770 30 0 1 {name=r12 node=v(@m.$\{path\}xm6.msky130_fd_pr__nfet_01v8[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} -770 -10 0 1 {name=r13 node=@m.$\{path\}xm6.msky130_fd_pr__nfet_01v8[gds]
descr="gds="}
C {devices/ngspice_get_value.sym} -770 -50 0 1 {name=r16 node=@m.$\{path\}xm6.msky130_fd_pr__nfet_01v8[gmbs]
descr="gmbs="}
C {devices/ngspice_get_value.sym} -430 10 0 0 {name=r17 node=v(@m.$\{path\}xm5.msky130_fd_pr__nfet_01v8[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} -430 -30 0 0 {name=r18 node=@m.$\{path\}xm5.msky130_fd_pr__nfet_01v8[gds]
descr="gds="}
C {devices/ngspice_get_value.sym} -430 -70 0 0 {name=r19 node=@m.$\{path\}xm5.msky130_fd_pr__nfet_01v8[gmbs]
descr="gmbs="}
C {devices/ngspice_get_value.sym} -810 -300 0 1 {name=r20 node=v(@m.$\{path\}xm1.msky130_fd_pr__pfet_01v8_lvt[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} -810 -270 0 1 {name=r21 node=v(@m.$\{path\}xm1.msky130_fd_pr__pfet_01v8_lvt[vgs])
descr="vgs="}
C {devices/ngspice_get_value.sym} -370 -310 0 1 {name=r22 node=v(@m.$\{path\}xm2.msky130_fd_pr__pfet_01v8_lvt[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} -370 -280 0 1 {name=r23 node=v(@m.$\{path\}xm2.msky130_fd_pr__pfet_01v8_lvt[vgs])
descr="vgs="}
C {devices/ngspice_get_value.sym} -850 -140 0 1 {name=r24 node=v(@m.$\{path\}xm4.msky130_fd_pr__nfet_01v8[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} -850 -110 0 1 {name=r25 node=v(@m.$\{path\}xm4.msky130_fd_pr__nfet_01v8[vgs])
descr="vgs="}
C {devices/ngspice_get_value.sym} -390 -170 0 0 {name=r26 node=v(@m.$\{path\}xm3.msky130_fd_pr__nfet_01v8[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} -390 -140 0 0 {name=r27 node=v(@m.$\{path\}xm3.msky130_fd_pr__nfet_01v8[vgs])
descr="vgs="}
C {devices/ngspice_get_value.sym} -830 -10 0 1 {name=r28 node=v(@m.$\{path\}xm6.msky130_fd_pr__nfet_01v8[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} -830 20 0 1 {name=r29 node=v(@m.$\{path\}xm6.msky130_fd_pr__nfet_01v8[vgs])
descr="vgs="}
C {devices/ngspice_get_value.sym} -380 -40 0 0 {name=r30 node=v(@m.$\{path\}xm5.msky130_fd_pr__nfet_01v8[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} -380 -10 0 0 {name=r31 node=v(@m.$\{path\}xm5.msky130_fd_pr__nfet_01v8[vgs])
descr="vgs="}
C {devices/lab_pin.sym} -480 -150 0 1 {name=p2 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -600 -180 0 1 {name=p3 sig_type=std_logic lab=VB1}
C {devices/lab_pin.sym} -600 -330 3 1 {name=p5 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} -510 120 0 1 {name=p14 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/nfet_01v8_nf.sym} -110 -150 0 0 {name=M7
L=1
W=3
nf=2 mult=2
model=nfet_01v8
spiceprefix=X
}
C {devices/ngspice_get_value.sym} -40 -180 0 0 {name=r32 node=v(@m.$\{path\}xm7.msky130_fd_pr__nfet_01v8[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} -30 -100 0 0 {name=r33 node=v(@m.$\{path\}xm7.msky130_fd_pr__nfet_01v8[vgs])
descr="vgs="}
C {devices/ngspice_get_value.sym} -10 -140 0 0 {name=r34 node=v(@m.$\{path\}xm7.msky130_fd_pr__nfet_01v8[vth])
descr="vth="}
C {devices/lab_pin.sym} -160 -150 3 1 {name=p15 sig_type=std_logic lab=VB1}
C {devices/lab_pin.sym} -40 -150 3 1 {name=p16 sig_type=std_logic lab=VSS}
C {devices/ngspice_get_value.sym} -140 -300 0 1 {name=r35 node=v(@m.$\{path\}xm8.msky130_fd_pr__pfet_01v8_lvt[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} -150 -270 0 1 {name=r36 node=v(@m.$\{path\}xm8.msky130_fd_pr__pfet_01v8_lvt[vgs])
descr="vgs="}
C {sky130_fd_pr/nfet_01v8_nf.sym} -70 -30 0 1 {name=M9
L=2
W=3
nf=2 mult=2
model=nfet_01v8
spiceprefix=X
}
C {devices/ngspice_get_value.sym} -200 -20 0 0 {name=r37 node=v(@m.$\{path\}xm9.msky130_fd_pr__nfet_01v8[vgs])
descr="vgs="}
C {devices/ngspice_get_value.sym} -200 20 0 0 {name=r38 node=v(@m.$\{path\}xm9.msky130_fd_pr__nfet_01v8[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} -200 -50 0 0 {name=r39 node=v(@m.$\{path\}xm9.msky130_fd_pr__nfet_01v8[vds])
descr="vds="}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} -70 -300 0 1 {name=M8
L=1
W=2
nf=2 mult=2
model=pfet_01v8_lvt
spiceprefix=X
}
C {devices/ngspice_get_value.sym} -190 -240 0 0 {name=r40 node=v(@m.$\{path\}xm8.msky130_fd_pr__pfet_01v8_lvt[vth])
descr="vth="}
C {devices/lab_pin.sym} -50 -260 0 1 {name=p21 sig_type=std_logic lab=VB3}
C {devices/lab_pin.sym} -50 -70 0 1 {name=p22 sig_type=std_logic lab=VB2}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} -670 -300 0 1 {name=M1
L=2
W=2
nf=2 mult=2
model=pfet_01v8_lvt
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} -530 -300 0 0 {name=M2
L=2
W=2
nf=2 mult=2
model=pfet_01v8_lvt
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 280 -300 0 1 {name=M10
L=1
W=2
nf=2 mult=16
model=pfet_01v8_lvt
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 460 -300 0 0 {name=M11
L=1
W=2
nf=2 mult=16
model=pfet_01v8_lvt
spiceprefix=X
}
C {devices/lab_pin.sym} 370 -300 1 1 {name=p23 sig_type=std_logic lab=VB3}
C {sky130_fd_pr/nfet_01v8_nf.sym} 240 -30 0 0 {name=M12
L=1
W=5  
nf=12 mult=4
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} 370 -30 1 1 {name=p24 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 170 -30 3 0 {name=p25 sig_type=std_logic lab=VIN-}
C {devices/lab_pin.sym} 570 -30 3 0 {name=p26 sig_type=std_logic lab=VIN+}
C {sky130_fd_pr/nfet_01v8_nf.sym} 390 110 0 1 {name=M13
L=2
W=3
nf=2 mult=16
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} 410 70 0 1 {name=p27 sig_type=std_logic lab=VB2}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 680 -120 0 1 {name=M14
L=1
W=3
nf=2 mult=8
model=pfet_01v8_lvt
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 820 -120 0 0 {name=M15
L=1
W=3
nf=2 mult=8
model=pfet_01v8_lvt
spiceprefix=X
}
C {devices/lab_pin.sym} 750 -120 1 1 {name=p28 sig_type=std_logic lab=VB4}
C {sky130_fd_pr/nfet_01v8_nf.sym} 500 -30 0 1 {name=M16
L=1
W=5  
nf=12 mult=4
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} 890 -120 3 1 {name=p29 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 610 -120 3 1 {name=p30 sig_type=std_logic lab=VDD}
C {sky130_fd_pr/nfet_01v8_nf.sym} 680 110 0 1 {name=M17
L=2
W=3
nf=4 mult=2
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8_nf.sym} 820 110 0 0 {name=M18
L=2
W=3
nf=4 mult=2
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8_nf.sym} 1110 110 0 0 {name=M19
L=2
W=3
nf=2 mult=2
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} 1090 70 0 0 {name=p31 sig_type=std_logic lab=VB2}
C {sky130_fd_pr/res_xhigh_po_0p35.sym} 1130 -40 0 0 {name=R2
W=0.35
L=7.2
model=res_xhigh_po_0p35
spiceprefix=X
 mult=2}
C {devices/lab_pin.sym} 1060 -40 3 1 {name=p32 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 1110 -150 0 0 {name=M20
L=1
W=3
nf=2 mult=2
model=pfet_01v8_lvt
spiceprefix=X
}
C {devices/lab_pin.sym} 1180 -150 3 1 {name=p33 sig_type=std_logic lab=VDD}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 1110 -240 0 0 {name=M21
L=2
W=1
nf=2 mult=2
model=pfet_01v8_lvt
spiceprefix=X
}
C {devices/lab_pin.sym} 1180 -240 3 1 {name=p34 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 990 -50 2 1 {name=p35 sig_type=std_logic lab=VB4}
C {devices/ngspice_get_value.sym} 1260 -270 0 1 {name=r3 node=v(@m.$\{path\}xm21.msky130_fd_pr__pfet_01v8_lvt[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} 1270 -240 0 1 {name=r11 node=v(@m.$\{path\}xm21.msky130_fd_pr__pfet_01v8_lvt[vgs])
descr="vgs="}
C {devices/ngspice_get_value.sym} 1230 -210 0 0 {name=r15 node=v(@m.$\{path\}xm21.msky130_fd_pr__pfet_01v8_lvt[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} 1260 -170 0 1 {name=r41 node=v(@m.$\{path\}xm20.msky130_fd_pr__pfet_01v8_lvt[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} 1270 -140 0 1 {name=r42 node=v(@m.$\{path\}xm20.msky130_fd_pr__pfet_01v8_lvt[vgs])
descr="vgs="}
C {devices/ngspice_get_value.sym} 1230 -110 0 0 {name=r43 node=v(@m.$\{path\}xm20.msky130_fd_pr__pfet_01v8_lvt[vth])
descr="vth="}
C {sky130_fd_pr/nfet_01v8_nf.sym} 1380 -20 1 0 {name=M22
L=2
W=2.5
nf=2 mult=1
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/cap_mim_m3_2.sym} 1500 0 1 0 {name=C1 model=cap_mim_m3_2 W=9.6 L=9.6 MF=12 spiceprefix=X}
C {sky130_fd_pr/nfet_01v8_nf.sym} 1670 110 0 0 {name=M23
L=0.5
W=5
nf=6 mult=4
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 1670 -290 0 0 {name=M24
L=2
W=1
nf=2 mult=20
model=pfet_01v8_lvt
spiceprefix=X
}
C {devices/lab_pin.sym} 1690 -150 2 0 {name=p36 sig_type=std_logic lab=VOUT}
C {devices/title-3.sym} -1590 570 0 0 {name=l2 author="Vasco Luz" rev=1.0 lock=false}
C {devices/title-3.sym} 910 570 0 0 {name=l1 author="Vasco Luz" rev=1.0 lock=false}
