
///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 14:15:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4403)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4761)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4762)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:493)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5484)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5484)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5689)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=16384)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4838)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=14)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4580)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=14,CELL_ADDR_WIDTH=15)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4530)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=14,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5490)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5491)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5701)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[10]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4593)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4872)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4873)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:96)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=14,CELL_ADDR_WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=14,CELL_ADDR_WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=14,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=14,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=16384)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=16384)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 607 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 196 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 302 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 949, ed: 3193, lv: 8, pw: 1639.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 607 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 196 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	117
[EFX-0000 INFO] EFX_LUT4        : 	953
[EFX-0000 INFO] EFX_FF          : 	783
[EFX-0000 INFO] EFX_SRL8        : 	10
[EFX-0000 INFO] EFX_RAM10       : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 14:16:11
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 604 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 549 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1634 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 222, ed: 705, lv: 4, pw: 2701.55
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 604 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 328 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 46 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	217
[EFX-0000 INFO] EFX_LUT4        : 	1161
[EFX-0000 INFO] EFX_FF          : 	988
[EFX-0000 INFO] EFX_SRL8        : 	10
[EFX-0000 INFO] EFX_RAM10       : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 14:32:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4501)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4859)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4860)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:150)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:184)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:218)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:292)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5582)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5582)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5787)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5787)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4493)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01110,DATA_DEPTH=16384,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4936)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01111,ADDR_WIDTH=14)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4678)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=14,CELL_ADDR_WIDTH=15)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4628)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01111,ADDR_WIDTH=14,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:501)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:516)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5787)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5787)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4493)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=16384,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4936)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=14)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4678)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=14,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:501)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:516)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_3' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4493)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:370)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:163)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:197)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5588)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5589)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5799)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5799)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:516)
[EFX-0200 WARNING] Removing redundant signal : din[14]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4691)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4970)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4971)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1126)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1127)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1131)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1142)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5799)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5799)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:516)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4691)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4970)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4971)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1126)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1127)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:122)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=14,CELL_ADDR_WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=14,CELL_ADDR_WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01111,ADDR_WIDTH=14,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01111,ADDR_WIDTH=14,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01111,ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01111,ADDR_WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110,DATA_DEPTH=16384,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110,DATA_DEPTH=16384,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=14,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=14,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=16384,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=16384,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 414 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1667 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 261 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 151 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 151 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 876 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2820, ed: 9433, lv: 8, pw: 4645.13
[EFX-0000 INFO] ... LUT mapping end (Real time : 19s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1667 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 261 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 151 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 151 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	357
[EFX-0000 INFO] EFX_LUT4        : 	2813
[EFX-0000 INFO] EFX_FF          : 	2170
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] EFX_RAM10       : 	38
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 14:33:25
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1658 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 614 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 194 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1684 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 221, ed: 693, lv: 4, pw: 6366.76
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1658 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 373 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 180 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 163 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	454
[EFX-0000 INFO] EFX_LUT4        : 	3002
[EFX-0000 INFO] EFX_FF          : 	2376
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] EFX_RAM10       : 	38
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 15:23:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4495)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4853)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4854)
[EFX-0011 VERI-WARNING] port 'probe27' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:212)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:585)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:286)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5576)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5576)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5576)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5781)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5781)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4487)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01000100,DATA_DEPTH=32768,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4930)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4672)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4622)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:495)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:510)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:364)
[EFX-0011 VERI-WARNING] input port 'probe27[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5582)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5583)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:510)
[EFX-0200 WARNING] Removing redundant signal : din[68]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4685)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4964)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4965)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1118)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1136)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:369)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:370)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:372)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:377)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000100,DATA_DEPTH=32768,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000100,DATA_DEPTH=32768,CAPTURE_CONTROL=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 140 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 962 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 676 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 396 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2019, ed: 6664, lv: 7, pw: 3561.23
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 962 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 676 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	124
[EFX-0000 INFO] EFX_LUT4        : 	2082
[EFX-0000 INFO] EFX_FF          : 	1618
[EFX-0000 INFO] EFX_SRL8        : 	68
[EFX-0000 INFO] EFX_RAM10       : 	276
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 15:24:19
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1029 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 960 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1788 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 224, ed: 713, lv: 4, pw: 4872.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 960 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 746 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 46 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	224
[EFX-0000 INFO] EFX_LUT4        : 	2226
[EFX-0000 INFO] EFX_FF          : 	1762
[EFX-0000 INFO] EFX_SRL8        : 	68
[EFX-0000 INFO] EFX_RAM10       : 	276
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 15:40:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4495)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4853)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4854)
[EFX-0011 VERI-WARNING] port 'probe27' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:212)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:585)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:286)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5576)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5576)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5576)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5781)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5781)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4487)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01000100,DATA_DEPTH=32768,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4930)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4672)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4622)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:495)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:510)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:364)
[EFX-0011 VERI-WARNING] input port 'probe27[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5582)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5583)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:510)
[EFX-0200 WARNING] Removing redundant signal : din[68]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4685)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4964)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4965)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1118)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1136)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:369)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:370)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:372)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:377)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000100,DATA_DEPTH=32768,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000100,DATA_DEPTH=32768,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 140 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 962 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 676 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 395 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2000, ed: 6553, lv: 7, pw: 3506.81
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 962 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 676 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	124
[EFX-0000 INFO] EFX_LUT4        : 	2063
[EFX-0000 INFO] EFX_FF          : 	1618
[EFX-0000 INFO] EFX_SRL8        : 	68
[EFX-0000 INFO] EFX_RAM10       : 	276
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 15:40:50
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1029 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 960 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 250 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 764, ed: 2447, lv: 9, pw: 5755.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 970 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 960 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	267
[EFX-0000 INFO] EFX_LUT4        : 	2798
[EFX-0000 INFO] EFX_FF          : 	2063
[EFX-0000 INFO] EFX_SRL8        : 	82
[EFX-0000 INFO] EFX_RAM10       : 	277
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 16:00:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4495)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4853)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4854)
[EFX-0011 VERI-WARNING] port 'probe27' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:212)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:585)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:286)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5576)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5576)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5576)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5781)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5781)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4487)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01000100,DATA_DEPTH=32768,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4930)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4672)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4622)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:495)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:510)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:364)
[EFX-0011 VERI-WARNING] input port 'probe27[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5582)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5583)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:510)
[EFX-0200 WARNING] Removing redundant signal : din[68]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4685)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4964)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4965)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1118)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1136)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:369)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:370)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:372)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:377)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000100,DATA_DEPTH=32768,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000100,DATA_DEPTH=32768,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 140 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 962 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 676 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 395 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2034, ed: 6579, lv: 7, pw: 3563.93
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 962 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 676 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	124
[EFX-0000 INFO] EFX_LUT4        : 	2085
[EFX-0000 INFO] EFX_FF          : 	1618
[EFX-0000 INFO] EFX_SRL8        : 	68
[EFX-0000 INFO] EFX_RAM10       : 	276
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 16:01:09
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1029 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 960 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 255 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 765, ed: 2451, lv: 9, pw: 5772.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 970 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 960 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	267
[EFX-0000 INFO] EFX_LUT4        : 	2812
[EFX-0000 INFO] EFX_FF          : 	2060
[EFX-0000 INFO] EFX_SRL8        : 	82
[EFX-0000 INFO] EFX_RAM10       : 	277
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 16:55:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4495)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4853)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4854)
[EFX-0011 VERI-WARNING] port 'probe27' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:212)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:585)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:286)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5576)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5576)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5576)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5781)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5781)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4487)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01000100,DATA_DEPTH=32768,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4930)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4672)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4622)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:495)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:510)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:364)
[EFX-0011 VERI-WARNING] input port 'probe27[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5582)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5583)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:510)
[EFX-0200 WARNING] Removing redundant signal : din[68]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4685)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4964)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4965)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1118)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1136)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:369)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:370)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:372)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:377)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000100,DATA_DEPTH=32768,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000100,DATA_DEPTH=32768,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 140 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 962 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 676 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 395 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2022, ed: 6727, lv: 7, pw: 3589.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 962 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 676 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	124
[EFX-0000 INFO] EFX_LUT4        : 	2084
[EFX-0000 INFO] EFX_FF          : 	1618
[EFX-0000 INFO] EFX_SRL8        : 	68
[EFX-0000 INFO] EFX_RAM10       : 	276
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 16:55:43
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1038 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 960 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 261 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 767, ed: 2429, lv: 9, pw: 5768.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 978 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 960 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	273
[EFX-0000 INFO] EFX_LUT4        : 	2802
[EFX-0000 INFO] EFX_FF          : 	2067
[EFX-0000 INFO] EFX_SRL8        : 	82
[EFX-0000 INFO] EFX_RAM10       : 	277
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 17:58:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4495)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4853)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4854)
[EFX-0011 VERI-WARNING] port 'probe27' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:212)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:585)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:286)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5576)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5576)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5576)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5781)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5781)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4487)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01000100,DATA_DEPTH=32768,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4930)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4672)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4622)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:495)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:510)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:364)
[EFX-0011 VERI-WARNING] input port 'probe27[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5582)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5583)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5793)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:510)
[EFX-0200 WARNING] Removing redundant signal : din[68]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4685)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4964)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4965)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1118)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1120)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1136)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:369)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:370)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:372)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:377)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:165)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=15,CELL_ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000101,ADDR_WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000100,DATA_DEPTH=32768,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000100,DATA_DEPTH=32768,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 140 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 962 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 676 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 395 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2028, ed: 6604, lv: 7, pw: 3536.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 962 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 676 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	124
[EFX-0000 INFO] EFX_LUT4        : 	2088
[EFX-0000 INFO] EFX_FF          : 	1618
[EFX-0000 INFO] EFX_SRL8        : 	68
[EFX-0000 INFO] EFX_RAM10       : 	276
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 17:59:35
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1038 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 960 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 272 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 727, ed: 2330, lv: 9, pw: 5762.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 976 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 960 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	273
[EFX-0000 INFO] EFX_LUT4        : 	2772
[EFX-0000 INFO] EFX_FF          : 	2071
[EFX-0000 INFO] EFX_SRL8        : 	82
[EFX-0000 INFO] EFX_RAM10       : 	277
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 18:20:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4491)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4849)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4850)
[EFX-0011 VERI-WARNING] port 'probe26' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:208)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:581)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:282)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011010,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5777)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5777)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4483)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=131072,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4926)
[EFX-0011 VERI-WARNING] repetition multiplier must be positive (VERI-1107) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5037)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4668)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=17,CELL_ADDR_WIDTH=18)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4618)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=17,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:506)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:360)
[EFX-0011 VERI-WARNING] input port 'probe26[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5578)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5579)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:506)
[EFX-0200 WARNING] Removing redundant signal : din[67]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4681)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4960)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4961)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1116)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:365)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:366)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:368)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:373)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=17,CELL_ADDR_WIDTH=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=17,CELL_ADDR_WIDTH=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=17,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=17,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=131072,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=131072,CAPTURE_CONTROL=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 144 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 957 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 695 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 415 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2806, ed: 9137, lv: 7, pw: 4809.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 957 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 695 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	140
[EFX-0000 INFO] EFX_LUT4        : 	2866
[EFX-0000 INFO] EFX_FF          : 	1631
[EFX-0000 INFO] EFX_SRL8        : 	67
[EFX-0000 INFO] EFX_RAM10       : 	1088
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 18:20:59
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 957 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 282 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 796, ed: 2564, lv: 8, pw: 7459.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 992 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 957 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	288
[EFX-0000 INFO] EFX_LUT4        : 	3625
[EFX-0000 INFO] EFX_FF          : 	2076
[EFX-0000 INFO] EFX_SRL8        : 	81
[EFX-0000 INFO] EFX_RAM10       : 	1089
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 18:38:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4491)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4849)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4850)
[EFX-0011 VERI-WARNING] port 'probe26' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:208)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:581)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:282)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011010,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5777)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5777)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4483)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4926)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4668)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4618)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:506)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:360)
[EFX-0011 VERI-WARNING] input port 'probe26[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5578)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5579)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:506)
[EFX-0200 WARNING] Removing redundant signal : din[67]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4681)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4960)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4961)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1116)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:365)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:366)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:368)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:373)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 142 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 956 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 679 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 397 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2214, ed: 7434, lv: 7, pw: 3946.57
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 956 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 679 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	131
[EFX-0000 INFO] EFX_LUT4        : 	2276
[EFX-0000 INFO] EFX_FF          : 	1615
[EFX-0000 INFO] EFX_SRL8        : 	67
[EFX-0000 INFO] EFX_RAM10       : 	544
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 18:39:42
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1040 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 955 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 769, ed: 2454, lv: 9, pw: 6263.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 980 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 955 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	280
[EFX-0000 INFO] EFX_LUT4        : 	3004
[EFX-0000 INFO] EFX_FF          : 	2060
[EFX-0000 INFO] EFX_SRL8        : 	81
[EFX-0000 INFO] EFX_RAM10       : 	545
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 19:11:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4491)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4849)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4850)
[EFX-0011 VERI-WARNING] port 'probe26' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:208)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:581)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:282)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011010,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5777)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5777)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4483)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4926)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4668)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4618)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:506)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:360)
[EFX-0011 VERI-WARNING] input port 'probe26[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5578)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5579)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:506)
[EFX-0200 WARNING] Removing redundant signal : din[67]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4681)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4960)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4961)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1116)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:365)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:366)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:368)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:373)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 142 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 956 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 679 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 387 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2268, ed: 7330, lv: 8, pw: 3906.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 956 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 679 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	131
[EFX-0000 INFO] EFX_LUT4        : 	2331
[EFX-0000 INFO] EFX_FF          : 	1615
[EFX-0000 INFO] EFX_SRL8        : 	67
[EFX-0000 INFO] EFX_RAM10       : 	544
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 19:12:30
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1040 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 955 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 256 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 766, ed: 2476, lv: 8, pw: 6321.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 980 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 955 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	280
[EFX-0000 INFO] EFX_LUT4        : 	3053
[EFX-0000 INFO] EFX_FF          : 	2058
[EFX-0000 INFO] EFX_SRL8        : 	81
[EFX-0000 INFO] EFX_RAM10       : 	545
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 20:24:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4491)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4849)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4850)
[EFX-0011 VERI-WARNING] port 'probe26' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:208)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:581)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:282)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011010,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5777)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5777)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4483)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4926)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4668)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4618)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:506)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:360)
[EFX-0011 VERI-WARNING] input port 'probe26[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5578)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5579)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:506)
[EFX-0200 WARNING] Removing redundant signal : din[67]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4681)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4960)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4961)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1116)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:365)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:366)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:368)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:373)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 142 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 956 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 679 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 402 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2225, ed: 7498, lv: 7, pw: 4004.09
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 956 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 679 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	131
[EFX-0000 INFO] EFX_LUT4        : 	2288
[EFX-0000 INFO] EFX_FF          : 	1615
[EFX-0000 INFO] EFX_SRL8        : 	67
[EFX-0000 INFO] EFX_RAM10       : 	544
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 20:25:24
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1040 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 955 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 269 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 779, ed: 2473, lv: 9, pw: 6293.64
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 980 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 955 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	280
[EFX-0000 INFO] EFX_LUT4        : 	3024
[EFX-0000 INFO] EFX_FF          : 	2067
[EFX-0000 INFO] EFX_SRL8        : 	81
[EFX-0000 INFO] EFX_RAM10       : 	545
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 21:04:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4491)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4849)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4850)
[EFX-0011 VERI-WARNING] port 'probe26' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:208)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:581)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:282)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011010,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5777)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5777)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4483)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4926)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4668)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4618)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:506)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:360)
[EFX-0011 VERI-WARNING] input port 'probe26[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5578)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5579)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:506)
[EFX-0200 WARNING] Removing redundant signal : din[67]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4681)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4960)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4961)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1116)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:365)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:366)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:368)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:373)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 142 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 956 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 679 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 402 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2299, ed: 7228, lv: 7, pw: 3894.74
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 956 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 679 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	131
[EFX-0000 INFO] EFX_LUT4        : 	2363
[EFX-0000 INFO] EFX_FF          : 	1615
[EFX-0000 INFO] EFX_SRL8        : 	67
[EFX-0000 INFO] EFX_RAM10       : 	544
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 21:05:21
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1040 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 955 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 281 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 751, ed: 2385, lv: 8, pw: 6321.34
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 978 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 955 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	280
[EFX-0000 INFO] EFX_LUT4        : 	3071
[EFX-0000 INFO] EFX_FF          : 	2064
[EFX-0000 INFO] EFX_SRL8        : 	81
[EFX-0000 INFO] EFX_RAM10       : 	545
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 22:24:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4491)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4849)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4850)
[EFX-0011 VERI-WARNING] port 'probe26' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:208)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:581)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:282)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011010,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5777)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5777)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4483)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4926)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4668)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4618)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:506)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:360)
[EFX-0011 VERI-WARNING] input port 'probe26[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5578)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5579)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:506)
[EFX-0200 WARNING] Removing redundant signal : din[67]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4681)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4960)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4961)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1116)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:365)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:366)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:368)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:373)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 142 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 956 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 679 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 402 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2303, ed: 7408, lv: 7, pw: 3948.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 956 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 679 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	131
[EFX-0000 INFO] EFX_LUT4        : 	2367
[EFX-0000 INFO] EFX_FF          : 	1615
[EFX-0000 INFO] EFX_SRL8        : 	67
[EFX-0000 INFO] EFX_RAM10       : 	544
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 22:25:13
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1033 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 955 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2473 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 86, ed: 270, lv: 3, pw: 5062.45
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 955 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 594 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 46 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	217
[EFX-0000 INFO] EFX_LUT4        : 	2351
[EFX-0000 INFO] EFX_FF          : 	1602
[EFX-0000 INFO] EFX_SRL8        : 	67
[EFX-0000 INFO] EFX_RAM10       : 	544
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 22:35:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4491)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4849)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4850)
[EFX-0011 VERI-WARNING] port 'probe26' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:208)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:581)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:282)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011010,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5777)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5777)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4483)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4926)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4668)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4618)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:506)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:360)
[EFX-0011 VERI-WARNING] input port 'probe26[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5578)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5579)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5789)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:506)
[EFX-0200 WARNING] Removing redundant signal : din[67]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4681)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4960)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4961)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1116)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1121)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:365)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:366)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:368)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:373)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:162)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 142 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 956 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 679 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 403 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2281, ed: 7436, lv: 7, pw: 4015.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 956 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 679 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	131
[EFX-0000 INFO] EFX_LUT4        : 	2346
[EFX-0000 INFO] EFX_FF          : 	1615
[EFX-0000 INFO] EFX_SRL8        : 	67
[EFX-0000 INFO] EFX_RAM10       : 	544
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 22:35:56
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1033 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 955 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 246 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 740, ed: 2405, lv: 8, pw: 6305.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 966 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 955 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	281
[EFX-0000 INFO] EFX_LUT4        : 	3049
[EFX-0000 INFO] EFX_FF          : 	2044
[EFX-0000 INFO] EFX_SRL8        : 	81
[EFX-0000 INFO] EFX_RAM10       : 	545
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 23:02:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4576)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4935)
[EFX-0011 VERI-WARNING] port 'probe30' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:238)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:293)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:666)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:367)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001110,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5011)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4753)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4703)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:666)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100001,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5011)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4753)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:445)
[EFX-0011 VERI-WARNING] input port 'probe30[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:265)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5664)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0200 WARNING] Removing redundant signal : din[78]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1206)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0200 WARNING] Removing redundant signal : din[33]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001110,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001110,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100001,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100001,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1687 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 752 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 403 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 752 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3945, ed: 13058, lv: 8, pw: 6859.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1687 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 752 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 403 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	4052
[EFX-0000 INFO] EFX_FF          : 	2802
[EFX-0000 INFO] EFX_SRL8        : 	111
[EFX-0000 INFO] EFX_RAM10       : 	904
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 23:03:35
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1685 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1106 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 436 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 293 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 737, ed: 2409, lv: 8, pw: 9858.77
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1685 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1032 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	412
[EFX-0000 INFO] EFX_LUT4        : 	4728
[EFX-0000 INFO] EFX_FF          : 	3187
[EFX-0000 INFO] EFX_SRL8        : 	125
[EFX-0000 INFO] EFX_RAM10       : 	905
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2024 23:43:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4576)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4935)
[EFX-0011 VERI-WARNING] port 'probe30' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:238)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:293)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:666)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:367)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001110,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5011)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4753)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4703)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:666)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100001,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5011)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4753)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:445)
[EFX-0011 VERI-WARNING] input port 'probe30[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:265)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5664)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0200 WARNING] Removing redundant signal : din[78]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1206)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0200 WARNING] Removing redundant signal : din[33]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001110,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001110,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100001,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100001,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1687 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 752 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 403 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 753 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3972, ed: 13140, lv: 8, pw: 6904.56
[EFX-0000 INFO] ... LUT mapping end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1687 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 752 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 403 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	4076
[EFX-0000 INFO] EFX_FF          : 	2802
[EFX-0000 INFO] EFX_SRL8        : 	111
[EFX-0000 INFO] EFX_RAM10       : 	904
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2024 23:44:29
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1685 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1106 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 436 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 283 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 752, ed: 2407, lv: 8, pw: 9873.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1685 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1032 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	410
[EFX-0000 INFO] EFX_LUT4        : 	4772
[EFX-0000 INFO] EFX_FF          : 	3183
[EFX-0000 INFO] EFX_SRL8        : 	125
[EFX-0000 INFO] EFX_RAM10       : 	905
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 15:41:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4576)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4935)
[EFX-0011 VERI-WARNING] port 'probe30' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:238)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:293)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:666)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:367)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001110,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5011)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4753)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4703)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:666)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100001,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5011)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4753)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:445)
[EFX-0011 VERI-WARNING] input port 'probe30[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:265)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5664)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0200 WARNING] Removing redundant signal : din[78]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1206)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0200 WARNING] Removing redundant signal : din[33]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001110,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001110,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100001,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100001,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1687 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 752 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 403 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 746 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3954, ed: 13110, lv: 8, pw: 6862.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1687 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 752 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 403 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	4059
[EFX-0000 INFO] EFX_FF          : 	2802
[EFX-0000 INFO] EFX_SRL8        : 	111
[EFX-0000 INFO] EFX_RAM10       : 	904
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 15:42:45
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1685 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1074 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 436 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 281 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 647, ed: 2047, lv: 6, pw: 9673.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1685 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1000 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	393
[EFX-0000 INFO] EFX_LUT4        : 	4640
[EFX-0000 INFO] EFX_FF          : 	3157
[EFX-0000 INFO] EFX_SRL8        : 	125
[EFX-0000 INFO] EFX_RAM10       : 	905
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 16:08:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4576)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4935)
[EFX-0011 VERI-WARNING] port 'probe30' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:238)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:293)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:666)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:367)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001110,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5011)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4753)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4703)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:666)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100001,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5011)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4753)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:445)
[EFX-0011 VERI-WARNING] input port 'probe30[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:265)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5664)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0200 WARNING] Removing redundant signal : din[78]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1206)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0200 WARNING] Removing redundant signal : din[33]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001110,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001110,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100001,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100001,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1687 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 752 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 403 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 756 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4012, ed: 13304, lv: 7, pw: 6971.81
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1687 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 752 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 403 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	4110
[EFX-0000 INFO] EFX_FF          : 	2802
[EFX-0000 INFO] EFX_SRL8        : 	111
[EFX-0000 INFO] EFX_RAM10       : 	904
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 16:09:12
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1685 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1074 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 436 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 281 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 648, ed: 2096, lv: 6, pw: 9746.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1685 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1000 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	393
[EFX-0000 INFO] EFX_LUT4        : 	4705
[EFX-0000 INFO] EFX_FF          : 	3195
[EFX-0000 INFO] EFX_SRL8        : 	125
[EFX-0000 INFO] EFX_RAM10       : 	905
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 16:37:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4576)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4935)
[EFX-0011 VERI-WARNING] port 'probe30' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:238)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:293)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:666)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:367)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001110,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5011)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4753)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4703)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:666)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5657)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5862)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4568)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100001,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5011)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4753)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:445)
[EFX-0011 VERI-WARNING] input port 'probe30[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:265)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5663)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5664)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0200 WARNING] Removing redundant signal : din[78]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1206)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1217)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5874)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:591)
[EFX-0200 WARNING] Removing redundant signal : din[33]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4766)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5045)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5046)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1201)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:188)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001111,ADDR_WIDTH=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001110,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001110,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100001,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100001,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1687 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 752 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 403 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 749 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4037, ed: 13266, lv: 7, pw: 6986.36
[EFX-0000 INFO] ... LUT mapping end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1687 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 752 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 403 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	4143
[EFX-0000 INFO] EFX_FF          : 	2802
[EFX-0000 INFO] EFX_SRL8        : 	111
[EFX-0000 INFO] EFX_RAM10       : 	904
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 16:38:16
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1685 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1074 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 436 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 287 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 645, ed: 2063, lv: 6, pw: 9753.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1685 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 1000 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	394
[EFX-0000 INFO] EFX_LUT4        : 	4720
[EFX-0000 INFO] EFX_FF          : 	3163
[EFX-0000 INFO] EFX_SRL8        : 	125
[EFX-0000 INFO] EFX_RAM10       : 	905
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 17:02:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4520)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4878)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4879)
[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:194)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:237)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:610)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:311)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4955)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4697)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4647)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:520)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:610)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4955)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4697)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:520)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:389)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:213)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5608)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0200 WARNING] Removing redundant signal : din[47]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1161)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1396 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 531 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 712 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2966, ed: 9887, lv: 8, pw: 5105.11
[EFX-0000 INFO] ... LUT mapping end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1396 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 531 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	265
[EFX-0000 INFO] EFX_LUT4        : 	3012
[EFX-0000 INFO] EFX_FF          : 	2134
[EFX-0000 INFO] EFX_SRL8        : 	58
[EFX-0000 INFO] EFX_RAM10       : 	480
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 17:03:19
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1394 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 564 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 324 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 282 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 633, ed: 2010, lv: 6, pw: 7427.94
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1394 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 493 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 317 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	395
[EFX-0000 INFO] EFX_LUT4        : 	3573
[EFX-0000 INFO] EFX_FF          : 	2501
[EFX-0000 INFO] EFX_SRL8        : 	72
[EFX-0000 INFO] EFX_RAM10       : 	481
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 20:30:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4520)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4878)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4879)
[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:194)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:237)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:610)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:311)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4955)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4697)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4647)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:520)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:610)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4955)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4697)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:520)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:389)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:213)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5608)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0200 WARNING] Removing redundant signal : din[47]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1161)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1396 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 531 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 712 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2960, ed: 9832, lv: 8, pw: 5130.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1396 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 531 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	265
[EFX-0000 INFO] EFX_LUT4        : 	3010
[EFX-0000 INFO] EFX_FF          : 	2134
[EFX-0000 INFO] EFX_SRL8        : 	58
[EFX-0000 INFO] EFX_RAM10       : 	480
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 20:31:44
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1394 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 564 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 364 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 281 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 758, ed: 2456, lv: 6, pw: 7660.93
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1394 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 493 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 357 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	395
[EFX-0000 INFO] EFX_LUT4        : 	3558
[EFX-0000 INFO] EFX_FF          : 	2494
[EFX-0000 INFO] EFX_SRL8        : 	72
[EFX-0000 INFO] EFX_RAM10       : 	481
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 13:58:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4520)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4878)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4879)
[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:194)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:237)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:610)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:311)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4955)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4697)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4647)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:520)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:610)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4955)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4697)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:520)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:389)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:213)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5608)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0200 WARNING] Removing redundant signal : din[47]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1161)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1396 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 531 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 707 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2972, ed: 9908, lv: 8, pw: 5144.75
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1396 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 531 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	265
[EFX-0000 INFO] EFX_LUT4        : 	3019
[EFX-0000 INFO] EFX_FF          : 	2134
[EFX-0000 INFO] EFX_SRL8        : 	58
[EFX-0000 INFO] EFX_RAM10       : 	480
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 13:59:51
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1394 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 564 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 212 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 794, ed: 2550, lv: 6, pw: 7868.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1394 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 523 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 410 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	405
[EFX-0000 INFO] EFX_LUT4        : 	3646
[EFX-0000 INFO] EFX_FF          : 	2577
[EFX-0000 INFO] EFX_SRL8        : 	72
[EFX-0000 INFO] EFX_RAM10       : 	481
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:12:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4520)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4878)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4879)
[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:194)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:237)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:610)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:311)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4955)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4697)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4647)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:520)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:610)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4955)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4697)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:520)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:389)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:213)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5608)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0200 WARNING] Removing redundant signal : din[47]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1161)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1396 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 531 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 708 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3016, ed: 9979, lv: 7, pw: 5174.09
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1396 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 531 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	265
[EFX-0000 INFO] EFX_LUT4        : 	3065
[EFX-0000 INFO] EFX_FF          : 	2134
[EFX-0000 INFO] EFX_SRL8        : 	58
[EFX-0000 INFO] EFX_RAM10       : 	480
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:13:18
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1394 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 564 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 229 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 791, ed: 2533, lv: 6, pw: 7896.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1394 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 523 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	405
[EFX-0000 INFO] EFX_LUT4        : 	3686
[EFX-0000 INFO] EFX_FF          : 	2584
[EFX-0000 INFO] EFX_SRL8        : 	72
[EFX-0000 INFO] EFX_RAM10       : 	481
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:27:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4520)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4878)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4879)
[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:194)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:237)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:610)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:311)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5601)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4955)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4697)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4647)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:520)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:610)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5806)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4512)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4955)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4697)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:520)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:389)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:213)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5608)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0200 WARNING] Removing redundant signal : din[47]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1161)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5818)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:535)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4710)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4990)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1143)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1146)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:154)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1396 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 531 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 708 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3022, ed: 10006, lv: 7, pw: 5173.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1396 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 531 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	265
[EFX-0000 INFO] EFX_LUT4        : 	3075
[EFX-0000 INFO] EFX_FF          : 	2134
[EFX-0000 INFO] EFX_SRL8        : 	58
[EFX-0000 INFO] EFX_RAM10       : 	480
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:28:29
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1394 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 564 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 221 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 785, ed: 2511, lv: 6, pw: 7900.16
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1394 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 525 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	405
[EFX-0000 INFO] EFX_LUT4        : 	3689
[EFX-0000 INFO] EFX_FF          : 	2573
[EFX-0000 INFO] EFX_SRL8        : 	72
[EFX-0000 INFO] EFX_RAM10       : 	481
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:51:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4561)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4920)
[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:244)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:278)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:651)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:352)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5642)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5642)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5642)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5642)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5847)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5847)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4553)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4996)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4738)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4688)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:561)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:651)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5847)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5847)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4553)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4996)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4738)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:561)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_3' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:651)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5642)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5847)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5847)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4553)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0101,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4996)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4738)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:561)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:430)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:220)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:257)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5648)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5649)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0200 WARNING] Removing redundant signal : din[47]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4751)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5030)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5031)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1184)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1186)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1187)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1191)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1202)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4751)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5030)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5031)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1184)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1186)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1187)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:576)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:161)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110000,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101111,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 426 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1918 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 531 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 198 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 975 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3910, ed: 13076, lv: 8, pw: 6769.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1918 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 531 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 198 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	396
[EFX-0000 INFO] EFX_LUT4        : 	3963
[EFX-0000 INFO] EFX_FF          : 	2834
[EFX-0000 INFO] EFX_SRL8        : 	63
[EFX-0000 INFO] EFX_RAM10       : 	528
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:52:22
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1915 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 594 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 564 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 226 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 786, ed: 2519, lv: 6, pw: 9798.66
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1915 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 587 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 523 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	535
[EFX-0000 INFO] EFX_LUT4        : 	4581
[EFX-0000 INFO] EFX_FF          : 	3283
[EFX-0000 INFO] EFX_SRL8        : 	77
[EFX-0000 INFO] EFX_RAM10       : 	529
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 15:15:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4524)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4882)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4883)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:315)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4651)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:393)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 705 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3066, ed: 10206, lv: 7, pw: 5290.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	3119
[EFX-0000 INFO] EFX_FF          : 	2197
[EFX-0000 INFO] EFX_SRL8        : 	63
[EFX-0000 INFO] EFX_RAM10       : 	520
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 15:16:30
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 600 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 221 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 792, ed: 2528, lv: 6, pw: 8071.33
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 559 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	405
[EFX-0000 INFO] EFX_LUT4        : 	3744
[EFX-0000 INFO] EFX_FF          : 	2634
[EFX-0000 INFO] EFX_SRL8        : 	77
[EFX-0000 INFO] EFX_RAM10       : 	521
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 17:29:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4524)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4882)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4883)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:315)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4651)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:393)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 703 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3081, ed: 10198, lv: 7, pw: 5277.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	3133
[EFX-0000 INFO] EFX_FF          : 	2197
[EFX-0000 INFO] EFX_SRL8        : 	63
[EFX-0000 INFO] EFX_RAM10       : 	520
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 17:30:20
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 600 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 218 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 784, ed: 2503, lv: 6, pw: 8072.97
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 561 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 288 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	403
[EFX-0000 INFO] EFX_LUT4        : 	3748
[EFX-0000 INFO] EFX_FF          : 	2636
[EFX-0000 INFO] EFX_SRL8        : 	77
[EFX-0000 INFO] EFX_RAM10       : 	521
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 18:49:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4524)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4882)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4883)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:315)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4651)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:393)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 698 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3101, ed: 10304, lv: 7, pw: 5379.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	3155
[EFX-0000 INFO] EFX_FF          : 	2197
[EFX-0000 INFO] EFX_SRL8        : 	63
[EFX-0000 INFO] EFX_RAM10       : 	520
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 18:50:37
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 219 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 785, ed: 2519, lv: 6, pw: 8102.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 591 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	403
[EFX-0000 INFO] EFX_LUT4        : 	3777
[EFX-0000 INFO] EFX_FF          : 	2649
[EFX-0000 INFO] EFX_SRL8        : 	77
[EFX-0000 INFO] EFX_RAM10       : 	521
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 19:52:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4524)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4882)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4883)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:315)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4651)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:393)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 702 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3101, ed: 10306, lv: 7, pw: 5323.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	3156
[EFX-0000 INFO] EFX_FF          : 	2197
[EFX-0000 INFO] EFX_SRL8        : 	63
[EFX-0000 INFO] EFX_RAM10       : 	520
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 19:53:51
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 224 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 789, ed: 2537, lv: 6, pw: 8106.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 591 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	403
[EFX-0000 INFO] EFX_LUT4        : 	3796
[EFX-0000 INFO] EFX_FF          : 	2649
[EFX-0000 INFO] EFX_SRL8        : 	77
[EFX-0000 INFO] EFX_RAM10       : 	521
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 20:34:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4524)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4882)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4883)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:315)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4651)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:393)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 700 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3115, ed: 10324, lv: 7, pw: 5340.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	3167
[EFX-0000 INFO] EFX_FF          : 	2197
[EFX-0000 INFO] EFX_SRL8        : 	63
[EFX-0000 INFO] EFX_RAM10       : 	520
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 20:35:26
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 224 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 793, ed: 2555, lv: 6, pw: 8214.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 592 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	430
[EFX-0000 INFO] EFX_LUT4        : 	3800
[EFX-0000 INFO] EFX_FF          : 	2663
[EFX-0000 INFO] EFX_SRL8        : 	77
[EFX-0000 INFO] EFX_RAM10       : 	521
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 22:32:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4524)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4882)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4883)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:315)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4651)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:393)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 706 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3047, ed: 10084, lv: 8, pw: 5236.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	3103
[EFX-0000 INFO] EFX_FF          : 	2197
[EFX-0000 INFO] EFX_SRL8        : 	63
[EFX-0000 INFO] EFX_RAM10       : 	520
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 22:33:43
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 223 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 799, ed: 2575, lv: 6, pw: 8155.56
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 592 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	430
[EFX-0000 INFO] EFX_LUT4        : 	3748
[EFX-0000 INFO] EFX_FF          : 	2667
[EFX-0000 INFO] EFX_SRL8        : 	77
[EFX-0000 INFO] EFX_RAM10       : 	521
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 23:03:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4524)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4882)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4883)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:315)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4651)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:393)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 707 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3085, ed: 10221, lv: 7, pw: 5331.69
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	3135
[EFX-0000 INFO] EFX_FF          : 	2197
[EFX-0000 INFO] EFX_SRL8        : 	63
[EFX-0000 INFO] EFX_RAM10       : 	520
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 23:04:44
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 210 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 798, ed: 2541, lv: 6, pw: 8173.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 592 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 410 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	430
[EFX-0000 INFO] EFX_LUT4        : 	3774
[EFX-0000 INFO] EFX_FF          : 	2665
[EFX-0000 INFO] EFX_SRL8        : 	77
[EFX-0000 INFO] EFX_RAM10       : 	521
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 11:46:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4524)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4882)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4883)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:315)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4651)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:393)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 704 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3027, ed: 10033, lv: 8, pw: 5190.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	3086
[EFX-0000 INFO] EFX_FF          : 	2197
[EFX-0000 INFO] EFX_SRL8        : 	63
[EFX-0000 INFO] EFX_RAM10       : 	520
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 11:47:07
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 217 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 799, ed: 2585, lv: 6, pw: 8234.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 595 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	457
[EFX-0000 INFO] EFX_LUT4        : 	3728
[EFX-0000 INFO] EFX_FF          : 	2706
[EFX-0000 INFO] EFX_SRL8        : 	77
[EFX-0000 INFO] EFX_RAM10       : 	521
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 12:54:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4524)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4882)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4883)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:315)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4651)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:393)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 667 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3067, ed: 10182, lv: 8, pw: 5288.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	3126
[EFX-0000 INFO] EFX_FF          : 	2197
[EFX-0000 INFO] EFX_SRL8        : 	63
[EFX-0000 INFO] EFX_RAM10       : 	520
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 12:56:01
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 226 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 788, ed: 2533, lv: 6, pw: 8244.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 593 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	459
[EFX-0000 INFO] EFX_LUT4        : 	3761
[EFX-0000 INFO] EFX_FF          : 	2688
[EFX-0000 INFO] EFX_SRL8        : 	77
[EFX-0000 INFO] EFX_RAM10       : 	521
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 13:40:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4524)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4882)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4883)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:315)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4651)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:393)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 681 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3086, ed: 10182, lv: 8, pw: 5320.66
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	3139
[EFX-0000 INFO] EFX_FF          : 	2197
[EFX-0000 INFO] EFX_SRL8        : 	63
[EFX-0000 INFO] EFX_RAM10       : 	520
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 13:41:18
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 227 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 800, ed: 2571, lv: 6, pw: 8266.41
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 593 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	457
[EFX-0000 INFO] EFX_LUT4        : 	3779
[EFX-0000 INFO] EFX_FF          : 	2690
[EFX-0000 INFO] EFX_SRL8        : 	77
[EFX-0000 INFO] EFX_RAM10       : 	521
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 13:44:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4524)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4882)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4883)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:315)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4651)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:393)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 698 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3051, ed: 10120, lv: 8, pw: 5239.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	3108
[EFX-0000 INFO] EFX_FF          : 	2197
[EFX-0000 INFO] EFX_SRL8        : 	63
[EFX-0000 INFO] EFX_RAM10       : 	520
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 13:45:07
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 217 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 802, ed: 2580, lv: 6, pw: 8256.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 595 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	457
[EFX-0000 INFO] EFX_LUT4        : 	3757
[EFX-0000 INFO] EFX_FF          : 	2702
[EFX-0000 INFO] EFX_SRL8        : 	77
[EFX-0000 INFO] EFX_RAM10       : 	521
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 13:56:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4524)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4882)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4883)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:315)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4651)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:393)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 705 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3079, ed: 10171, lv: 8, pw: 5278.68
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	3132
[EFX-0000 INFO] EFX_FF          : 	2197
[EFX-0000 INFO] EFX_SRL8        : 	63
[EFX-0000 INFO] EFX_RAM10       : 	520
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 13:57:53
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 217 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 795, ed: 2563, lv: 6, pw: 8261.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 593 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 410 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	458
[EFX-0000 INFO] EFX_LUT4        : 	3765
[EFX-0000 INFO] EFX_FF          : 	2700
[EFX-0000 INFO] EFX_SRL8        : 	77
[EFX-0000 INFO] EFX_RAM10       : 	521
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 14:52:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4524)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4882)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4883)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:198)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:241)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:315)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5605)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4651)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:614)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5810)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4516)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4959)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4701)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:524)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:393)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:217)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5611)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5612)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1154)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5822)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:539)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4714)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4993)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4994)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1147)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1150)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:157)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 702 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3124, ed: 10312, lv: 7, pw: 5323.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	3183
[EFX-0000 INFO] EFX_FF          : 	2197
[EFX-0000 INFO] EFX_SRL8        : 	63
[EFX-0000 INFO] EFX_RAM10       : 	520
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 14:53:28
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 235 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 794, ed: 2553, lv: 6, pw: 8297.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1421 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 593 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	457
[EFX-0000 INFO] EFX_LUT4        : 	3808
[EFX-0000 INFO] EFX_FF          : 	2686
[EFX-0000 INFO] EFX_SRL8        : 	77
[EFX-0000 INFO] EFX_RAM10       : 	521
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 16:46:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4573)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4931)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4932)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:364)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4700)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_3' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:442)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 426 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1014 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4155, ed: 13781, lv: 8, pw: 7142.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	393
[EFX-0000 INFO] EFX_LUT4        : 	4219
[EFX-0000 INFO] EFX_FF          : 	2962
[EFX-0000 INFO] EFX_SRL8        : 	73
[EFX-0000 INFO] EFX_RAM10       : 	608
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 16:47:29
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1968 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 246 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 232 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 798, ed: 2572, lv: 6, pw: 10467.64
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1968 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 593 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	587
[EFX-0000 INFO] EFX_LUT4        : 	4857
[EFX-0000 INFO] EFX_FF          : 	3476
[EFX-0000 INFO] EFX_SRL8        : 	87
[EFX-0000 INFO] EFX_RAM10       : 	609
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 17:27:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4573)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4931)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4932)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:364)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4700)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_3' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:442)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 426 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1015 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4136, ed: 13802, lv: 8, pw: 7129.58
[EFX-0000 INFO] ... LUT mapping end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	393
[EFX-0000 INFO] EFX_LUT4        : 	4196
[EFX-0000 INFO] EFX_FF          : 	2962
[EFX-0000 INFO] EFX_SRL8        : 	73
[EFX-0000 INFO] EFX_RAM10       : 	608
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 17:28:38
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1968 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 246 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 221 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 792, ed: 2586, lv: 6, pw: 10446.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1968 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 593 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 410 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	587
[EFX-0000 INFO] EFX_LUT4        : 	4824
[EFX-0000 INFO] EFX_FF          : 	3484
[EFX-0000 INFO] EFX_SRL8        : 	87
[EFX-0000 INFO] EFX_RAM10       : 	609
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 26, 2024 22:20:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4573)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4931)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4932)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:364)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4700)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_3' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:442)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 426 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1018 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4192, ed: 13880, lv: 8, pw: 7082.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 22s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	393
[EFX-0000 INFO] EFX_LUT4        : 	4258
[EFX-0000 INFO] EFX_FF          : 	2962
[EFX-0000 INFO] EFX_SRL8        : 	73
[EFX-0000 INFO] EFX_RAM10       : 	608
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 26, 2024 22:21:48
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1968 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 246 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 227 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 795, ed: 2540, lv: 6, pw: 10499.62
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1968 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 595 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	587
[EFX-0000 INFO] EFX_LUT4        : 	4890
[EFX-0000 INFO] EFX_FF          : 	3478
[EFX-0000 INFO] EFX_SRL8        : 	87
[EFX-0000 INFO] EFX_RAM10       : 	609
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 26, 2024 22:59:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4573)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4931)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4932)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:364)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4700)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_3' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:442)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 426 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1021 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4082, ed: 13561, lv: 8, pw: 7049.51
[EFX-0000 INFO] ... LUT mapping end (Real time : 22s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	393
[EFX-0000 INFO] EFX_LUT4        : 	4145
[EFX-0000 INFO] EFX_FF          : 	2962
[EFX-0000 INFO] EFX_SRL8        : 	73
[EFX-0000 INFO] EFX_RAM10       : 	608
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 26, 2024 23:01:00
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1968 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 246 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 222 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 787, ed: 2519, lv: 6, pw: 10386.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1968 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 593 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	587
[EFX-0000 INFO] EFX_LUT4        : 	4784
[EFX-0000 INFO] EFX_FF          : 	3478
[EFX-0000 INFO] EFX_SRL8        : 	87
[EFX-0000 INFO] EFX_RAM10       : 	609
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 02, 2024 19:25:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4573)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4931)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4932)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:364)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4700)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_3' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:442)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 426 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1021 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4143, ed: 13788, lv: 8, pw: 7058.95
[EFX-0000 INFO] ... LUT mapping end (Real time : 22s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	393
[EFX-0000 INFO] EFX_LUT4        : 	4205
[EFX-0000 INFO] EFX_FF          : 	2962
[EFX-0000 INFO] EFX_SRL8        : 	73
[EFX-0000 INFO] EFX_RAM10       : 	608
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 02, 2024 19:27:14
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1968 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 246 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 213 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 783, ed: 2529, lv: 6, pw: 10435.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1968 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 593 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 410 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	587
[EFX-0000 INFO] EFX_LUT4        : 	4836
[EFX-0000 INFO] EFX_FF          : 	3480
[EFX-0000 INFO] EFX_SRL8        : 	87
[EFX-0000 INFO] EFX_RAM10       : 	609
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 09, 2024 11:18:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4573)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4931)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4932)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:364)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4700)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_3' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:442)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 426 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1021 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 21s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4135, ed: 13727, lv: 8, pw: 7045.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 22s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	393
[EFX-0000 INFO] EFX_LUT4        : 	4200
[EFX-0000 INFO] EFX_FF          : 	2962
[EFX-0000 INFO] EFX_SRL8        : 	73
[EFX-0000 INFO] EFX_RAM10       : 	608
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 09, 2024 11:20:03
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 152 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1968 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 632 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 416 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 246 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 214 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 796, ed: 2554, lv: 6, pw: 10447.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1968 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 593 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 411 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	588
[EFX-0000 INFO] EFX_LUT4        : 	4842
[EFX-0000 INFO] EFX_FF          : 	3483
[EFX-0000 INFO] EFX_SRL8        : 	87
[EFX-0000 INFO] EFX_RAM10       : 	609
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 20:45:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4573)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4931)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4932)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:364)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4700)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_3' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:442)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 426 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1017 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4134, ed: 13726, lv: 8, pw: 7085.56
[EFX-0000 INFO] ... LUT mapping end (Real time : 22s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	393
[EFX-0000 INFO] EFX_LUT4        : 	4195
[EFX-0000 INFO] EFX_FF          : 	2962
[EFX-0000 INFO] EFX_SRL8        : 	73
[EFX-0000 INFO] EFX_RAM10       : 	608
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 20:46:33
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 20:55:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4573)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4931)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4932)
[EFX-0011 VERI-WARNING] port 'probe21' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:207)
[EFX-0011 VERI-WARNING] port 'probe4' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:250)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:364)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5654)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4700)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_3' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:663)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5859)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4565)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5008)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4750)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:442)
[EFX-0011 VERI-WARNING] input port 'probe21[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0011 VERI-WARNING] input port 'probe4[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:226)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:267)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5660)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5661)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[52]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1203)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1214)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5871)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0200 WARNING] Removing redundant signal : din[11]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4763)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5042)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5043)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1196)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1198)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1199)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:588)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:166)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la2' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010101,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 426 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1026 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4141, ed: 13779, lv: 8, pw: 7119.23
[EFX-0000 INFO] ... LUT mapping end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1971 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 567 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la2_clk' with 237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	393
[EFX-0000 INFO] EFX_LUT4        : 	4201
[EFX-0000 INFO] EFX_FF          : 	2962
[EFX-0000 INFO] EFX_SRL8        : 	73
[EFX-0000 INFO] EFX_RAM10       : 	608
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 20:56:28
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 20:59:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4484)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4843)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:275)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4611)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:353)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 655 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2415, ed: 8091, lv: 8, pw: 4149.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	2437
[EFX-0000 INFO] EFX_FF          : 	1749
[EFX-0000 INFO] EFX_SRL8        : 	27
[EFX-0000 INFO] EFX_RAM10       : 	232
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 21:00:31
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 112 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 444 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 357 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 255 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 947, ed: 3072, lv: 8, pw: 6981.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 411 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 352 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	531
[EFX-0000 INFO] EFX_LUT4        : 	3367
[EFX-0000 INFO] EFX_DSP24       : 	1
[EFX-0000 INFO] EFX_FF          : 	2220
[EFX-0000 INFO] EFX_SRL8        : 	41
[EFX-0000 INFO] EFX_RAM10       : 	233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 21:15:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4484)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4843)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:275)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4611)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:353)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 656 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2391, ed: 7983, lv: 8, pw: 4084.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	2413
[EFX-0000 INFO] EFX_FF          : 	1749
[EFX-0000 INFO] EFX_SRL8        : 	27
[EFX-0000 INFO] EFX_RAM10       : 	232
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 21:16:09
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 112 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 444 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 357 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 260 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 966, ed: 3134, lv: 8, pw: 6983.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 411 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 350 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	529
[EFX-0000 INFO] EFX_LUT4        : 	3373
[EFX-0000 INFO] EFX_DSP24       : 	1
[EFX-0000 INFO] EFX_FF          : 	2222
[EFX-0000 INFO] EFX_SRL8        : 	41
[EFX-0000 INFO] EFX_RAM10       : 	233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 22:30:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4484)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4843)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:275)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4611)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:353)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 654 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2403, ed: 8028, lv: 8, pw: 4156.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	2425
[EFX-0000 INFO] EFX_FF          : 	1749
[EFX-0000 INFO] EFX_SRL8        : 	27
[EFX-0000 INFO] EFX_RAM10       : 	232
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 22:31:47
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 112 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 444 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 357 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 259 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 973, ed: 3090, lv: 8, pw: 6989.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 411 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 350 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	529
[EFX-0000 INFO] EFX_LUT4        : 	3386
[EFX-0000 INFO] EFX_DSP24       : 	1
[EFX-0000 INFO] EFX_FF          : 	2218
[EFX-0000 INFO] EFX_SRL8        : 	41
[EFX-0000 INFO] EFX_RAM10       : 	233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 23:22:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4484)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4843)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:275)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4611)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:353)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 655 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2410, ed: 8049, lv: 7, pw: 4178.44
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	2433
[EFX-0000 INFO] EFX_FF          : 	1749
[EFX-0000 INFO] EFX_SRL8        : 	27
[EFX-0000 INFO] EFX_RAM10       : 	232
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 23:23:49
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 112 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 444 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 353 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 303 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 776, ed: 2490, lv: 8, pw: 6617.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 411 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 346 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	439
[EFX-0000 INFO] EFX_LUT4        : 	3192
[EFX-0000 INFO] EFX_DSP24       : 	1
[EFX-0000 INFO] EFX_FF          : 	2210
[EFX-0000 INFO] EFX_SRL8        : 	41
[EFX-0000 INFO] EFX_RAM10       : 	233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 23:52:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4484)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4843)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:275)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4611)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:353)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 655 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2399, ed: 8014, lv: 8, pw: 4081.61
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	2418
[EFX-0000 INFO] EFX_FF          : 	1749
[EFX-0000 INFO] EFX_SRL8        : 	27
[EFX-0000 INFO] EFX_RAM10       : 	232
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 23:53:05
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 5s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 112 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 444 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 353 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3237 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 932, ed: 3040, lv: 14, pw: 6899.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 411 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 346 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	482
[EFX-0000 INFO] EFX_LUT4        : 	3334
[EFX-0000 INFO] EFX_DSP24       : 	3
[EFX-0000 INFO] EFX_FF          : 	2213
[EFX-0000 INFO] EFX_SRL8        : 	41
[EFX-0000 INFO] EFX_RAM10       : 	233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 22, 2024 23:37:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4484)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4843)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:275)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4611)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:353)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 657 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2467, ed: 8235, lv: 7, pw: 4234.61
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	2484
[EFX-0000 INFO] EFX_FF          : 	1749
[EFX-0000 INFO] EFX_SRL8        : 	27
[EFX-0000 INFO] EFX_RAM10       : 	232
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 22, 2024 23:38:21
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 6s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 117 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 444 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 326 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3272 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 979, ed: 3164, lv: 19, pw: 7101.74
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 411 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 319 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	491
[EFX-0000 INFO] EFX_LUT4        : 	3453
[EFX-0000 INFO] EFX_DSP48       : 	3
[EFX-0000 INFO] EFX_FF          : 	2188
[EFX-0000 INFO] EFX_SRL8        : 	41
[EFX-0000 INFO] EFX_RAM10       : 	233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 00:00:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4484)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4843)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:275)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4611)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:353)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 656 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2407, ed: 8057, lv: 7, pw: 4129.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	2427
[EFX-0000 INFO] EFX_FF          : 	1749
[EFX-0000 INFO] EFX_SRL8        : 	27
[EFX-0000 INFO] EFX_RAM10       : 	232
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 00:01:28
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 6s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 117 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 444 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 326 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3272 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1017, ed: 3276, lv: 19, pw: 7083.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 411 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 319 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	491
[EFX-0000 INFO] EFX_LUT4        : 	3426
[EFX-0000 INFO] EFX_DSP48       : 	3
[EFX-0000 INFO] EFX_FF          : 	2191
[EFX-0000 INFO] EFX_SRL8        : 	41
[EFX-0000 INFO] EFX_RAM10       : 	233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 12:01:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4484)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4843)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:275)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4611)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:353)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 655 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2404, ed: 8112, lv: 7, pw: 4165.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	2423
[EFX-0000 INFO] EFX_FF          : 	1749
[EFX-0000 INFO] EFX_SRL8        : 	27
[EFX-0000 INFO] EFX_RAM10       : 	232
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 12:02:40
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 5s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 444 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 338 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3271 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1043, ed: 3389, lv: 19, pw: 7157.68
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 411 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 331 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	503
[EFX-0000 INFO] EFX_LUT4        : 	3445
[EFX-0000 INFO] EFX_DSP48       : 	3
[EFX-0000 INFO] EFX_FF          : 	2188
[EFX-0000 INFO] EFX_SRL8        : 	41
[EFX-0000 INFO] EFX_RAM10       : 	233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 15:00:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4484)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4843)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:275)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4611)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:353)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 655 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2427, ed: 8111, lv: 7, pw: 4174.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	2446
[EFX-0000 INFO] EFX_FF          : 	1749
[EFX-0000 INFO] EFX_SRL8        : 	27
[EFX-0000 INFO] EFX_RAM10       : 	232
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 15:01:00
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 444 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 334 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 286 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 677, ed: 2152, lv: 8, pw: 6498.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 411 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 329 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	433
[EFX-0000 INFO] EFX_LUT4        : 	3102
[EFX-0000 INFO] EFX_FF          : 	2184
[EFX-0000 INFO] EFX_SRL8        : 	41
[EFX-0000 INFO] EFX_RAM10       : 	233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 17:46:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4484)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4843)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:275)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4611)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:353)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 646 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2395, ed: 7985, lv: 8, pw: 4076.95
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	2414
[EFX-0000 INFO] EFX_FF          : 	1749
[EFX-0000 INFO] EFX_SRL8        : 	27
[EFX-0000 INFO] EFX_RAM10       : 	232
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 17:47:54
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 444 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 350 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 289 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 834, ed: 2671, lv: 11, pw: 6710.45
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 411 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 345 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	448
[EFX-0000 INFO] EFX_LUT4        : 	3234
[EFX-0000 INFO] EFX_FF          : 	2217
[EFX-0000 INFO] EFX_SRL8        : 	41
[EFX-0000 INFO] EFX_RAM10       : 	233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 30, 2024 23:44:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4484)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4843)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:275)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4611)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:353)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 656 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2373, ed: 7935, lv: 8, pw: 4055.57
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	2393
[EFX-0000 INFO] EFX_FF          : 	1749
[EFX-0000 INFO] EFX_SRL8        : 	27
[EFX-0000 INFO] EFX_RAM10       : 	232
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 30, 2024 23:45:28
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 449 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 367 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 328 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 813, ed: 2571, lv: 11, pw: 6668.11
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 417 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 360 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	451
[EFX-0000 INFO] EFX_LUT4        : 	3183
[EFX-0000 INFO] EFX_FF          : 	2235
[EFX-0000 INFO] EFX_SRL8        : 	41
[EFX-0000 INFO] EFX_RAM10       : 	233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 15:40:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4484)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4843)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:275)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4611)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:353)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 637 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2408, ed: 8111, lv: 7, pw: 4154.44
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	2423
[EFX-0000 INFO] EFX_FF          : 	1749
[EFX-0000 INFO] EFX_SRL8        : 	27
[EFX-0000 INFO] EFX_RAM10       : 	232
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 15:41:29
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 449 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 367 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 341 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 804, ed: 2549, lv: 12, pw: 6679.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 417 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 360 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	453
[EFX-0000 INFO] EFX_LUT4        : 	3210
[EFX-0000 INFO] EFX_FF          : 	2239
[EFX-0000 INFO] EFX_SRL8        : 	41
[EFX-0000 INFO] EFX_RAM10       : 	233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 17:41:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4484)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4843)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:167)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:201)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:275)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5565)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4611)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:574)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5770)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4919)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4661)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:484)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:353)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:180)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5572)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[26]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1114)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5782)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:499)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4674)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4953)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4954)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1107)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1110)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:133)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011011,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011011,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011010,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 284 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 656 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2387, ed: 8003, lv: 7, pw: 4130.18
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 1237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	262
[EFX-0000 INFO] EFX_LUT4        : 	2408
[EFX-0000 INFO] EFX_FF          : 	1749
[EFX-0000 INFO] EFX_SRL8        : 	27
[EFX-0000 INFO] EFX_RAM10       : 	232
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 17:41:57
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 449 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 367 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 332 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 825, ed: 2617, lv: 11, pw: 6697.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 1235 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 417 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 360 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 182 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	451
[EFX-0000 INFO] EFX_LUT4        : 	3216
[EFX-0000 INFO] EFX_FF          : 	2237
[EFX-0000 INFO] EFX_SRL8        : 	41
[EFX-0000 INFO] EFX_RAM10       : 	233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 19:00:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4399)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4757)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4758)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:116)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:489)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:190)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5480)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5480)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5480)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5685)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5685)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4391)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01101,ADDR_WIDTH=16)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4576)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4526)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01101,ADDR_WIDTH=16,RAM_INIT_FILE="")' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:399)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:414)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:268)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5487)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5697)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:5697)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:414)
[EFX-0200 WARNING] Removing redundant signal : din[12]. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4589)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4868)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:4869)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1022)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1024)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1025)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:273)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:274)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:276)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:281)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:93)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=16,CELL_ADDR_WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01101,ADDR_WIDTH=16,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01101,ADDR_WIDTH=16,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01101,ADDR_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01101,ADDR_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100,DATA_DEPTH=65536,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 142 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 646 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 251 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 285 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1160, ed: 3856, lv: 7, pw: 2026.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK_buffered' with 646 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 251 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	131
[EFX-0000 INFO] EFX_LUT4        : 	1169
[EFX-0000 INFO] EFX_FF          : 	877
[EFX-0000 INFO] EFX_SRL8        : 	12
[EFX-0000 INFO] EFX_RAM10       : 	104
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 19:00:53
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 645 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 367 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 321 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 282 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 815, ed: 2591, lv: 11, pw: 4244.94
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'edb_top_inst/bscan_TCK_buffered' with 645 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 360 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 321 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	321
[EFX-0000 INFO] EFX_LUT4        : 	1989
[EFX-0000 INFO] EFX_FF          : 	1397
[EFX-0000 INFO] EFX_SRL8        : 	26
[EFX-0000 INFO] EFX_RAM10       : 	105
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
