<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ns3clocktest.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="clocktest.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="clocktest.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="clocktest.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clocktest.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="clocktest.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clocktest.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clocktest.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clocktest.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="clocktest.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clocktest.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="clocktest.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="clocktest.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="clocktest.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clocktest.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="clocktest.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clocktest.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clocktest.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="clocktest.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="clocktest.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="clocktest.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="clocktest.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="clocktest.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clocktest.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clocktest_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="clocktest_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clocktest_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clocktest_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clocktest_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="clocktest_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clocktest_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clocktest_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="clocktest_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="clocktest_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clocktest_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clocktest_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="clocktest_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="clocktest_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clocktest_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1340727662" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1340727662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1340727662" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8933324984034828191" xil_pn:start_ts="1340727662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1340727662" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2973266490870412336" xil_pn:start_ts="1340727662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1340727662" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1340727662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1340727662" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3909414731655447203" xil_pn:start_ts="1340727662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1340727662" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1340727662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1340727662" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6687512006432591238" xil_pn:start_ts="1340727662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1359506297" xil_pn:in_ck="-3705480393517742648" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3487727171391134975" xil_pn:start_ts="1359506289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="clocktest.lso"/>
      <outfile xil_pn:name="clocktest.ngc"/>
      <outfile xil_pn:name="clocktest.ngr"/>
      <outfile xil_pn:name="clocktest.prj"/>
      <outfile xil_pn:name="clocktest.stx"/>
      <outfile xil_pn:name="clocktest.syr"/>
      <outfile xil_pn:name="clocktest.xst"/>
      <outfile xil_pn:name="clocktest_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1341662755" xil_pn:in_ck="6944699082334934220" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119211033362550578" xil_pn:start_ts="1341662755">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1359506303" xil_pn:in_ck="3633760860646007006" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8599215857574513935" xil_pn:start_ts="1359506297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="clocktest.bld"/>
      <outfile xil_pn:name="clocktest.ngd"/>
      <outfile xil_pn:name="clocktest_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1359506313" xil_pn:in_ck="-191568234567187745" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4231579789682791685" xil_pn:start_ts="1359506303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="clocktest.pcf"/>
      <outfile xil_pn:name="clocktest_map.map"/>
      <outfile xil_pn:name="clocktest_map.mrp"/>
      <outfile xil_pn:name="clocktest_map.ncd"/>
      <outfile xil_pn:name="clocktest_map.ngm"/>
      <outfile xil_pn:name="clocktest_map.xrpt"/>
      <outfile xil_pn:name="clocktest_summary.xml"/>
      <outfile xil_pn:name="clocktest_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1359506328" xil_pn:in_ck="7264797407890142584" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1359506313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="clocktest.ncd"/>
      <outfile xil_pn:name="clocktest.pad"/>
      <outfile xil_pn:name="clocktest.par"/>
      <outfile xil_pn:name="clocktest.ptwx"/>
      <outfile xil_pn:name="clocktest.unroutes"/>
      <outfile xil_pn:name="clocktest.xpi"/>
      <outfile xil_pn:name="clocktest_pad.csv"/>
      <outfile xil_pn:name="clocktest_pad.txt"/>
      <outfile xil_pn:name="clocktest_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1359506342" xil_pn:in_ck="4733668389301905295" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1359506328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="clocktest.bgn"/>
      <outfile xil_pn:name="clocktest.bit"/>
      <outfile xil_pn:name="clocktest.drc"/>
      <outfile xil_pn:name="clocktest.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1340728195" xil_pn:in_ck="4733668389301892441" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1340728103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1359506328" xil_pn:in_ck="6689782343416625755" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-1758799009971969896" xil_pn:start_ts="1359506322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="clocktest.twr"/>
      <outfile xil_pn:name="clocktest.twx"/>
    </transform>
  </transforms>

</generated_project>
