MIG: 11:09:23 : Running synthesis.xit
MIG: 11:09:23 : ################# RUNNING MIG BATCH ###################
MIG: 11:09:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:09:23 : synp_flow:  -- synthesis_mode: Other
MIG: 11:09:23 : outputDirectory: c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:09:23 : vivado_mode: xpg_bd
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 1
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 : isPortInterface: 0
MIG: 11:09:24 :  locked false  
MIG: 11:09:24 : HDL Language: Verilog
MIG: 11:09:24 : compInfo: false
MIG: 11:09:24 : Vivado Options xc7a100t csg324 -1
MIG: 11:09:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:09:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:09:24 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:09:24 : I am in catch area
MIG: 11:09:24 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:09:36 : XML_INPUT_FILE: c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:09:36 : Component_Name: design_1_mig_7series_0_0
MIG: 11:09:36 : Moving design_1_mig_7series_0_0 ...
MIG: 11:09:36 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:09:36 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:09:37 : Running vlog_synth_rpr.xit
MIG: 11:09:37 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:09:37 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 11:09:37 : ################# RUNNING MIG BATCH ###################
MIG: 11:09:37 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:09:37 : synp_flow:  -- synthesis_mode: Other
MIG: 11:09:37 : outputDirectory: c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:09:37 : vivado_mode: xpg_bd
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 1
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 : isPortInterface: 0
MIG: 11:09:37 :  locked false  
MIG: 11:09:37 : HDL Language: Verilog
MIG: 11:09:37 : compInfo: false
MIG: 11:09:37 : Vivado Options xc7a100t csg324 -1
MIG: 11:09:37 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:09:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:09:37 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:09:37 : I am in catch area
MIG: 11:09:37 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:09:45 : XML_INPUT_FILE: c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:09:45 : Component_Name: design_1_mig_7series_0_0
MIG: 11:09:45 : Moving design_1_mig_7series_0_0 ...
MIG: 11:09:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:09:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:09:45 : Running simulation.xit
MIG: 11:09:45 : ################# RUNNING MIG BATCH ###################
MIG: 11:09:45 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:09:45 : synp_flow:  -- synthesis_mode: Other
MIG: 11:09:45 : outputDirectory: c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:09:45 : vivado_mode: xpg_bd
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 1
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 : isPortInterface: 0
MIG: 11:09:45 :  locked false  
MIG: 11:09:45 : HDL Language: Verilog
MIG: 11:09:46 : compInfo: false
MIG: 11:09:46 : Vivado Options xc7a100t csg324 -1
MIG: 11:09:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:09:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:09:46 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:09:46 : I am in catch area
MIG: 11:09:46 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:09:53 : XML_INPUT_FILE: c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:09:53 : Component_Name: design_1_mig_7series_0_0
MIG: 11:09:53 : Moving design_1_mig_7series_0_0 ...
MIG: 11:09:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:09:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:09:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:09:53 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:09:53 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 11:09:53 : ################# RUNNING MIG BATCH ###################
MIG: 11:09:53 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:09:53 : synp_flow:  -- synthesis_mode: Other
MIG: 11:09:54 : outputDirectory: c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:09:54 : vivado_mode: xpg_bd
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 1
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 : isPortInterface: 0
MIG: 11:09:54 :  locked false  
MIG: 11:09:54 : HDL Language: Verilog
MIG: 11:09:54 : compInfo: false
MIG: 11:09:54 : Vivado Options xc7a100t csg324 -1
MIG: 11:09:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:09:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:09:54 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:09:54 : I am in catch area
MIG: 11:09:54 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:10:01 : XML_INPUT_FILE: c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:10:01 : Component_Name: design_1_mig_7series_0_0
MIG: 11:10:01 : Moving design_1_mig_7series_0_0 ...
MIG: 11:10:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:10:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:10:02 : Running implementation.xit
MIG: 11:10:02 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:10:02 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 11:10:02 : ################# RUNNING MIG BATCH ###################
MIG: 11:10:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:10:02 : synp_flow:  -- synthesis_mode: Other
MIG: 11:10:02 : outputDirectory: c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:10:02 : vivado_mode: xpg_bd
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 1
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 : isPortInterface: 0
MIG: 11:10:02 :  locked false  
MIG: 11:10:02 : HDL Language: Verilog
MIG: 11:10:02 : compInfo: false
MIG: 11:10:02 : Vivado Options xc7a100t csg324 -1
MIG: 11:10:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:10:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:10:02 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:10:02 : I am in catch area
MIG: 11:10:02 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:10:10 : XML_INPUT_FILE: c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:10:10 : Component_Name: design_1_mig_7series_0_0
MIG: 11:10:10 : Moving design_1_mig_7series_0_0 ...
MIG: 11:10:10 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:10:10 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
