// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "11/20/2024 17:32:06"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ALUcontroller (
	\INPUT ,
	ALUcontrol,
	CLKb,
	CLK50M,
	Aseg_0_6,
	Aseg_0_5,
	Aseg_0_4,
	Aseg_0_3,
	Aseg_0_2,
	Aseg_0_1,
	Aseg_0_0,
	Aseg_1_6,
	Aseg_1_5,
	Aseg_1_4,
	Aseg_1_3,
	Aseg_1_2,
	Aseg_1_1,
	Aseg_1_0,
	Bseg_0_6,
	Bseg_0_5,
	Bseg_0_4,
	Bseg_0_3,
	Bseg_0_2,
	Bseg_0_1,
	Bseg_0_0,
	Bseg_1_6,
	Bseg_1_5,
	Bseg_1_4,
	Bseg_1_3,
	Bseg_1_2,
	Bseg_1_1,
	Bseg_1_0,
	Cseg_0_6,
	Cseg_0_5,
	Cseg_0_4,
	Cseg_0_3,
	Cseg_0_2,
	Cseg_0_1,
	Cseg_0_0,
	Cseg_1_6,
	Cseg_1_5,
	Cseg_1_4,
	Cseg_1_3,
	Cseg_1_2,
	Cseg_1_1,
	Cseg_1_0,
	V,
	C,
	Neg,
	Z);
input 	[7:0] \INPUT ;
input 	[1:0] ALUcontrol;
input 	CLKb;
input 	CLK50M;
output 	Aseg_0_6;
output 	Aseg_0_5;
output 	Aseg_0_4;
output 	Aseg_0_3;
output 	Aseg_0_2;
output 	Aseg_0_1;
output 	Aseg_0_0;
output 	Aseg_1_6;
output 	Aseg_1_5;
output 	Aseg_1_4;
output 	Aseg_1_3;
output 	Aseg_1_2;
output 	Aseg_1_1;
output 	Aseg_1_0;
output 	Bseg_0_6;
output 	Bseg_0_5;
output 	Bseg_0_4;
output 	Bseg_0_3;
output 	Bseg_0_2;
output 	Bseg_0_1;
output 	Bseg_0_0;
output 	Bseg_1_6;
output 	Bseg_1_5;
output 	Bseg_1_4;
output 	Bseg_1_3;
output 	Bseg_1_2;
output 	Bseg_1_1;
output 	Bseg_1_0;
output 	Cseg_0_6;
output 	Cseg_0_5;
output 	Cseg_0_4;
output 	Cseg_0_3;
output 	Cseg_0_2;
output 	Cseg_0_1;
output 	Cseg_0_0;
output 	Cseg_1_6;
output 	Cseg_1_5;
output 	Cseg_1_4;
output 	Cseg_1_3;
output 	Cseg_1_2;
output 	Cseg_1_1;
output 	Cseg_1_0;
output 	V;
output 	C;
output 	Neg;
output 	Z;

// Design Ports Information
// Aseg[0][6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aseg[0][5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aseg[0][4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aseg[0][3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aseg[0][2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aseg[0][1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aseg[0][0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aseg[1][6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aseg[1][5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aseg[1][4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aseg[1][3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aseg[1][2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aseg[1][1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aseg[1][0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bseg[0][6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bseg[0][5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bseg[0][4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bseg[0][3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bseg[0][2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bseg[0][1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bseg[0][0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bseg[1][6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bseg[1][5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bseg[1][4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bseg[1][3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bseg[1][2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bseg[1][1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bseg[1][0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cseg[0][6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cseg[0][5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cseg[0][4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cseg[0][3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cseg[0][2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cseg[0][1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cseg[0][0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cseg[1][6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cseg[1][5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cseg[1][4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cseg[1][3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cseg[1][2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cseg[1][1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cseg[1][0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Neg	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Z	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLKb	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK50M	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUcontrol[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUcontrol[0]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \Aseg[0][6]~output_o ;
wire \Aseg[0][5]~output_o ;
wire \Aseg[0][4]~output_o ;
wire \Aseg[0][3]~output_o ;
wire \Aseg[0][2]~output_o ;
wire \Aseg[0][1]~output_o ;
wire \Aseg[0][0]~output_o ;
wire \Aseg[1][6]~output_o ;
wire \Aseg[1][5]~output_o ;
wire \Aseg[1][4]~output_o ;
wire \Aseg[1][3]~output_o ;
wire \Aseg[1][2]~output_o ;
wire \Aseg[1][1]~output_o ;
wire \Aseg[1][0]~output_o ;
wire \Bseg[0][6]~output_o ;
wire \Bseg[0][5]~output_o ;
wire \Bseg[0][4]~output_o ;
wire \Bseg[0][3]~output_o ;
wire \Bseg[0][2]~output_o ;
wire \Bseg[0][1]~output_o ;
wire \Bseg[0][0]~output_o ;
wire \Bseg[1][6]~output_o ;
wire \Bseg[1][5]~output_o ;
wire \Bseg[1][4]~output_o ;
wire \Bseg[1][3]~output_o ;
wire \Bseg[1][2]~output_o ;
wire \Bseg[1][1]~output_o ;
wire \Bseg[1][0]~output_o ;
wire \Cseg[0][6]~output_o ;
wire \Cseg[0][5]~output_o ;
wire \Cseg[0][4]~output_o ;
wire \Cseg[0][3]~output_o ;
wire \Cseg[0][2]~output_o ;
wire \Cseg[0][1]~output_o ;
wire \Cseg[0][0]~output_o ;
wire \Cseg[1][6]~output_o ;
wire \Cseg[1][5]~output_o ;
wire \Cseg[1][4]~output_o ;
wire \Cseg[1][3]~output_o ;
wire \Cseg[1][2]~output_o ;
wire \Cseg[1][1]~output_o ;
wire \Cseg[1][0]~output_o ;
wire \V~output_o ;
wire \C~output_o ;
wire \Neg~output_o ;
wire \Z~output_o ;
wire \CLK50M~input_o ;
wire \CLK50M~inputclkctrl_outclk ;
wire \CLKb~input_o ;
wire \clkdeb|COUNT[0]~16_combout ;
wire \clkdeb|LessThan0~2_combout ;
wire \clkdeb|LessThan0~0_combout ;
wire \clkdeb|LessThan0~1_combout ;
wire \clkdeb|t_r~0_combout ;
wire \clkdeb|t_r~combout ;
wire \clkdeb|COUNT[0]~17 ;
wire \clkdeb|COUNT[1]~18_combout ;
wire \clkdeb|COUNT[1]~19 ;
wire \clkdeb|COUNT[2]~20_combout ;
wire \clkdeb|COUNT[2]~21 ;
wire \clkdeb|COUNT[3]~22_combout ;
wire \clkdeb|COUNT[3]~23 ;
wire \clkdeb|COUNT[4]~24_combout ;
wire \clkdeb|COUNT[4]~25 ;
wire \clkdeb|COUNT[5]~26_combout ;
wire \clkdeb|COUNT[5]~27 ;
wire \clkdeb|COUNT[6]~28_combout ;
wire \clkdeb|COUNT[6]~29 ;
wire \clkdeb|COUNT[7]~30_combout ;
wire \clkdeb|COUNT[7]~31 ;
wire \clkdeb|COUNT[8]~32_combout ;
wire \clkdeb|COUNT[8]~33 ;
wire \clkdeb|COUNT[9]~34_combout ;
wire \clkdeb|COUNT[9]~35 ;
wire \clkdeb|COUNT[10]~36_combout ;
wire \clkdeb|COUNT[10]~37 ;
wire \clkdeb|COUNT[11]~38_combout ;
wire \clkdeb|COUNT[11]~39 ;
wire \clkdeb|COUNT[12]~40_combout ;
wire \clkdeb|COUNT[12]~41 ;
wire \clkdeb|COUNT[13]~42_combout ;
wire \clkdeb|COUNT[13]~43 ;
wire \clkdeb|COUNT[14]~44_combout ;
wire \clkdeb|COUNT[14]~45 ;
wire \clkdeb|COUNT[15]~46_combout ;
wire \clkdeb|LessThan0~3_combout ;
wire \clkdeb|A~0_combout ;
wire \clkdeb|A~feeder_combout ;
wire \clkdeb|A~q ;
wire \clkdeb|A~clkctrl_outclk ;
wire \INPUT[2]~input_o ;
wire \_cont|current_step.STEP1~0_combout ;
wire \_cont|current_step.STEP1~q ;
wire \INPUT[3]~input_o ;
wire \INPUT[0]~input_o ;
wire \INPUT[1]~input_o ;
wire \hexA0|S~0_combout ;
wire \hexA0|S~1_combout ;
wire \hexA0|S~2_combout ;
wire \hexA0|S~3_combout ;
wire \hexA0|S~4_combout ;
wire \hexA0|S~5_combout ;
wire \hexA0|S~6_combout ;
wire \INPUT[7]~input_o ;
wire \INPUT[6]~input_o ;
wire \INPUT[4]~input_o ;
wire \INPUT[5]~input_o ;
wire \hexA1|S~0_combout ;
wire \hexA1|S~1_combout ;
wire \hexA1|S~2_combout ;
wire \hexA1|S~3_combout ;
wire \hexA1|S~4_combout ;
wire \hexA1|S~5_combout ;
wire \hexA1|S~6_combout ;
wire \hexB0|S~0_combout ;
wire \hexB0|S~1_combout ;
wire \hexB0|S~2_combout ;
wire \hexB0|S~3_combout ;
wire \hexB0|S~4_combout ;
wire \hexB0|S~5_combout ;
wire \hexB0|S~6_combout ;
wire \hexB1|S~0_combout ;
wire \hexB1|S~1_combout ;
wire \hexB1|S~2_combout ;
wire \hexB1|S~3_combout ;
wire \hexB1|S~4_combout ;
wire \hexB1|S~5_combout ;
wire \hexB1|S~6_combout ;
wire \ALUcontrol[1]~input_o ;
wire \ALUcontrol[0]~input_o ;
wire \_ALU|Add0~10_combout ;
wire \_ALU|Add0~11_combout ;
wire \_ALU|Add0~1_combout ;
wire \_ALU|Add0~2_combout ;
wire \_ALU|Add0~4_cout ;
wire \_ALU|Add0~6 ;
wire \_ALU|Add0~8 ;
wire \_ALU|Add0~12_combout ;
wire \_ALU|Add0~14_combout ;
wire \_ALU|Add0~16_combout ;
wire \_ALU|Add0~13 ;
wire \_ALU|Add0~17_combout ;
wire \_ALU|Add0~15_combout ;
wire \_ALU|Add0~19_combout ;
wire \_ALU|Add0~5_combout ;
wire \_ALU|Add0~20_combout ;
wire \_ALU|Add0~21_combout ;
wire \_ALU|Add0~7_combout ;
wire \_ALU|Add0~0_combout ;
wire \_ALU|Add0~9_combout ;
wire \hexC0|S~0_combout ;
wire \hexC0|S~1_combout ;
wire \hexC0|S~2_combout ;
wire \hexC0|S~3_combout ;
wire \hexC0|S~4_combout ;
wire \hexC0|S~5_combout ;
wire \hexC0|S~6_combout ;
wire \_ALU|Add0~22_combout ;
wire \_ALU|Add0~23_combout ;
wire \_ALU|Add0~24_combout ;
wire \_ALU|Add0~18 ;
wire \_ALU|Add0~26 ;
wire \_ALU|Add0~27_combout ;
wire \_ALU|Add0~29_combout ;
wire \_ALU|Add0~35_combout ;
wire \_ALU|xn_out~0_combout ;
wire \_ALU|Add0~31_combout ;
wire \_ALU|Add0~28 ;
wire \_ALU|Add0~33 ;
wire \_ALU|Add0~36_combout ;
wire \_ALU|Add0~38_combout ;
wire \_ALU|Add0~39_combout ;
wire \_ALU|Add0~25_combout ;
wire \_ALU|Add0~40_combout ;
wire \_ALU|Add0~32_combout ;
wire \_ALU|Add0~30_combout ;
wire \_ALU|Add0~34_combout ;
wire \hexC1|S~0_combout ;
wire \hexC1|S~1_combout ;
wire \hexC1|S~2_combout ;
wire \hexC1|S~3_combout ;
wire \hexC1|S~4_combout ;
wire \hexC1|S~5_combout ;
wire \hexC1|S~6_combout ;
wire \_ALU|V~0_combout ;
wire \_ALU|Add0~37 ;
wire \_ALU|Add0~41_combout ;
wire \_ALU|Add0~43_combout ;
wire \_ALU|Equal0~0_combout ;
wire \_ALU|Equal0~1_combout ;
wire \_ALU|Equal0~2_combout ;
wire [15:0] \clkdeb|COUNT ;
wire [3:0] \statusreg|Q ;
wire [7:0] \Areg|Q ;
wire [7:0] \Creg|Q ;
wire [1:0] \ALUreg|Q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \Aseg[0][6]~output (
	.i(!\hexA0|S~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aseg[0][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aseg[0][6]~output .bus_hold = "false";
defparam \Aseg[0][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \Aseg[0][5]~output (
	.i(!\hexA0|S~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aseg[0][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aseg[0][5]~output .bus_hold = "false";
defparam \Aseg[0][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \Aseg[0][4]~output (
	.i(!\hexA0|S~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aseg[0][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aseg[0][4]~output .bus_hold = "false";
defparam \Aseg[0][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \Aseg[0][3]~output (
	.i(!\hexA0|S~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aseg[0][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aseg[0][3]~output .bus_hold = "false";
defparam \Aseg[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \Aseg[0][2]~output (
	.i(!\hexA0|S~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aseg[0][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aseg[0][2]~output .bus_hold = "false";
defparam \Aseg[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \Aseg[0][1]~output (
	.i(!\hexA0|S~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aseg[0][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aseg[0][1]~output .bus_hold = "false";
defparam \Aseg[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \Aseg[0][0]~output (
	.i(!\hexA0|S~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aseg[0][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aseg[0][0]~output .bus_hold = "false";
defparam \Aseg[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \Aseg[1][6]~output (
	.i(!\hexA1|S~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aseg[1][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aseg[1][6]~output .bus_hold = "false";
defparam \Aseg[1][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \Aseg[1][5]~output (
	.i(!\hexA1|S~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aseg[1][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aseg[1][5]~output .bus_hold = "false";
defparam \Aseg[1][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \Aseg[1][4]~output (
	.i(!\hexA1|S~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aseg[1][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aseg[1][4]~output .bus_hold = "false";
defparam \Aseg[1][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \Aseg[1][3]~output (
	.i(!\hexA1|S~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aseg[1][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aseg[1][3]~output .bus_hold = "false";
defparam \Aseg[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \Aseg[1][2]~output (
	.i(!\hexA1|S~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aseg[1][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aseg[1][2]~output .bus_hold = "false";
defparam \Aseg[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \Aseg[1][1]~output (
	.i(!\hexA1|S~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aseg[1][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aseg[1][1]~output .bus_hold = "false";
defparam \Aseg[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \Aseg[1][0]~output (
	.i(!\hexA1|S~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aseg[1][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aseg[1][0]~output .bus_hold = "false";
defparam \Aseg[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \Bseg[0][6]~output (
	.i(!\hexB0|S~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bseg[0][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bseg[0][6]~output .bus_hold = "false";
defparam \Bseg[0][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \Bseg[0][5]~output (
	.i(!\hexB0|S~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bseg[0][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bseg[0][5]~output .bus_hold = "false";
defparam \Bseg[0][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \Bseg[0][4]~output (
	.i(!\hexB0|S~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bseg[0][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bseg[0][4]~output .bus_hold = "false";
defparam \Bseg[0][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \Bseg[0][3]~output (
	.i(!\hexB0|S~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bseg[0][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bseg[0][3]~output .bus_hold = "false";
defparam \Bseg[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \Bseg[0][2]~output (
	.i(!\hexB0|S~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bseg[0][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bseg[0][2]~output .bus_hold = "false";
defparam \Bseg[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \Bseg[0][1]~output (
	.i(!\hexB0|S~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bseg[0][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bseg[0][1]~output .bus_hold = "false";
defparam \Bseg[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \Bseg[0][0]~output (
	.i(!\hexB0|S~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bseg[0][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bseg[0][0]~output .bus_hold = "false";
defparam \Bseg[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \Bseg[1][6]~output (
	.i(!\hexB1|S~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bseg[1][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bseg[1][6]~output .bus_hold = "false";
defparam \Bseg[1][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \Bseg[1][5]~output (
	.i(!\hexB1|S~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bseg[1][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bseg[1][5]~output .bus_hold = "false";
defparam \Bseg[1][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \Bseg[1][4]~output (
	.i(!\hexB1|S~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bseg[1][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bseg[1][4]~output .bus_hold = "false";
defparam \Bseg[1][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \Bseg[1][3]~output (
	.i(!\hexB1|S~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bseg[1][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bseg[1][3]~output .bus_hold = "false";
defparam \Bseg[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \Bseg[1][2]~output (
	.i(!\hexB1|S~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bseg[1][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bseg[1][2]~output .bus_hold = "false";
defparam \Bseg[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \Bseg[1][1]~output (
	.i(!\hexB1|S~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bseg[1][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bseg[1][1]~output .bus_hold = "false";
defparam \Bseg[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \Bseg[1][0]~output (
	.i(!\hexB1|S~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bseg[1][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bseg[1][0]~output .bus_hold = "false";
defparam \Bseg[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \Cseg[0][6]~output (
	.i(!\hexC0|S~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cseg[0][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cseg[0][6]~output .bus_hold = "false";
defparam \Cseg[0][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \Cseg[0][5]~output (
	.i(!\hexC0|S~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cseg[0][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cseg[0][5]~output .bus_hold = "false";
defparam \Cseg[0][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \Cseg[0][4]~output (
	.i(!\hexC0|S~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cseg[0][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cseg[0][4]~output .bus_hold = "false";
defparam \Cseg[0][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \Cseg[0][3]~output (
	.i(!\hexC0|S~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cseg[0][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cseg[0][3]~output .bus_hold = "false";
defparam \Cseg[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \Cseg[0][2]~output (
	.i(!\hexC0|S~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cseg[0][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cseg[0][2]~output .bus_hold = "false";
defparam \Cseg[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \Cseg[0][1]~output (
	.i(!\hexC0|S~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cseg[0][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cseg[0][1]~output .bus_hold = "false";
defparam \Cseg[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \Cseg[0][0]~output (
	.i(!\hexC0|S~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cseg[0][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cseg[0][0]~output .bus_hold = "false";
defparam \Cseg[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \Cseg[1][6]~output (
	.i(!\hexC1|S~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cseg[1][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cseg[1][6]~output .bus_hold = "false";
defparam \Cseg[1][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \Cseg[1][5]~output (
	.i(!\hexC1|S~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cseg[1][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cseg[1][5]~output .bus_hold = "false";
defparam \Cseg[1][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \Cseg[1][4]~output (
	.i(!\hexC1|S~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cseg[1][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cseg[1][4]~output .bus_hold = "false";
defparam \Cseg[1][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \Cseg[1][3]~output (
	.i(!\hexC1|S~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cseg[1][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cseg[1][3]~output .bus_hold = "false";
defparam \Cseg[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \Cseg[1][2]~output (
	.i(!\hexC1|S~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cseg[1][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cseg[1][2]~output .bus_hold = "false";
defparam \Cseg[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \Cseg[1][1]~output (
	.i(!\hexC1|S~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cseg[1][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cseg[1][1]~output .bus_hold = "false";
defparam \Cseg[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \Cseg[1][0]~output (
	.i(!\hexC1|S~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cseg[1][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cseg[1][0]~output .bus_hold = "false";
defparam \Cseg[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \V~output (
	.i(\statusreg|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\V~output_o ),
	.obar());
// synopsys translate_off
defparam \V~output .bus_hold = "false";
defparam \V~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \C~output (
	.i(\statusreg|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C~output_o ),
	.obar());
// synopsys translate_off
defparam \C~output .bus_hold = "false";
defparam \C~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \Neg~output (
	.i(\statusreg|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Neg~output_o ),
	.obar());
// synopsys translate_off
defparam \Neg~output .bus_hold = "false";
defparam \Neg~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \Z~output (
	.i(\statusreg|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Z~output_o ),
	.obar());
// synopsys translate_off
defparam \Z~output .bus_hold = "false";
defparam \Z~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \CLK50M~input (
	.i(CLK50M),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLK50M~input_o ));
// synopsys translate_off
defparam \CLK50M~input .bus_hold = "false";
defparam \CLK50M~input .listen_to_nsleep_signal = "false";
defparam \CLK50M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \CLK50M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK50M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK50M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK50M~inputclkctrl .clock_type = "global clock";
defparam \CLK50M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \CLKb~input (
	.i(CLKb),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLKb~input_o ));
// synopsys translate_off
defparam \CLKb~input .bus_hold = "false";
defparam \CLKb~input .listen_to_nsleep_signal = "false";
defparam \CLKb~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N0
fiftyfivenm_lcell_comb \clkdeb|COUNT[0]~16 (
// Equation(s):
// \clkdeb|COUNT[0]~16_combout  = \clkdeb|COUNT [0] $ (VCC)
// \clkdeb|COUNT[0]~17  = CARRY(\clkdeb|COUNT [0])

	.dataa(gnd),
	.datab(\clkdeb|COUNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clkdeb|COUNT[0]~16_combout ),
	.cout(\clkdeb|COUNT[0]~17 ));
// synopsys translate_off
defparam \clkdeb|COUNT[0]~16 .lut_mask = 16'h33CC;
defparam \clkdeb|COUNT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N8
fiftyfivenm_lcell_comb \clkdeb|LessThan0~2 (
// Equation(s):
// \clkdeb|LessThan0~2_combout  = (!\clkdeb|COUNT [10] & (!\clkdeb|COUNT [12] & (!\clkdeb|COUNT [11] & !\clkdeb|COUNT [13])))

	.dataa(\clkdeb|COUNT [10]),
	.datab(\clkdeb|COUNT [12]),
	.datac(\clkdeb|COUNT [11]),
	.datad(\clkdeb|COUNT [13]),
	.cin(gnd),
	.combout(\clkdeb|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clkdeb|LessThan0~2 .lut_mask = 16'h0001;
defparam \clkdeb|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N28
fiftyfivenm_lcell_comb \clkdeb|LessThan0~0 (
// Equation(s):
// \clkdeb|LessThan0~0_combout  = ((!\clkdeb|COUNT [5] & (!\clkdeb|COUNT [7] & !\clkdeb|COUNT [4]))) # (!\clkdeb|COUNT [8])

	.dataa(\clkdeb|COUNT [8]),
	.datab(\clkdeb|COUNT [5]),
	.datac(\clkdeb|COUNT [7]),
	.datad(\clkdeb|COUNT [4]),
	.cin(gnd),
	.combout(\clkdeb|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clkdeb|LessThan0~0 .lut_mask = 16'h5557;
defparam \clkdeb|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N10
fiftyfivenm_lcell_comb \clkdeb|LessThan0~1 (
// Equation(s):
// \clkdeb|LessThan0~1_combout  = ((\clkdeb|LessThan0~0_combout ) # ((!\clkdeb|COUNT [6] & !\clkdeb|COUNT [7]))) # (!\clkdeb|COUNT [9])

	.dataa(\clkdeb|COUNT [9]),
	.datab(\clkdeb|COUNT [6]),
	.datac(\clkdeb|COUNT [7]),
	.datad(\clkdeb|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\clkdeb|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clkdeb|LessThan0~1 .lut_mask = 16'hFF57;
defparam \clkdeb|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N22
fiftyfivenm_lcell_comb \clkdeb|t_r~0 (
// Equation(s):
// \clkdeb|t_r~0_combout  = (\clkdeb|COUNT [15] & ((!\clkdeb|LessThan0~1_combout ) # (!\clkdeb|LessThan0~2_combout )))

	.dataa(\clkdeb|COUNT [15]),
	.datab(gnd),
	.datac(\clkdeb|LessThan0~2_combout ),
	.datad(\clkdeb|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\clkdeb|t_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \clkdeb|t_r~0 .lut_mask = 16'h0AAA;
defparam \clkdeb|t_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N12
fiftyfivenm_lcell_comb \clkdeb|t_r (
// Equation(s):
// \clkdeb|t_r~combout  = (\clkdeb|COUNT [14] & ((\clkdeb|t_r~0_combout ) # (\CLKb~input_o  $ (!\clkdeb|A~q )))) # (!\clkdeb|COUNT [14] & (\CLKb~input_o  $ (((!\clkdeb|A~q )))))

	.dataa(\CLKb~input_o ),
	.datab(\clkdeb|COUNT [14]),
	.datac(\clkdeb|t_r~0_combout ),
	.datad(\clkdeb|A~q ),
	.cin(gnd),
	.combout(\clkdeb|t_r~combout ),
	.cout());
// synopsys translate_off
defparam \clkdeb|t_r .lut_mask = 16'hEAD5;
defparam \clkdeb|t_r .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N1
dffeas \clkdeb|COUNT[0] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(\clkdeb|COUNT[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[0] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N2
fiftyfivenm_lcell_comb \clkdeb|COUNT[1]~18 (
// Equation(s):
// \clkdeb|COUNT[1]~18_combout  = (\clkdeb|COUNT [1] & (!\clkdeb|COUNT[0]~17 )) # (!\clkdeb|COUNT [1] & ((\clkdeb|COUNT[0]~17 ) # (GND)))
// \clkdeb|COUNT[1]~19  = CARRY((!\clkdeb|COUNT[0]~17 ) # (!\clkdeb|COUNT [1]))

	.dataa(gnd),
	.datab(\clkdeb|COUNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkdeb|COUNT[0]~17 ),
	.combout(\clkdeb|COUNT[1]~18_combout ),
	.cout(\clkdeb|COUNT[1]~19 ));
// synopsys translate_off
defparam \clkdeb|COUNT[1]~18 .lut_mask = 16'h3C3F;
defparam \clkdeb|COUNT[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y45_N3
dffeas \clkdeb|COUNT[1] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(\clkdeb|COUNT[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[1] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N4
fiftyfivenm_lcell_comb \clkdeb|COUNT[2]~20 (
// Equation(s):
// \clkdeb|COUNT[2]~20_combout  = (\clkdeb|COUNT [2] & (\clkdeb|COUNT[1]~19  $ (GND))) # (!\clkdeb|COUNT [2] & (!\clkdeb|COUNT[1]~19  & VCC))
// \clkdeb|COUNT[2]~21  = CARRY((\clkdeb|COUNT [2] & !\clkdeb|COUNT[1]~19 ))

	.dataa(gnd),
	.datab(\clkdeb|COUNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkdeb|COUNT[1]~19 ),
	.combout(\clkdeb|COUNT[2]~20_combout ),
	.cout(\clkdeb|COUNT[2]~21 ));
// synopsys translate_off
defparam \clkdeb|COUNT[2]~20 .lut_mask = 16'hC30C;
defparam \clkdeb|COUNT[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y45_N5
dffeas \clkdeb|COUNT[2] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(\clkdeb|COUNT[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[2] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N6
fiftyfivenm_lcell_comb \clkdeb|COUNT[3]~22 (
// Equation(s):
// \clkdeb|COUNT[3]~22_combout  = (\clkdeb|COUNT [3] & (!\clkdeb|COUNT[2]~21 )) # (!\clkdeb|COUNT [3] & ((\clkdeb|COUNT[2]~21 ) # (GND)))
// \clkdeb|COUNT[3]~23  = CARRY((!\clkdeb|COUNT[2]~21 ) # (!\clkdeb|COUNT [3]))

	.dataa(\clkdeb|COUNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkdeb|COUNT[2]~21 ),
	.combout(\clkdeb|COUNT[3]~22_combout ),
	.cout(\clkdeb|COUNT[3]~23 ));
// synopsys translate_off
defparam \clkdeb|COUNT[3]~22 .lut_mask = 16'h5A5F;
defparam \clkdeb|COUNT[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y45_N7
dffeas \clkdeb|COUNT[3] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(\clkdeb|COUNT[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[3] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N8
fiftyfivenm_lcell_comb \clkdeb|COUNT[4]~24 (
// Equation(s):
// \clkdeb|COUNT[4]~24_combout  = (\clkdeb|COUNT [4] & (\clkdeb|COUNT[3]~23  $ (GND))) # (!\clkdeb|COUNT [4] & (!\clkdeb|COUNT[3]~23  & VCC))
// \clkdeb|COUNT[4]~25  = CARRY((\clkdeb|COUNT [4] & !\clkdeb|COUNT[3]~23 ))

	.dataa(gnd),
	.datab(\clkdeb|COUNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkdeb|COUNT[3]~23 ),
	.combout(\clkdeb|COUNT[4]~24_combout ),
	.cout(\clkdeb|COUNT[4]~25 ));
// synopsys translate_off
defparam \clkdeb|COUNT[4]~24 .lut_mask = 16'hC30C;
defparam \clkdeb|COUNT[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y45_N9
dffeas \clkdeb|COUNT[4] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(\clkdeb|COUNT[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[4] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N10
fiftyfivenm_lcell_comb \clkdeb|COUNT[5]~26 (
// Equation(s):
// \clkdeb|COUNT[5]~26_combout  = (\clkdeb|COUNT [5] & (!\clkdeb|COUNT[4]~25 )) # (!\clkdeb|COUNT [5] & ((\clkdeb|COUNT[4]~25 ) # (GND)))
// \clkdeb|COUNT[5]~27  = CARRY((!\clkdeb|COUNT[4]~25 ) # (!\clkdeb|COUNT [5]))

	.dataa(\clkdeb|COUNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkdeb|COUNT[4]~25 ),
	.combout(\clkdeb|COUNT[5]~26_combout ),
	.cout(\clkdeb|COUNT[5]~27 ));
// synopsys translate_off
defparam \clkdeb|COUNT[5]~26 .lut_mask = 16'h5A5F;
defparam \clkdeb|COUNT[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y45_N11
dffeas \clkdeb|COUNT[5] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(\clkdeb|COUNT[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[5] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N12
fiftyfivenm_lcell_comb \clkdeb|COUNT[6]~28 (
// Equation(s):
// \clkdeb|COUNT[6]~28_combout  = (\clkdeb|COUNT [6] & (\clkdeb|COUNT[5]~27  $ (GND))) # (!\clkdeb|COUNT [6] & (!\clkdeb|COUNT[5]~27  & VCC))
// \clkdeb|COUNT[6]~29  = CARRY((\clkdeb|COUNT [6] & !\clkdeb|COUNT[5]~27 ))

	.dataa(\clkdeb|COUNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkdeb|COUNT[5]~27 ),
	.combout(\clkdeb|COUNT[6]~28_combout ),
	.cout(\clkdeb|COUNT[6]~29 ));
// synopsys translate_off
defparam \clkdeb|COUNT[6]~28 .lut_mask = 16'hA50A;
defparam \clkdeb|COUNT[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y45_N15
dffeas \clkdeb|COUNT[6] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clkdeb|COUNT[6]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[6] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N14
fiftyfivenm_lcell_comb \clkdeb|COUNT[7]~30 (
// Equation(s):
// \clkdeb|COUNT[7]~30_combout  = (\clkdeb|COUNT [7] & (!\clkdeb|COUNT[6]~29 )) # (!\clkdeb|COUNT [7] & ((\clkdeb|COUNT[6]~29 ) # (GND)))
// \clkdeb|COUNT[7]~31  = CARRY((!\clkdeb|COUNT[6]~29 ) # (!\clkdeb|COUNT [7]))

	.dataa(gnd),
	.datab(\clkdeb|COUNT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkdeb|COUNT[6]~29 ),
	.combout(\clkdeb|COUNT[7]~30_combout ),
	.cout(\clkdeb|COUNT[7]~31 ));
// synopsys translate_off
defparam \clkdeb|COUNT[7]~30 .lut_mask = 16'h3C3F;
defparam \clkdeb|COUNT[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y45_N15
dffeas \clkdeb|COUNT[7] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(\clkdeb|COUNT[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[7] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N16
fiftyfivenm_lcell_comb \clkdeb|COUNT[8]~32 (
// Equation(s):
// \clkdeb|COUNT[8]~32_combout  = (\clkdeb|COUNT [8] & (\clkdeb|COUNT[7]~31  $ (GND))) # (!\clkdeb|COUNT [8] & (!\clkdeb|COUNT[7]~31  & VCC))
// \clkdeb|COUNT[8]~33  = CARRY((\clkdeb|COUNT [8] & !\clkdeb|COUNT[7]~31 ))

	.dataa(gnd),
	.datab(\clkdeb|COUNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkdeb|COUNT[7]~31 ),
	.combout(\clkdeb|COUNT[8]~32_combout ),
	.cout(\clkdeb|COUNT[8]~33 ));
// synopsys translate_off
defparam \clkdeb|COUNT[8]~32 .lut_mask = 16'hC30C;
defparam \clkdeb|COUNT[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y45_N7
dffeas \clkdeb|COUNT[8] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clkdeb|COUNT[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[8] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N18
fiftyfivenm_lcell_comb \clkdeb|COUNT[9]~34 (
// Equation(s):
// \clkdeb|COUNT[9]~34_combout  = (\clkdeb|COUNT [9] & (!\clkdeb|COUNT[8]~33 )) # (!\clkdeb|COUNT [9] & ((\clkdeb|COUNT[8]~33 ) # (GND)))
// \clkdeb|COUNT[9]~35  = CARRY((!\clkdeb|COUNT[8]~33 ) # (!\clkdeb|COUNT [9]))

	.dataa(\clkdeb|COUNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkdeb|COUNT[8]~33 ),
	.combout(\clkdeb|COUNT[9]~34_combout ),
	.cout(\clkdeb|COUNT[9]~35 ));
// synopsys translate_off
defparam \clkdeb|COUNT[9]~34 .lut_mask = 16'h5A5F;
defparam \clkdeb|COUNT[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y45_N27
dffeas \clkdeb|COUNT[9] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clkdeb|COUNT[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[9] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N20
fiftyfivenm_lcell_comb \clkdeb|COUNT[10]~36 (
// Equation(s):
// \clkdeb|COUNT[10]~36_combout  = (\clkdeb|COUNT [10] & (\clkdeb|COUNT[9]~35  $ (GND))) # (!\clkdeb|COUNT [10] & (!\clkdeb|COUNT[9]~35  & VCC))
// \clkdeb|COUNT[10]~37  = CARRY((\clkdeb|COUNT [10] & !\clkdeb|COUNT[9]~35 ))

	.dataa(gnd),
	.datab(\clkdeb|COUNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkdeb|COUNT[9]~35 ),
	.combout(\clkdeb|COUNT[10]~36_combout ),
	.cout(\clkdeb|COUNT[10]~37 ));
// synopsys translate_off
defparam \clkdeb|COUNT[10]~36 .lut_mask = 16'hC30C;
defparam \clkdeb|COUNT[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y45_N21
dffeas \clkdeb|COUNT[10] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(\clkdeb|COUNT[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[10] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N22
fiftyfivenm_lcell_comb \clkdeb|COUNT[11]~38 (
// Equation(s):
// \clkdeb|COUNT[11]~38_combout  = (\clkdeb|COUNT [11] & (!\clkdeb|COUNT[10]~37 )) # (!\clkdeb|COUNT [11] & ((\clkdeb|COUNT[10]~37 ) # (GND)))
// \clkdeb|COUNT[11]~39  = CARRY((!\clkdeb|COUNT[10]~37 ) # (!\clkdeb|COUNT [11]))

	.dataa(\clkdeb|COUNT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkdeb|COUNT[10]~37 ),
	.combout(\clkdeb|COUNT[11]~38_combout ),
	.cout(\clkdeb|COUNT[11]~39 ));
// synopsys translate_off
defparam \clkdeb|COUNT[11]~38 .lut_mask = 16'h5A5F;
defparam \clkdeb|COUNT[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y45_N23
dffeas \clkdeb|COUNT[11] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(\clkdeb|COUNT[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[11] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N24
fiftyfivenm_lcell_comb \clkdeb|COUNT[12]~40 (
// Equation(s):
// \clkdeb|COUNT[12]~40_combout  = (\clkdeb|COUNT [12] & (\clkdeb|COUNT[11]~39  $ (GND))) # (!\clkdeb|COUNT [12] & (!\clkdeb|COUNT[11]~39  & VCC))
// \clkdeb|COUNT[12]~41  = CARRY((\clkdeb|COUNT [12] & !\clkdeb|COUNT[11]~39 ))

	.dataa(gnd),
	.datab(\clkdeb|COUNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkdeb|COUNT[11]~39 ),
	.combout(\clkdeb|COUNT[12]~40_combout ),
	.cout(\clkdeb|COUNT[12]~41 ));
// synopsys translate_off
defparam \clkdeb|COUNT[12]~40 .lut_mask = 16'hC30C;
defparam \clkdeb|COUNT[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y45_N25
dffeas \clkdeb|COUNT[12] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(\clkdeb|COUNT[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[12] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N26
fiftyfivenm_lcell_comb \clkdeb|COUNT[13]~42 (
// Equation(s):
// \clkdeb|COUNT[13]~42_combout  = (\clkdeb|COUNT [13] & (!\clkdeb|COUNT[12]~41 )) # (!\clkdeb|COUNT [13] & ((\clkdeb|COUNT[12]~41 ) # (GND)))
// \clkdeb|COUNT[13]~43  = CARRY((!\clkdeb|COUNT[12]~41 ) # (!\clkdeb|COUNT [13]))

	.dataa(\clkdeb|COUNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkdeb|COUNT[12]~41 ),
	.combout(\clkdeb|COUNT[13]~42_combout ),
	.cout(\clkdeb|COUNT[13]~43 ));
// synopsys translate_off
defparam \clkdeb|COUNT[13]~42 .lut_mask = 16'h5A5F;
defparam \clkdeb|COUNT[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y45_N27
dffeas \clkdeb|COUNT[13] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(\clkdeb|COUNT[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[13] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N28
fiftyfivenm_lcell_comb \clkdeb|COUNT[14]~44 (
// Equation(s):
// \clkdeb|COUNT[14]~44_combout  = (\clkdeb|COUNT [14] & (\clkdeb|COUNT[13]~43  $ (GND))) # (!\clkdeb|COUNT [14] & (!\clkdeb|COUNT[13]~43  & VCC))
// \clkdeb|COUNT[14]~45  = CARRY((\clkdeb|COUNT [14] & !\clkdeb|COUNT[13]~43 ))

	.dataa(gnd),
	.datab(\clkdeb|COUNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clkdeb|COUNT[13]~43 ),
	.combout(\clkdeb|COUNT[14]~44_combout ),
	.cout(\clkdeb|COUNT[14]~45 ));
// synopsys translate_off
defparam \clkdeb|COUNT[14]~44 .lut_mask = 16'hC30C;
defparam \clkdeb|COUNT[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y45_N29
dffeas \clkdeb|COUNT[14] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(\clkdeb|COUNT[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[14] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N30
fiftyfivenm_lcell_comb \clkdeb|COUNT[15]~46 (
// Equation(s):
// \clkdeb|COUNT[15]~46_combout  = \clkdeb|COUNT [15] $ (\clkdeb|COUNT[14]~45 )

	.dataa(\clkdeb|COUNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clkdeb|COUNT[14]~45 ),
	.combout(\clkdeb|COUNT[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \clkdeb|COUNT[15]~46 .lut_mask = 16'h5A5A;
defparam \clkdeb|COUNT[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y45_N31
dffeas \clkdeb|COUNT[15] (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(\clkdeb|COUNT[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkdeb|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|COUNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|COUNT[15] .is_wysiwyg = "true";
defparam \clkdeb|COUNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N30
fiftyfivenm_lcell_comb \clkdeb|LessThan0~3 (
// Equation(s):
// \clkdeb|LessThan0~3_combout  = (((\clkdeb|LessThan0~2_combout  & \clkdeb|LessThan0~1_combout )) # (!\clkdeb|COUNT [14])) # (!\clkdeb|COUNT [15])

	.dataa(\clkdeb|COUNT [15]),
	.datab(\clkdeb|COUNT [14]),
	.datac(\clkdeb|LessThan0~2_combout ),
	.datad(\clkdeb|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\clkdeb|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clkdeb|LessThan0~3 .lut_mask = 16'hF777;
defparam \clkdeb|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N20
fiftyfivenm_lcell_comb \clkdeb|A~0 (
// Equation(s):
// \clkdeb|A~0_combout  = (\clkdeb|LessThan0~3_combout  & ((\clkdeb|A~q ))) # (!\clkdeb|LessThan0~3_combout  & (\CLKb~input_o ))

	.dataa(gnd),
	.datab(\CLKb~input_o ),
	.datac(\clkdeb|LessThan0~3_combout ),
	.datad(\clkdeb|A~q ),
	.cin(gnd),
	.combout(\clkdeb|A~0_combout ),
	.cout());
// synopsys translate_off
defparam \clkdeb|A~0 .lut_mask = 16'hFC0C;
defparam \clkdeb|A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y45_N0
fiftyfivenm_lcell_comb \clkdeb|A~feeder (
// Equation(s):
// \clkdeb|A~feeder_combout  = \clkdeb|A~0_combout 

	.dataa(gnd),
	.datab(\clkdeb|A~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clkdeb|A~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clkdeb|A~feeder .lut_mask = 16'hCCCC;
defparam \clkdeb|A~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y45_N1
dffeas \clkdeb|A (
	.clk(\CLK50M~inputclkctrl_outclk ),
	.d(\clkdeb|A~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkdeb|A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkdeb|A .is_wysiwyg = "true";
defparam \clkdeb|A .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
fiftyfivenm_clkctrl \clkdeb|A~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clkdeb|A~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clkdeb|A~clkctrl_outclk ));
// synopsys translate_off
defparam \clkdeb|A~clkctrl .clock_type = "global clock";
defparam \clkdeb|A~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \INPUT[2]~input (
	.i(\INPUT [2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\INPUT[2]~input_o ));
// synopsys translate_off
defparam \INPUT[2]~input .bus_hold = "false";
defparam \INPUT[2]~input .listen_to_nsleep_signal = "false";
defparam \INPUT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N20
fiftyfivenm_lcell_comb \_cont|current_step.STEP1~0 (
// Equation(s):
// \_cont|current_step.STEP1~0_combout  = !\_cont|current_step.STEP1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_cont|current_step.STEP1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_cont|current_step.STEP1~0_combout ),
	.cout());
// synopsys translate_off
defparam \_cont|current_step.STEP1~0 .lut_mask = 16'h0F0F;
defparam \_cont|current_step.STEP1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N21
dffeas \_cont|current_step.STEP1 (
	.clk(\clkdeb|A~clkctrl_outclk ),
	.d(\_cont|current_step.STEP1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_cont|current_step.STEP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_cont|current_step.STEP1 .is_wysiwyg = "true";
defparam \_cont|current_step.STEP1 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y47_N31
dffeas \Areg|Q[2] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[2] .is_wysiwyg = "true";
defparam \Areg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \INPUT[3]~input (
	.i(\INPUT [3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\INPUT[3]~input_o ));
// synopsys translate_off
defparam \INPUT[3]~input .bus_hold = "false";
defparam \INPUT[3]~input .listen_to_nsleep_signal = "false";
defparam \INPUT[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y47_N5
dffeas \Areg|Q[3] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[3] .is_wysiwyg = "true";
defparam \Areg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \INPUT[0]~input (
	.i(\INPUT [0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\INPUT[0]~input_o ));
// synopsys translate_off
defparam \INPUT[0]~input .bus_hold = "false";
defparam \INPUT[0]~input .listen_to_nsleep_signal = "false";
defparam \INPUT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y47_N27
dffeas \Areg|Q[0] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[0] .is_wysiwyg = "true";
defparam \Areg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \INPUT[1]~input (
	.i(\INPUT [1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\INPUT[1]~input_o ));
// synopsys translate_off
defparam \INPUT[1]~input .bus_hold = "false";
defparam \INPUT[1]~input .listen_to_nsleep_signal = "false";
defparam \INPUT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y47_N1
dffeas \Areg|Q[1] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[1] .is_wysiwyg = "true";
defparam \Areg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N16
fiftyfivenm_lcell_comb \hexA0|S~0 (
// Equation(s):
// \hexA0|S~0_combout  = (\Areg|Q [2] & ((\Areg|Q [1]) # (\Areg|Q [3] $ (\Areg|Q [0])))) # (!\Areg|Q [2] & ((\Areg|Q [3] $ (\Areg|Q [1])) # (!\Areg|Q [0])))

	.dataa(\Areg|Q [2]),
	.datab(\Areg|Q [3]),
	.datac(\Areg|Q [0]),
	.datad(\Areg|Q [1]),
	.cin(gnd),
	.combout(\hexA0|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexA0|S~0 .lut_mask = 16'hBF6D;
defparam \hexA0|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N10
fiftyfivenm_lcell_comb \hexA0|S~1 (
// Equation(s):
// \hexA0|S~1_combout  = (\Areg|Q [3] & ((\Areg|Q [0] & ((!\Areg|Q [1]))) # (!\Areg|Q [0] & (!\Areg|Q [2])))) # (!\Areg|Q [3] & ((\Areg|Q [0] $ (!\Areg|Q [1])) # (!\Areg|Q [2])))

	.dataa(\Areg|Q [2]),
	.datab(\Areg|Q [3]),
	.datac(\Areg|Q [0]),
	.datad(\Areg|Q [1]),
	.cin(gnd),
	.combout(\hexA0|S~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexA0|S~1 .lut_mask = 16'h35D7;
defparam \hexA0|S~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N24
fiftyfivenm_lcell_comb \hexA0|S~2 (
// Equation(s):
// \hexA0|S~2_combout  = (\Areg|Q [2] & (((\Areg|Q [0] & !\Areg|Q [1])) # (!\Areg|Q [3]))) # (!\Areg|Q [2] & ((\Areg|Q [3]) # ((\Areg|Q [0]) # (!\Areg|Q [1]))))

	.dataa(\Areg|Q [2]),
	.datab(\Areg|Q [3]),
	.datac(\Areg|Q [0]),
	.datad(\Areg|Q [1]),
	.cin(gnd),
	.combout(\hexA0|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \hexA0|S~2 .lut_mask = 16'h76F7;
defparam \hexA0|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N30
fiftyfivenm_lcell_comb \hexA0|S~3 (
// Equation(s):
// \hexA0|S~3_combout  = (\Areg|Q [0] & (\Areg|Q [2] $ (((\Areg|Q [1]))))) # (!\Areg|Q [0] & ((\Areg|Q [2] & ((\Areg|Q [3]) # (\Areg|Q [1]))) # (!\Areg|Q [2] & ((!\Areg|Q [1]) # (!\Areg|Q [3])))))

	.dataa(\Areg|Q [2]),
	.datab(\Areg|Q [3]),
	.datac(\Areg|Q [0]),
	.datad(\Areg|Q [1]),
	.cin(gnd),
	.combout(\hexA0|S~3_combout ),
	.cout());
// synopsys translate_off
defparam \hexA0|S~3 .lut_mask = 16'h5BAD;
defparam \hexA0|S~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N0
fiftyfivenm_lcell_comb \hexA0|S~4 (
// Equation(s):
// \hexA0|S~4_combout  = (\Areg|Q [1] & (((\Areg|Q [3]) # (!\Areg|Q [0])))) # (!\Areg|Q [1] & ((\Areg|Q [2] & (\Areg|Q [3])) # (!\Areg|Q [2] & ((!\Areg|Q [0])))))

	.dataa(\Areg|Q [2]),
	.datab(\Areg|Q [3]),
	.datac(\Areg|Q [0]),
	.datad(\Areg|Q [1]),
	.cin(gnd),
	.combout(\hexA0|S~4_combout ),
	.cout());
// synopsys translate_off
defparam \hexA0|S~4 .lut_mask = 16'hCF8D;
defparam \hexA0|S~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N26
fiftyfivenm_lcell_comb \hexA0|S~5 (
// Equation(s):
// \hexA0|S~5_combout  = (\Areg|Q [2] & ((\Areg|Q [3] $ (!\Areg|Q [1])) # (!\Areg|Q [0]))) # (!\Areg|Q [2] & ((\Areg|Q [3]) # ((!\Areg|Q [0] & !\Areg|Q [1]))))

	.dataa(\Areg|Q [2]),
	.datab(\Areg|Q [3]),
	.datac(\Areg|Q [0]),
	.datad(\Areg|Q [1]),
	.cin(gnd),
	.combout(\hexA0|S~5_combout ),
	.cout());
// synopsys translate_off
defparam \hexA0|S~5 .lut_mask = 16'hCE6F;
defparam \hexA0|S~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N12
fiftyfivenm_lcell_comb \hexA0|S~6 (
// Equation(s):
// \hexA0|S~6_combout  = (\Areg|Q [0] & ((\Areg|Q [3]) # (\Areg|Q [2] $ (\Areg|Q [1])))) # (!\Areg|Q [0] & ((\Areg|Q [1]) # (\Areg|Q [2] $ (\Areg|Q [3]))))

	.dataa(\Areg|Q [2]),
	.datab(\Areg|Q [3]),
	.datac(\Areg|Q [0]),
	.datad(\Areg|Q [1]),
	.cin(gnd),
	.combout(\hexA0|S~6_combout ),
	.cout());
// synopsys translate_off
defparam \hexA0|S~6 .lut_mask = 16'hDFE6;
defparam \hexA0|S~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \INPUT[7]~input (
	.i(\INPUT [7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\INPUT[7]~input_o ));
// synopsys translate_off
defparam \INPUT[7]~input .bus_hold = "false";
defparam \INPUT[7]~input .listen_to_nsleep_signal = "false";
defparam \INPUT[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y47_N23
dffeas \Areg|Q[7] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[7] .is_wysiwyg = "true";
defparam \Areg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \INPUT[6]~input (
	.i(\INPUT [6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\INPUT[6]~input_o ));
// synopsys translate_off
defparam \INPUT[6]~input .bus_hold = "false";
defparam \INPUT[6]~input .listen_to_nsleep_signal = "false";
defparam \INPUT[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y47_N21
dffeas \Areg|Q[6] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[6] .is_wysiwyg = "true";
defparam \Areg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \INPUT[4]~input (
	.i(\INPUT [4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\INPUT[4]~input_o ));
// synopsys translate_off
defparam \INPUT[4]~input .bus_hold = "false";
defparam \INPUT[4]~input .listen_to_nsleep_signal = "false";
defparam \INPUT[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y47_N29
dffeas \Areg|Q[4] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[4] .is_wysiwyg = "true";
defparam \Areg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \INPUT[5]~input (
	.i(\INPUT [5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\INPUT[5]~input_o ));
// synopsys translate_off
defparam \INPUT[5]~input .bus_hold = "false";
defparam \INPUT[5]~input .listen_to_nsleep_signal = "false";
defparam \INPUT[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y47_N19
dffeas \Areg|Q[5] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[5] .is_wysiwyg = "true";
defparam \Areg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N4
fiftyfivenm_lcell_comb \hexA1|S~0 (
// Equation(s):
// \hexA1|S~0_combout  = (\Areg|Q [7] & ((\Areg|Q [6] $ (!\Areg|Q [5])) # (!\Areg|Q [4]))) # (!\Areg|Q [7] & ((\Areg|Q [5]) # (\Areg|Q [6] $ (!\Areg|Q [4]))))

	.dataa(\Areg|Q [7]),
	.datab(\Areg|Q [6]),
	.datac(\Areg|Q [4]),
	.datad(\Areg|Q [5]),
	.cin(gnd),
	.combout(\hexA1|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexA1|S~0 .lut_mask = 16'hDF6B;
defparam \hexA1|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N14
fiftyfivenm_lcell_comb \hexA1|S~1 (
// Equation(s):
// \hexA1|S~1_combout  = (\Areg|Q [7] & ((\Areg|Q [4] & ((!\Areg|Q [5]))) # (!\Areg|Q [4] & (!\Areg|Q [6])))) # (!\Areg|Q [7] & ((\Areg|Q [4] $ (!\Areg|Q [5])) # (!\Areg|Q [6])))

	.dataa(\Areg|Q [7]),
	.datab(\Areg|Q [6]),
	.datac(\Areg|Q [4]),
	.datad(\Areg|Q [5]),
	.cin(gnd),
	.combout(\hexA1|S~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexA1|S~1 .lut_mask = 16'h53B7;
defparam \hexA1|S~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N16
fiftyfivenm_lcell_comb \hexA1|S~2 (
// Equation(s):
// \hexA1|S~2_combout  = (\Areg|Q [7] & (((\Areg|Q [4] & !\Areg|Q [5])) # (!\Areg|Q [6]))) # (!\Areg|Q [7] & ((\Areg|Q [6]) # ((\Areg|Q [4]) # (!\Areg|Q [5]))))

	.dataa(\Areg|Q [7]),
	.datab(\Areg|Q [6]),
	.datac(\Areg|Q [4]),
	.datad(\Areg|Q [5]),
	.cin(gnd),
	.combout(\hexA1|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \hexA1|S~2 .lut_mask = 16'h76F7;
defparam \hexA1|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N22
fiftyfivenm_lcell_comb \hexA1|S~3 (
// Equation(s):
// \hexA1|S~3_combout  = (\Areg|Q [4] & ((\Areg|Q [6] $ (\Areg|Q [5])))) # (!\Areg|Q [4] & ((\Areg|Q [7] & ((\Areg|Q [6]) # (!\Areg|Q [5]))) # (!\Areg|Q [7] & ((\Areg|Q [5]) # (!\Areg|Q [6])))))

	.dataa(\Areg|Q [7]),
	.datab(\Areg|Q [6]),
	.datac(\Areg|Q [4]),
	.datad(\Areg|Q [5]),
	.cin(gnd),
	.combout(\hexA1|S~3_combout ),
	.cout());
// synopsys translate_off
defparam \hexA1|S~3 .lut_mask = 16'h3DCB;
defparam \hexA1|S~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N12
fiftyfivenm_lcell_comb \hexA1|S~4 (
// Equation(s):
// \hexA1|S~4_combout  = (\Areg|Q [5] & ((\Areg|Q [7]) # ((!\Areg|Q [4])))) # (!\Areg|Q [5] & ((\Areg|Q [6] & (\Areg|Q [7])) # (!\Areg|Q [6] & ((!\Areg|Q [4])))))

	.dataa(\Areg|Q [7]),
	.datab(\Areg|Q [6]),
	.datac(\Areg|Q [4]),
	.datad(\Areg|Q [5]),
	.cin(gnd),
	.combout(\hexA1|S~4_combout ),
	.cout());
// synopsys translate_off
defparam \hexA1|S~4 .lut_mask = 16'hAF8B;
defparam \hexA1|S~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N10
fiftyfivenm_lcell_comb \hexA1|S~5 (
// Equation(s):
// \hexA1|S~5_combout  = (\Areg|Q [6] & ((\Areg|Q [7] $ (!\Areg|Q [5])) # (!\Areg|Q [4]))) # (!\Areg|Q [6] & ((\Areg|Q [7]) # ((!\Areg|Q [4] & !\Areg|Q [5]))))

	.dataa(\Areg|Q [7]),
	.datab(\Areg|Q [6]),
	.datac(\Areg|Q [4]),
	.datad(\Areg|Q [5]),
	.cin(gnd),
	.combout(\hexA1|S~5_combout ),
	.cout());
// synopsys translate_off
defparam \hexA1|S~5 .lut_mask = 16'hAE6F;
defparam \hexA1|S~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N24
fiftyfivenm_lcell_comb \hexA1|S~6 (
// Equation(s):
// \hexA1|S~6_combout  = (\Areg|Q [4] & ((\Areg|Q [7]) # (\Areg|Q [6] $ (\Areg|Q [5])))) # (!\Areg|Q [4] & ((\Areg|Q [5]) # (\Areg|Q [7] $ (\Areg|Q [6]))))

	.dataa(\Areg|Q [7]),
	.datab(\Areg|Q [6]),
	.datac(\Areg|Q [4]),
	.datad(\Areg|Q [5]),
	.cin(gnd),
	.combout(\hexA1|S~6_combout ),
	.cout());
// synopsys translate_off
defparam \hexA1|S~6 .lut_mask = 16'hBFE6;
defparam \hexA1|S~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N24
fiftyfivenm_lcell_comb \hexB0|S~0 (
// Equation(s):
// \hexB0|S~0_combout  = (\INPUT[2]~input_o  & ((\INPUT[1]~input_o ) # (\INPUT[0]~input_o  $ (\INPUT[3]~input_o )))) # (!\INPUT[2]~input_o  & ((\INPUT[1]~input_o  $ (\INPUT[3]~input_o )) # (!\INPUT[0]~input_o )))

	.dataa(\INPUT[0]~input_o ),
	.datab(\INPUT[1]~input_o ),
	.datac(\INPUT[2]~input_o ),
	.datad(\INPUT[3]~input_o ),
	.cin(gnd),
	.combout(\hexB0|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexB0|S~0 .lut_mask = 16'hD7ED;
defparam \hexB0|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N18
fiftyfivenm_lcell_comb \hexB0|S~1 (
// Equation(s):
// \hexB0|S~1_combout  = (\INPUT[1]~input_o  & ((\INPUT[0]~input_o  & ((!\INPUT[3]~input_o ))) # (!\INPUT[0]~input_o  & (!\INPUT[2]~input_o )))) # (!\INPUT[1]~input_o  & ((\INPUT[0]~input_o  $ (!\INPUT[3]~input_o )) # (!\INPUT[2]~input_o )))

	.dataa(\INPUT[0]~input_o ),
	.datab(\INPUT[1]~input_o ),
	.datac(\INPUT[2]~input_o ),
	.datad(\INPUT[3]~input_o ),
	.cin(gnd),
	.combout(\hexB0|S~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexB0|S~1 .lut_mask = 16'h279F;
defparam \hexB0|S~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N16
fiftyfivenm_lcell_comb \hexB0|S~2 (
// Equation(s):
// \hexB0|S~2_combout  = (\INPUT[2]~input_o  & (((\INPUT[0]~input_o  & !\INPUT[1]~input_o )) # (!\INPUT[3]~input_o ))) # (!\INPUT[2]~input_o  & ((\INPUT[0]~input_o ) # ((\INPUT[3]~input_o ) # (!\INPUT[1]~input_o ))))

	.dataa(\INPUT[0]~input_o ),
	.datab(\INPUT[1]~input_o ),
	.datac(\INPUT[2]~input_o ),
	.datad(\INPUT[3]~input_o ),
	.cin(gnd),
	.combout(\hexB0|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \hexB0|S~2 .lut_mask = 16'h2FFB;
defparam \hexB0|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N6
fiftyfivenm_lcell_comb \hexB0|S~3 (
// Equation(s):
// \hexB0|S~3_combout  = (\INPUT[0]~input_o  & (\INPUT[1]~input_o  $ ((\INPUT[2]~input_o )))) # (!\INPUT[0]~input_o  & ((\INPUT[1]~input_o  & ((\INPUT[2]~input_o ) # (!\INPUT[3]~input_o ))) # (!\INPUT[1]~input_o  & ((\INPUT[3]~input_o ) # (!\INPUT[2]~input_o 
// )))))

	.dataa(\INPUT[0]~input_o ),
	.datab(\INPUT[1]~input_o ),
	.datac(\INPUT[2]~input_o ),
	.datad(\INPUT[3]~input_o ),
	.cin(gnd),
	.combout(\hexB0|S~3_combout ),
	.cout());
// synopsys translate_off
defparam \hexB0|S~3 .lut_mask = 16'h796D;
defparam \hexB0|S~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N2
fiftyfivenm_lcell_comb \hexB0|S~4 (
// Equation(s):
// \hexB0|S~4_combout  = (\INPUT[1]~input_o  & (((\INPUT[3]~input_o )) # (!\INPUT[0]~input_o ))) # (!\INPUT[1]~input_o  & ((\INPUT[2]~input_o  & ((\INPUT[3]~input_o ))) # (!\INPUT[2]~input_o  & (!\INPUT[0]~input_o ))))

	.dataa(\INPUT[1]~input_o ),
	.datab(\INPUT[0]~input_o ),
	.datac(\INPUT[2]~input_o ),
	.datad(\INPUT[3]~input_o ),
	.cin(gnd),
	.combout(\hexB0|S~4_combout ),
	.cout());
// synopsys translate_off
defparam \hexB0|S~4 .lut_mask = 16'hFB23;
defparam \hexB0|S~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N28
fiftyfivenm_lcell_comb \hexB0|S~5 (
// Equation(s):
// \hexB0|S~5_combout  = (\INPUT[1]~input_o  & ((\INPUT[3]~input_o ) # ((!\INPUT[0]~input_o  & \INPUT[2]~input_o )))) # (!\INPUT[1]~input_o  & ((\INPUT[2]~input_o  $ (\INPUT[3]~input_o )) # (!\INPUT[0]~input_o )))

	.dataa(\INPUT[1]~input_o ),
	.datab(\INPUT[0]~input_o ),
	.datac(\INPUT[2]~input_o ),
	.datad(\INPUT[3]~input_o ),
	.cin(gnd),
	.combout(\hexB0|S~5_combout ),
	.cout());
// synopsys translate_off
defparam \hexB0|S~5 .lut_mask = 16'hBF71;
defparam \hexB0|S~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N12
fiftyfivenm_lcell_comb \hexB0|S~6 (
// Equation(s):
// \hexB0|S~6_combout  = (\INPUT[0]~input_o  & ((\INPUT[3]~input_o ) # (\INPUT[1]~input_o  $ (\INPUT[2]~input_o )))) # (!\INPUT[0]~input_o  & ((\INPUT[1]~input_o ) # (\INPUT[2]~input_o  $ (\INPUT[3]~input_o ))))

	.dataa(\INPUT[0]~input_o ),
	.datab(\INPUT[1]~input_o ),
	.datac(\INPUT[2]~input_o ),
	.datad(\INPUT[3]~input_o ),
	.cin(gnd),
	.combout(\hexB0|S~6_combout ),
	.cout());
// synopsys translate_off
defparam \hexB0|S~6 .lut_mask = 16'hEF7C;
defparam \hexB0|S~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N4
fiftyfivenm_lcell_comb \hexB1|S~0 (
// Equation(s):
// \hexB1|S~0_combout  = (\INPUT[6]~input_o  & ((\INPUT[5]~input_o ) # (\INPUT[4]~input_o  $ (\INPUT[7]~input_o )))) # (!\INPUT[6]~input_o  & ((\INPUT[5]~input_o  $ (\INPUT[7]~input_o )) # (!\INPUT[4]~input_o )))

	.dataa(\INPUT[4]~input_o ),
	.datab(\INPUT[5]~input_o ),
	.datac(\INPUT[6]~input_o ),
	.datad(\INPUT[7]~input_o ),
	.cin(gnd),
	.combout(\hexB1|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexB1|S~0 .lut_mask = 16'hD7ED;
defparam \hexB1|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N10
fiftyfivenm_lcell_comb \hexB1|S~1 (
// Equation(s):
// \hexB1|S~1_combout  = (\INPUT[5]~input_o  & ((\INPUT[4]~input_o  & ((!\INPUT[7]~input_o ))) # (!\INPUT[4]~input_o  & (!\INPUT[6]~input_o )))) # (!\INPUT[5]~input_o  & ((\INPUT[4]~input_o  $ (!\INPUT[7]~input_o )) # (!\INPUT[6]~input_o )))

	.dataa(\INPUT[4]~input_o ),
	.datab(\INPUT[5]~input_o ),
	.datac(\INPUT[6]~input_o ),
	.datad(\INPUT[7]~input_o ),
	.cin(gnd),
	.combout(\hexB1|S~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexB1|S~1 .lut_mask = 16'h279F;
defparam \hexB1|S~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N12
fiftyfivenm_lcell_comb \hexB1|S~2 (
// Equation(s):
// \hexB1|S~2_combout  = (\INPUT[6]~input_o  & (((\INPUT[4]~input_o  & !\INPUT[5]~input_o )) # (!\INPUT[7]~input_o ))) # (!\INPUT[6]~input_o  & ((\INPUT[4]~input_o ) # ((\INPUT[7]~input_o ) # (!\INPUT[5]~input_o ))))

	.dataa(\INPUT[4]~input_o ),
	.datab(\INPUT[5]~input_o ),
	.datac(\INPUT[6]~input_o ),
	.datad(\INPUT[7]~input_o ),
	.cin(gnd),
	.combout(\hexB1|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \hexB1|S~2 .lut_mask = 16'h2FFB;
defparam \hexB1|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N26
fiftyfivenm_lcell_comb \hexB1|S~3 (
// Equation(s):
// \hexB1|S~3_combout  = (\INPUT[4]~input_o  & (\INPUT[5]~input_o  $ ((\INPUT[6]~input_o )))) # (!\INPUT[4]~input_o  & ((\INPUT[5]~input_o  & ((\INPUT[6]~input_o ) # (!\INPUT[7]~input_o ))) # (!\INPUT[5]~input_o  & ((\INPUT[7]~input_o ) # (!\INPUT[6]~input_o 
// )))))

	.dataa(\INPUT[4]~input_o ),
	.datab(\INPUT[5]~input_o ),
	.datac(\INPUT[6]~input_o ),
	.datad(\INPUT[7]~input_o ),
	.cin(gnd),
	.combout(\hexB1|S~3_combout ),
	.cout());
// synopsys translate_off
defparam \hexB1|S~3 .lut_mask = 16'h796D;
defparam \hexB1|S~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N20
fiftyfivenm_lcell_comb \hexB1|S~4 (
// Equation(s):
// \hexB1|S~4_combout  = (\INPUT[5]~input_o  & (((\INPUT[7]~input_o )) # (!\INPUT[4]~input_o ))) # (!\INPUT[5]~input_o  & ((\INPUT[6]~input_o  & ((\INPUT[7]~input_o ))) # (!\INPUT[6]~input_o  & (!\INPUT[4]~input_o ))))

	.dataa(\INPUT[4]~input_o ),
	.datab(\INPUT[5]~input_o ),
	.datac(\INPUT[6]~input_o ),
	.datad(\INPUT[7]~input_o ),
	.cin(gnd),
	.combout(\hexB1|S~4_combout ),
	.cout());
// synopsys translate_off
defparam \hexB1|S~4 .lut_mask = 16'hFD45;
defparam \hexB1|S~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N6
fiftyfivenm_lcell_comb \hexB1|S~5 (
// Equation(s):
// \hexB1|S~5_combout  = (\INPUT[4]~input_o  & (\INPUT[7]~input_o  $ (((!\INPUT[5]~input_o  & \INPUT[6]~input_o ))))) # (!\INPUT[4]~input_o  & (((\INPUT[6]~input_o ) # (\INPUT[7]~input_o )) # (!\INPUT[5]~input_o )))

	.dataa(\INPUT[4]~input_o ),
	.datab(\INPUT[5]~input_o ),
	.datac(\INPUT[6]~input_o ),
	.datad(\INPUT[7]~input_o ),
	.cin(gnd),
	.combout(\hexB1|S~5_combout ),
	.cout());
// synopsys translate_off
defparam \hexB1|S~5 .lut_mask = 16'hDF71;
defparam \hexB1|S~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N28
fiftyfivenm_lcell_comb \hexB1|S~6 (
// Equation(s):
// \hexB1|S~6_combout  = (\INPUT[4]~input_o  & ((\INPUT[7]~input_o ) # (\INPUT[5]~input_o  $ (\INPUT[6]~input_o )))) # (!\INPUT[4]~input_o  & ((\INPUT[5]~input_o ) # (\INPUT[6]~input_o  $ (\INPUT[7]~input_o ))))

	.dataa(\INPUT[4]~input_o ),
	.datab(\INPUT[5]~input_o ),
	.datac(\INPUT[6]~input_o ),
	.datad(\INPUT[7]~input_o ),
	.cin(gnd),
	.combout(\hexB1|S~6_combout ),
	.cout());
// synopsys translate_off
defparam \hexB1|S~6 .lut_mask = 16'hEF7C;
defparam \hexB1|S~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \ALUcontrol[1]~input (
	.i(ALUcontrol[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ALUcontrol[1]~input_o ));
// synopsys translate_off
defparam \ALUcontrol[1]~input .bus_hold = "false";
defparam \ALUcontrol[1]~input .listen_to_nsleep_signal = "false";
defparam \ALUcontrol[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y47_N11
dffeas \ALUreg|Q[1] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ALUcontrol[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUreg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUreg|Q[1] .is_wysiwyg = "true";
defparam \ALUreg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \ALUcontrol[0]~input (
	.i(ALUcontrol[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ALUcontrol[0]~input_o ));
// synopsys translate_off
defparam \ALUcontrol[0]~input .bus_hold = "false";
defparam \ALUcontrol[0]~input .listen_to_nsleep_signal = "false";
defparam \ALUcontrol[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y47_N3
dffeas \ALUreg|Q[0] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ALUcontrol[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUreg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUreg|Q[0] .is_wysiwyg = "true";
defparam \ALUreg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N8
fiftyfivenm_lcell_comb \_ALU|Add0~10 (
// Equation(s):
// \_ALU|Add0~10_combout  = (\ALUreg|Q [1] & ((\Areg|Q [2] & ((\ALUreg|Q [0]) # (\INPUT[2]~input_o ))) # (!\Areg|Q [2] & (\ALUreg|Q [0] & \INPUT[2]~input_o ))))

	.dataa(\Areg|Q [2]),
	.datab(\ALUreg|Q [0]),
	.datac(\INPUT[2]~input_o ),
	.datad(\ALUreg|Q [1]),
	.cin(gnd),
	.combout(\_ALU|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~10 .lut_mask = 16'hE800;
defparam \_ALU|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N30
fiftyfivenm_lcell_comb \_ALU|Add0~11 (
// Equation(s):
// \_ALU|Add0~11_combout  = \INPUT[2]~input_o  $ (\ALUreg|Q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\INPUT[2]~input_o ),
	.datad(\ALUreg|Q [0]),
	.cin(gnd),
	.combout(\_ALU|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~11 .lut_mask = 16'h0FF0;
defparam \_ALU|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N26
fiftyfivenm_lcell_comb \_ALU|Add0~1 (
// Equation(s):
// \_ALU|Add0~1_combout  = \INPUT[1]~input_o  $ (\ALUreg|Q [0])

	.dataa(gnd),
	.datab(\INPUT[1]~input_o ),
	.datac(gnd),
	.datad(\ALUreg|Q [0]),
	.cin(gnd),
	.combout(\_ALU|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~1 .lut_mask = 16'h33CC;
defparam \_ALU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N0
fiftyfivenm_lcell_comb \_ALU|Add0~2 (
// Equation(s):
// \_ALU|Add0~2_combout  = \INPUT[0]~input_o  $ (\ALUreg|Q [0])

	.dataa(gnd),
	.datab(\INPUT[0]~input_o ),
	.datac(gnd),
	.datad(\ALUreg|Q [0]),
	.cin(gnd),
	.combout(\_ALU|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~2 .lut_mask = 16'h33CC;
defparam \_ALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N6
fiftyfivenm_lcell_comb \_ALU|Add0~4 (
// Equation(s):
// \_ALU|Add0~4_cout  = CARRY(\ALUreg|Q [0])

	.dataa(gnd),
	.datab(\ALUreg|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\_ALU|Add0~4_cout ));
// synopsys translate_off
defparam \_ALU|Add0~4 .lut_mask = 16'h00CC;
defparam \_ALU|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N8
fiftyfivenm_lcell_comb \_ALU|Add0~5 (
// Equation(s):
// \_ALU|Add0~5_combout  = (\Areg|Q [0] & ((\_ALU|Add0~2_combout  & (\_ALU|Add0~4_cout  & VCC)) # (!\_ALU|Add0~2_combout  & (!\_ALU|Add0~4_cout )))) # (!\Areg|Q [0] & ((\_ALU|Add0~2_combout  & (!\_ALU|Add0~4_cout )) # (!\_ALU|Add0~2_combout  & 
// ((\_ALU|Add0~4_cout ) # (GND)))))
// \_ALU|Add0~6  = CARRY((\Areg|Q [0] & (!\_ALU|Add0~2_combout  & !\_ALU|Add0~4_cout )) # (!\Areg|Q [0] & ((!\_ALU|Add0~4_cout ) # (!\_ALU|Add0~2_combout ))))

	.dataa(\Areg|Q [0]),
	.datab(\_ALU|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\_ALU|Add0~4_cout ),
	.combout(\_ALU|Add0~5_combout ),
	.cout(\_ALU|Add0~6 ));
// synopsys translate_off
defparam \_ALU|Add0~5 .lut_mask = 16'h9617;
defparam \_ALU|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N10
fiftyfivenm_lcell_comb \_ALU|Add0~7 (
// Equation(s):
// \_ALU|Add0~7_combout  = ((\Areg|Q [1] $ (\_ALU|Add0~1_combout  $ (!\_ALU|Add0~6 )))) # (GND)
// \_ALU|Add0~8  = CARRY((\Areg|Q [1] & ((\_ALU|Add0~1_combout ) # (!\_ALU|Add0~6 ))) # (!\Areg|Q [1] & (\_ALU|Add0~1_combout  & !\_ALU|Add0~6 )))

	.dataa(\Areg|Q [1]),
	.datab(\_ALU|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\_ALU|Add0~6 ),
	.combout(\_ALU|Add0~7_combout ),
	.cout(\_ALU|Add0~8 ));
// synopsys translate_off
defparam \_ALU|Add0~7 .lut_mask = 16'h698E;
defparam \_ALU|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N12
fiftyfivenm_lcell_comb \_ALU|Add0~12 (
// Equation(s):
// \_ALU|Add0~12_combout  = (\_ALU|Add0~11_combout  & ((\Areg|Q [2] & (\_ALU|Add0~8  & VCC)) # (!\Areg|Q [2] & (!\_ALU|Add0~8 )))) # (!\_ALU|Add0~11_combout  & ((\Areg|Q [2] & (!\_ALU|Add0~8 )) # (!\Areg|Q [2] & ((\_ALU|Add0~8 ) # (GND)))))
// \_ALU|Add0~13  = CARRY((\_ALU|Add0~11_combout  & (!\Areg|Q [2] & !\_ALU|Add0~8 )) # (!\_ALU|Add0~11_combout  & ((!\_ALU|Add0~8 ) # (!\Areg|Q [2]))))

	.dataa(\_ALU|Add0~11_combout ),
	.datab(\Areg|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_ALU|Add0~8 ),
	.combout(\_ALU|Add0~12_combout ),
	.cout(\_ALU|Add0~13 ));
// synopsys translate_off
defparam \_ALU|Add0~12 .lut_mask = 16'h9617;
defparam \_ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N14
fiftyfivenm_lcell_comb \_ALU|Add0~14 (
// Equation(s):
// \_ALU|Add0~14_combout  = (\_ALU|Add0~10_combout ) # ((!\ALUreg|Q [1] & \_ALU|Add0~12_combout ))

	.dataa(\ALUreg|Q [1]),
	.datab(\_ALU|Add0~10_combout ),
	.datac(\_ALU|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_ALU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~14 .lut_mask = 16'hDCDC;
defparam \_ALU|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N15
dffeas \Creg|Q[2] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(\_ALU|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Creg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Creg|Q[2] .is_wysiwyg = "true";
defparam \Creg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N4
fiftyfivenm_lcell_comb \_ALU|Add0~16 (
// Equation(s):
// \_ALU|Add0~16_combout  = \INPUT[3]~input_o  $ (\ALUreg|Q [0])

	.dataa(gnd),
	.datab(\INPUT[3]~input_o ),
	.datac(gnd),
	.datad(\ALUreg|Q [0]),
	.cin(gnd),
	.combout(\_ALU|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~16 .lut_mask = 16'h33CC;
defparam \_ALU|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N14
fiftyfivenm_lcell_comb \_ALU|Add0~17 (
// Equation(s):
// \_ALU|Add0~17_combout  = ((\_ALU|Add0~16_combout  $ (\Areg|Q [3] $ (!\_ALU|Add0~13 )))) # (GND)
// \_ALU|Add0~18  = CARRY((\_ALU|Add0~16_combout  & ((\Areg|Q [3]) # (!\_ALU|Add0~13 ))) # (!\_ALU|Add0~16_combout  & (\Areg|Q [3] & !\_ALU|Add0~13 )))

	.dataa(\_ALU|Add0~16_combout ),
	.datab(\Areg|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_ALU|Add0~13 ),
	.combout(\_ALU|Add0~17_combout ),
	.cout(\_ALU|Add0~18 ));
// synopsys translate_off
defparam \_ALU|Add0~17 .lut_mask = 16'h698E;
defparam \_ALU|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N22
fiftyfivenm_lcell_comb \_ALU|Add0~15 (
// Equation(s):
// \_ALU|Add0~15_combout  = (\ALUreg|Q [1] & ((\Areg|Q [3] & ((\INPUT[3]~input_o ) # (\ALUreg|Q [0]))) # (!\Areg|Q [3] & (\INPUT[3]~input_o  & \ALUreg|Q [0]))))

	.dataa(\Areg|Q [3]),
	.datab(\INPUT[3]~input_o ),
	.datac(\ALUreg|Q [0]),
	.datad(\ALUreg|Q [1]),
	.cin(gnd),
	.combout(\_ALU|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~15 .lut_mask = 16'hE800;
defparam \_ALU|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N0
fiftyfivenm_lcell_comb \_ALU|Add0~19 (
// Equation(s):
// \_ALU|Add0~19_combout  = (\_ALU|Add0~15_combout ) # ((!\ALUreg|Q [1] & \_ALU|Add0~17_combout ))

	.dataa(\ALUreg|Q [1]),
	.datab(gnd),
	.datac(\_ALU|Add0~17_combout ),
	.datad(\_ALU|Add0~15_combout ),
	.cin(gnd),
	.combout(\_ALU|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~19 .lut_mask = 16'hFF50;
defparam \_ALU|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N1
dffeas \Creg|Q[3] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(\_ALU|Add0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Creg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Creg|Q[3] .is_wysiwyg = "true";
defparam \Creg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N18
fiftyfivenm_lcell_comb \_ALU|Add0~20 (
// Equation(s):
// \_ALU|Add0~20_combout  = (\ALUreg|Q [1] & ((\Areg|Q [0] & ((\ALUreg|Q [0]) # (\INPUT[0]~input_o ))) # (!\Areg|Q [0] & (\ALUreg|Q [0] & \INPUT[0]~input_o ))))

	.dataa(\Areg|Q [0]),
	.datab(\ALUreg|Q [0]),
	.datac(\INPUT[0]~input_o ),
	.datad(\ALUreg|Q [1]),
	.cin(gnd),
	.combout(\_ALU|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~20 .lut_mask = 16'hE800;
defparam \_ALU|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N26
fiftyfivenm_lcell_comb \_ALU|Add0~21 (
// Equation(s):
// \_ALU|Add0~21_combout  = (\_ALU|Add0~20_combout ) # ((!\ALUreg|Q [1] & \_ALU|Add0~5_combout ))

	.dataa(\ALUreg|Q [1]),
	.datab(gnd),
	.datac(\_ALU|Add0~5_combout ),
	.datad(\_ALU|Add0~20_combout ),
	.cin(gnd),
	.combout(\_ALU|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~21 .lut_mask = 16'hFF50;
defparam \_ALU|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N27
dffeas \Creg|Q[0] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(\_ALU|Add0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Creg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Creg|Q[0] .is_wysiwyg = "true";
defparam \Creg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N14
fiftyfivenm_lcell_comb \_ALU|Add0~0 (
// Equation(s):
// \_ALU|Add0~0_combout  = (\ALUreg|Q [1] & ((\INPUT[1]~input_o  & ((\ALUreg|Q [0]) # (\Areg|Q [1]))) # (!\INPUT[1]~input_o  & (\ALUreg|Q [0] & \Areg|Q [1]))))

	.dataa(\INPUT[1]~input_o ),
	.datab(\ALUreg|Q [0]),
	.datac(\Areg|Q [1]),
	.datad(\ALUreg|Q [1]),
	.cin(gnd),
	.combout(\_ALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~0 .lut_mask = 16'hE800;
defparam \_ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N28
fiftyfivenm_lcell_comb \_ALU|Add0~9 (
// Equation(s):
// \_ALU|Add0~9_combout  = (\_ALU|Add0~0_combout ) # ((!\ALUreg|Q [1] & \_ALU|Add0~7_combout ))

	.dataa(\ALUreg|Q [1]),
	.datab(gnd),
	.datac(\_ALU|Add0~7_combout ),
	.datad(\_ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\_ALU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~9 .lut_mask = 16'hFF50;
defparam \_ALU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N29
dffeas \Creg|Q[1] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(\_ALU|Add0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Creg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Creg|Q[1] .is_wysiwyg = "true";
defparam \Creg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N4
fiftyfivenm_lcell_comb \hexC0|S~0 (
// Equation(s):
// \hexC0|S~0_combout  = (\Creg|Q [2] & ((\Creg|Q [1]) # (\Creg|Q [3] $ (\Creg|Q [0])))) # (!\Creg|Q [2] & ((\Creg|Q [3] $ (\Creg|Q [1])) # (!\Creg|Q [0])))

	.dataa(\Creg|Q [2]),
	.datab(\Creg|Q [3]),
	.datac(\Creg|Q [0]),
	.datad(\Creg|Q [1]),
	.cin(gnd),
	.combout(\hexC0|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexC0|S~0 .lut_mask = 16'hBF6D;
defparam \hexC0|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N30
fiftyfivenm_lcell_comb \hexC0|S~1 (
// Equation(s):
// \hexC0|S~1_combout  = (\Creg|Q [3] & ((\Creg|Q [0] & ((!\Creg|Q [1]))) # (!\Creg|Q [0] & (!\Creg|Q [2])))) # (!\Creg|Q [3] & ((\Creg|Q [0] $ (!\Creg|Q [1])) # (!\Creg|Q [2])))

	.dataa(\Creg|Q [2]),
	.datab(\Creg|Q [3]),
	.datac(\Creg|Q [0]),
	.datad(\Creg|Q [1]),
	.cin(gnd),
	.combout(\hexC0|S~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexC0|S~1 .lut_mask = 16'h35D7;
defparam \hexC0|S~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N12
fiftyfivenm_lcell_comb \hexC0|S~2 (
// Equation(s):
// \hexC0|S~2_combout  = (\Creg|Q [2] & (((\Creg|Q [0] & !\Creg|Q [1])) # (!\Creg|Q [3]))) # (!\Creg|Q [2] & ((\Creg|Q [3]) # ((\Creg|Q [0]) # (!\Creg|Q [1]))))

	.dataa(\Creg|Q [2]),
	.datab(\Creg|Q [3]),
	.datac(\Creg|Q [0]),
	.datad(\Creg|Q [1]),
	.cin(gnd),
	.combout(\hexC0|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \hexC0|S~2 .lut_mask = 16'h76F7;
defparam \hexC0|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N26
fiftyfivenm_lcell_comb \hexC0|S~3 (
// Equation(s):
// \hexC0|S~3_combout  = (\Creg|Q [0] & (\Creg|Q [2] $ (((\Creg|Q [1]))))) # (!\Creg|Q [0] & ((\Creg|Q [2] & ((\Creg|Q [3]) # (\Creg|Q [1]))) # (!\Creg|Q [2] & ((!\Creg|Q [1]) # (!\Creg|Q [3])))))

	.dataa(\Creg|Q [2]),
	.datab(\Creg|Q [3]),
	.datac(\Creg|Q [0]),
	.datad(\Creg|Q [1]),
	.cin(gnd),
	.combout(\hexC0|S~3_combout ),
	.cout());
// synopsys translate_off
defparam \hexC0|S~3 .lut_mask = 16'h5BAD;
defparam \hexC0|S~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N8
fiftyfivenm_lcell_comb \hexC0|S~4 (
// Equation(s):
// \hexC0|S~4_combout  = (\Creg|Q [1] & (((\Creg|Q [3]) # (!\Creg|Q [0])))) # (!\Creg|Q [1] & ((\Creg|Q [2] & (\Creg|Q [3])) # (!\Creg|Q [2] & ((!\Creg|Q [0])))))

	.dataa(\Creg|Q [2]),
	.datab(\Creg|Q [3]),
	.datac(\Creg|Q [0]),
	.datad(\Creg|Q [1]),
	.cin(gnd),
	.combout(\hexC0|S~4_combout ),
	.cout());
// synopsys translate_off
defparam \hexC0|S~4 .lut_mask = 16'hCF8D;
defparam \hexC0|S~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N22
fiftyfivenm_lcell_comb \hexC0|S~5 (
// Equation(s):
// \hexC0|S~5_combout  = (\Creg|Q [2] & ((\Creg|Q [3] $ (!\Creg|Q [1])) # (!\Creg|Q [0]))) # (!\Creg|Q [2] & ((\Creg|Q [3]) # ((!\Creg|Q [0] & !\Creg|Q [1]))))

	.dataa(\Creg|Q [2]),
	.datab(\Creg|Q [3]),
	.datac(\Creg|Q [0]),
	.datad(\Creg|Q [1]),
	.cin(gnd),
	.combout(\hexC0|S~5_combout ),
	.cout());
// synopsys translate_off
defparam \hexC0|S~5 .lut_mask = 16'hCE6F;
defparam \hexC0|S~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N16
fiftyfivenm_lcell_comb \hexC0|S~6 (
// Equation(s):
// \hexC0|S~6_combout  = (\Creg|Q [0] & ((\Creg|Q [3]) # (\Creg|Q [2] $ (\Creg|Q [1])))) # (!\Creg|Q [0] & ((\Creg|Q [1]) # (\Creg|Q [2] $ (\Creg|Q [3]))))

	.dataa(\Creg|Q [2]),
	.datab(\Creg|Q [3]),
	.datac(\Creg|Q [0]),
	.datad(\Creg|Q [1]),
	.cin(gnd),
	.combout(\hexC0|S~6_combout ),
	.cout());
// synopsys translate_off
defparam \hexC0|S~6 .lut_mask = 16'hDFE6;
defparam \hexC0|S~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N30
fiftyfivenm_lcell_comb \_ALU|Add0~22 (
// Equation(s):
// \_ALU|Add0~22_combout  = (\ALUreg|Q [1] & ((\ALUreg|Q [0] & ((\INPUT[5]~input_o ) # (\Areg|Q [5]))) # (!\ALUreg|Q [0] & (\INPUT[5]~input_o  & \Areg|Q [5]))))

	.dataa(\ALUreg|Q [0]),
	.datab(\INPUT[5]~input_o ),
	.datac(\ALUreg|Q [1]),
	.datad(\Areg|Q [5]),
	.cin(gnd),
	.combout(\_ALU|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~22 .lut_mask = 16'hE080;
defparam \_ALU|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N28
fiftyfivenm_lcell_comb \_ALU|Add0~23 (
// Equation(s):
// \_ALU|Add0~23_combout  = \INPUT[5]~input_o  $ (\ALUreg|Q [0])

	.dataa(\INPUT[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALUreg|Q [0]),
	.cin(gnd),
	.combout(\_ALU|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~23 .lut_mask = 16'h55AA;
defparam \_ALU|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N4
fiftyfivenm_lcell_comb \_ALU|Add0~24 (
// Equation(s):
// \_ALU|Add0~24_combout  = \INPUT[4]~input_o  $ (\ALUreg|Q [0])

	.dataa(gnd),
	.datab(\INPUT[4]~input_o ),
	.datac(gnd),
	.datad(\ALUreg|Q [0]),
	.cin(gnd),
	.combout(\_ALU|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~24 .lut_mask = 16'h33CC;
defparam \_ALU|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N16
fiftyfivenm_lcell_comb \_ALU|Add0~25 (
// Equation(s):
// \_ALU|Add0~25_combout  = (\Areg|Q [4] & ((\_ALU|Add0~24_combout  & (\_ALU|Add0~18  & VCC)) # (!\_ALU|Add0~24_combout  & (!\_ALU|Add0~18 )))) # (!\Areg|Q [4] & ((\_ALU|Add0~24_combout  & (!\_ALU|Add0~18 )) # (!\_ALU|Add0~24_combout  & ((\_ALU|Add0~18 ) # 
// (GND)))))
// \_ALU|Add0~26  = CARRY((\Areg|Q [4] & (!\_ALU|Add0~24_combout  & !\_ALU|Add0~18 )) # (!\Areg|Q [4] & ((!\_ALU|Add0~18 ) # (!\_ALU|Add0~24_combout ))))

	.dataa(\Areg|Q [4]),
	.datab(\_ALU|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\_ALU|Add0~18 ),
	.combout(\_ALU|Add0~25_combout ),
	.cout(\_ALU|Add0~26 ));
// synopsys translate_off
defparam \_ALU|Add0~25 .lut_mask = 16'h9617;
defparam \_ALU|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N18
fiftyfivenm_lcell_comb \_ALU|Add0~27 (
// Equation(s):
// \_ALU|Add0~27_combout  = ((\Areg|Q [5] $ (\_ALU|Add0~23_combout  $ (!\_ALU|Add0~26 )))) # (GND)
// \_ALU|Add0~28  = CARRY((\Areg|Q [5] & ((\_ALU|Add0~23_combout ) # (!\_ALU|Add0~26 ))) # (!\Areg|Q [5] & (\_ALU|Add0~23_combout  & !\_ALU|Add0~26 )))

	.dataa(\Areg|Q [5]),
	.datab(\_ALU|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\_ALU|Add0~26 ),
	.combout(\_ALU|Add0~27_combout ),
	.cout(\_ALU|Add0~28 ));
// synopsys translate_off
defparam \_ALU|Add0~27 .lut_mask = 16'h698E;
defparam \_ALU|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N8
fiftyfivenm_lcell_comb \_ALU|Add0~29 (
// Equation(s):
// \_ALU|Add0~29_combout  = (\_ALU|Add0~22_combout ) # ((!\ALUreg|Q [1] & \_ALU|Add0~27_combout ))

	.dataa(\ALUreg|Q [1]),
	.datab(gnd),
	.datac(\_ALU|Add0~22_combout ),
	.datad(\_ALU|Add0~27_combout ),
	.cin(gnd),
	.combout(\_ALU|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~29 .lut_mask = 16'hF5F0;
defparam \_ALU|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N9
dffeas \Creg|Q[5] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(\_ALU|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Creg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Creg|Q[5] .is_wysiwyg = "true";
defparam \Creg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N6
fiftyfivenm_lcell_comb \_ALU|Add0~35 (
// Equation(s):
// \_ALU|Add0~35_combout  = (\ALUreg|Q [1] & ((\INPUT[7]~input_o  & ((\Areg|Q [7]) # (\ALUreg|Q [0]))) # (!\INPUT[7]~input_o  & (\Areg|Q [7] & \ALUreg|Q [0]))))

	.dataa(\INPUT[7]~input_o ),
	.datab(\Areg|Q [7]),
	.datac(\ALUreg|Q [0]),
	.datad(\ALUreg|Q [1]),
	.cin(gnd),
	.combout(\_ALU|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~35 .lut_mask = 16'hE800;
defparam \_ALU|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N18
fiftyfivenm_lcell_comb \_ALU|xn_out~0 (
// Equation(s):
// \_ALU|xn_out~0_combout  = \INPUT[7]~input_o  $ (\ALUreg|Q [0])

	.dataa(\INPUT[7]~input_o ),
	.datab(\ALUreg|Q [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\_ALU|xn_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|xn_out~0 .lut_mask = 16'h6666;
defparam \_ALU|xn_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N2
fiftyfivenm_lcell_comb \_ALU|Add0~31 (
// Equation(s):
// \_ALU|Add0~31_combout  = \INPUT[6]~input_o  $ (\ALUreg|Q [0])

	.dataa(gnd),
	.datab(\INPUT[6]~input_o ),
	.datac(\ALUreg|Q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\_ALU|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~31 .lut_mask = 16'h3C3C;
defparam \_ALU|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N20
fiftyfivenm_lcell_comb \_ALU|Add0~32 (
// Equation(s):
// \_ALU|Add0~32_combout  = (\Areg|Q [6] & ((\_ALU|Add0~31_combout  & (\_ALU|Add0~28  & VCC)) # (!\_ALU|Add0~31_combout  & (!\_ALU|Add0~28 )))) # (!\Areg|Q [6] & ((\_ALU|Add0~31_combout  & (!\_ALU|Add0~28 )) # (!\_ALU|Add0~31_combout  & ((\_ALU|Add0~28 ) # 
// (GND)))))
// \_ALU|Add0~33  = CARRY((\Areg|Q [6] & (!\_ALU|Add0~31_combout  & !\_ALU|Add0~28 )) # (!\Areg|Q [6] & ((!\_ALU|Add0~28 ) # (!\_ALU|Add0~31_combout ))))

	.dataa(\Areg|Q [6]),
	.datab(\_ALU|Add0~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\_ALU|Add0~28 ),
	.combout(\_ALU|Add0~32_combout ),
	.cout(\_ALU|Add0~33 ));
// synopsys translate_off
defparam \_ALU|Add0~32 .lut_mask = 16'h9617;
defparam \_ALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N22
fiftyfivenm_lcell_comb \_ALU|Add0~36 (
// Equation(s):
// \_ALU|Add0~36_combout  = ((\Areg|Q [7] $ (\_ALU|xn_out~0_combout  $ (!\_ALU|Add0~33 )))) # (GND)
// \_ALU|Add0~37  = CARRY((\Areg|Q [7] & ((\_ALU|xn_out~0_combout ) # (!\_ALU|Add0~33 ))) # (!\Areg|Q [7] & (\_ALU|xn_out~0_combout  & !\_ALU|Add0~33 )))

	.dataa(\Areg|Q [7]),
	.datab(\_ALU|xn_out~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\_ALU|Add0~33 ),
	.combout(\_ALU|Add0~36_combout ),
	.cout(\_ALU|Add0~37 ));
// synopsys translate_off
defparam \_ALU|Add0~36 .lut_mask = 16'h698E;
defparam \_ALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N12
fiftyfivenm_lcell_comb \_ALU|Add0~38 (
// Equation(s):
// \_ALU|Add0~38_combout  = (\_ALU|Add0~35_combout ) # ((!\ALUreg|Q [1] & \_ALU|Add0~36_combout ))

	.dataa(\ALUreg|Q [1]),
	.datab(gnd),
	.datac(\_ALU|Add0~35_combout ),
	.datad(\_ALU|Add0~36_combout ),
	.cin(gnd),
	.combout(\_ALU|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~38 .lut_mask = 16'hF5F0;
defparam \_ALU|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N13
dffeas \Creg|Q[7] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(\_ALU|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Creg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Creg|Q[7] .is_wysiwyg = "true";
defparam \Creg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N14
fiftyfivenm_lcell_comb \_ALU|Add0~39 (
// Equation(s):
// \_ALU|Add0~39_combout  = (\ALUreg|Q [1] & ((\INPUT[4]~input_o  & ((\Areg|Q [4]) # (\ALUreg|Q [0]))) # (!\INPUT[4]~input_o  & (\Areg|Q [4] & \ALUreg|Q [0]))))

	.dataa(\INPUT[4]~input_o ),
	.datab(\ALUreg|Q [1]),
	.datac(\Areg|Q [4]),
	.datad(\ALUreg|Q [0]),
	.cin(gnd),
	.combout(\_ALU|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~39 .lut_mask = 16'hC880;
defparam \_ALU|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N10
fiftyfivenm_lcell_comb \_ALU|Add0~40 (
// Equation(s):
// \_ALU|Add0~40_combout  = (\_ALU|Add0~39_combout ) # ((!\ALUreg|Q [1] & \_ALU|Add0~25_combout ))

	.dataa(\ALUreg|Q [1]),
	.datab(gnd),
	.datac(\_ALU|Add0~39_combout ),
	.datad(\_ALU|Add0~25_combout ),
	.cin(gnd),
	.combout(\_ALU|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~40 .lut_mask = 16'hF5F0;
defparam \_ALU|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N11
dffeas \Creg|Q[4] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(\_ALU|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Creg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Creg|Q[4] .is_wysiwyg = "true";
defparam \Creg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N24
fiftyfivenm_lcell_comb \_ALU|Add0~30 (
// Equation(s):
// \_ALU|Add0~30_combout  = (\ALUreg|Q [1] & ((\INPUT[6]~input_o  & ((\Areg|Q [6]) # (\ALUreg|Q [0]))) # (!\INPUT[6]~input_o  & (\Areg|Q [6] & \ALUreg|Q [0]))))

	.dataa(\INPUT[6]~input_o ),
	.datab(\Areg|Q [6]),
	.datac(\ALUreg|Q [1]),
	.datad(\ALUreg|Q [0]),
	.cin(gnd),
	.combout(\_ALU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~30 .lut_mask = 16'hE080;
defparam \_ALU|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N22
fiftyfivenm_lcell_comb \_ALU|Add0~34 (
// Equation(s):
// \_ALU|Add0~34_combout  = (\_ALU|Add0~30_combout ) # ((!\ALUreg|Q [1] & \_ALU|Add0~32_combout ))

	.dataa(\ALUreg|Q [1]),
	.datab(gnd),
	.datac(\_ALU|Add0~32_combout ),
	.datad(\_ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\_ALU|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~34 .lut_mask = 16'hFF50;
defparam \_ALU|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N23
dffeas \Creg|Q[6] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(\_ALU|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Creg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Creg|Q[6] .is_wysiwyg = "true";
defparam \Creg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N12
fiftyfivenm_lcell_comb \hexC1|S~0 (
// Equation(s):
// \hexC1|S~0_combout  = (\Creg|Q [7] & ((\Creg|Q [5] $ (!\Creg|Q [6])) # (!\Creg|Q [4]))) # (!\Creg|Q [7] & ((\Creg|Q [5]) # (\Creg|Q [4] $ (!\Creg|Q [6]))))

	.dataa(\Creg|Q [5]),
	.datab(\Creg|Q [7]),
	.datac(\Creg|Q [4]),
	.datad(\Creg|Q [6]),
	.cin(gnd),
	.combout(\hexC1|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexC1|S~0 .lut_mask = 16'hBE6F;
defparam \hexC1|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N26
fiftyfivenm_lcell_comb \hexC1|S~1 (
// Equation(s):
// \hexC1|S~1_combout  = (\Creg|Q [5] & ((\Creg|Q [4] & (!\Creg|Q [7])) # (!\Creg|Q [4] & ((!\Creg|Q [6]))))) # (!\Creg|Q [5] & ((\Creg|Q [7] $ (!\Creg|Q [4])) # (!\Creg|Q [6])))

	.dataa(\Creg|Q [5]),
	.datab(\Creg|Q [7]),
	.datac(\Creg|Q [4]),
	.datad(\Creg|Q [6]),
	.cin(gnd),
	.combout(\hexC1|S~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexC1|S~1 .lut_mask = 16'h617F;
defparam \hexC1|S~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N24
fiftyfivenm_lcell_comb \hexC1|S~2 (
// Equation(s):
// \hexC1|S~2_combout  = (\Creg|Q [7] & (((!\Creg|Q [5] & \Creg|Q [4])) # (!\Creg|Q [6]))) # (!\Creg|Q [7] & (((\Creg|Q [4]) # (\Creg|Q [6])) # (!\Creg|Q [5])))

	.dataa(\Creg|Q [5]),
	.datab(\Creg|Q [7]),
	.datac(\Creg|Q [4]),
	.datad(\Creg|Q [6]),
	.cin(gnd),
	.combout(\hexC1|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \hexC1|S~2 .lut_mask = 16'h73FD;
defparam \hexC1|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N22
fiftyfivenm_lcell_comb \hexC1|S~3 (
// Equation(s):
// \hexC1|S~3_combout  = (\Creg|Q [4] & (\Creg|Q [5] $ (((\Creg|Q [6]))))) # (!\Creg|Q [4] & ((\Creg|Q [5] & ((\Creg|Q [6]) # (!\Creg|Q [7]))) # (!\Creg|Q [5] & ((\Creg|Q [7]) # (!\Creg|Q [6])))))

	.dataa(\Creg|Q [5]),
	.datab(\Creg|Q [7]),
	.datac(\Creg|Q [4]),
	.datad(\Creg|Q [6]),
	.cin(gnd),
	.combout(\hexC1|S~3_combout ),
	.cout());
// synopsys translate_off
defparam \hexC1|S~3 .lut_mask = 16'h5EA7;
defparam \hexC1|S~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N16
fiftyfivenm_lcell_comb \hexC1|S~4 (
// Equation(s):
// \hexC1|S~4_combout  = (\Creg|Q [5] & ((\Creg|Q [7]) # ((!\Creg|Q [4])))) # (!\Creg|Q [5] & ((\Creg|Q [6] & (\Creg|Q [7])) # (!\Creg|Q [6] & ((!\Creg|Q [4])))))

	.dataa(\Creg|Q [5]),
	.datab(\Creg|Q [7]),
	.datac(\Creg|Q [4]),
	.datad(\Creg|Q [6]),
	.cin(gnd),
	.combout(\hexC1|S~4_combout ),
	.cout());
// synopsys translate_off
defparam \hexC1|S~4 .lut_mask = 16'hCE8F;
defparam \hexC1|S~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N30
fiftyfivenm_lcell_comb \hexC1|S~5 (
// Equation(s):
// \hexC1|S~5_combout  = (\Creg|Q [5] & ((\Creg|Q [7]) # ((!\Creg|Q [4] & \Creg|Q [6])))) # (!\Creg|Q [5] & ((\Creg|Q [7] $ (\Creg|Q [6])) # (!\Creg|Q [4])))

	.dataa(\Creg|Q [5]),
	.datab(\Creg|Q [7]),
	.datac(\Creg|Q [4]),
	.datad(\Creg|Q [6]),
	.cin(gnd),
	.combout(\hexC1|S~5_combout ),
	.cout());
// synopsys translate_off
defparam \hexC1|S~5 .lut_mask = 16'h9FCD;
defparam \hexC1|S~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N28
fiftyfivenm_lcell_comb \hexC1|S~6 (
// Equation(s):
// \hexC1|S~6_combout  = (\Creg|Q [4] & ((\Creg|Q [7]) # (\Creg|Q [5] $ (\Creg|Q [6])))) # (!\Creg|Q [4] & ((\Creg|Q [5]) # (\Creg|Q [7] $ (\Creg|Q [6]))))

	.dataa(\Creg|Q [5]),
	.datab(\Creg|Q [7]),
	.datac(\Creg|Q [4]),
	.datad(\Creg|Q [6]),
	.cin(gnd),
	.combout(\hexC1|S~6_combout ),
	.cout());
// synopsys translate_off
defparam \hexC1|S~6 .lut_mask = 16'hDBEE;
defparam \hexC1|S~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N16
fiftyfivenm_lcell_comb \_ALU|V~0 (
// Equation(s):
// \_ALU|V~0_combout  = (!\ALUreg|Q [1] & ((\Areg|Q [7] & (\_ALU|xn_out~0_combout  & !\_ALU|Add0~38_combout )) # (!\Areg|Q [7] & (!\_ALU|xn_out~0_combout  & \_ALU|Add0~38_combout ))))

	.dataa(\ALUreg|Q [1]),
	.datab(\Areg|Q [7]),
	.datac(\_ALU|xn_out~0_combout ),
	.datad(\_ALU|Add0~38_combout ),
	.cin(gnd),
	.combout(\_ALU|V~0_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|V~0 .lut_mask = 16'h0140;
defparam \_ALU|V~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N17
dffeas \statusreg|Q[3] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(\_ALU|V~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\statusreg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \statusreg|Q[3] .is_wysiwyg = "true";
defparam \statusreg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N24
fiftyfivenm_lcell_comb \_ALU|Add0~41 (
// Equation(s):
// \_ALU|Add0~41_combout  = \_ALU|Add0~37  $ (\ALUreg|Q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALUreg|Q [0]),
	.cin(\_ALU|Add0~37 ),
	.combout(\_ALU|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~41 .lut_mask = 16'h0FF0;
defparam \_ALU|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N24
fiftyfivenm_lcell_comb \_ALU|Add0~43 (
// Equation(s):
// \_ALU|Add0~43_combout  = (!\ALUreg|Q [1] & \_ALU|Add0~41_combout )

	.dataa(\ALUreg|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\_ALU|Add0~41_combout ),
	.cin(gnd),
	.combout(\_ALU|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Add0~43 .lut_mask = 16'h5500;
defparam \_ALU|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N19
dffeas \statusreg|Q[2] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_ALU|Add0~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\statusreg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \statusreg|Q[2] .is_wysiwyg = "true";
defparam \statusreg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y47_N25
dffeas \statusreg|Q[1] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(\_ALU|Add0~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\statusreg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \statusreg|Q[1] .is_wysiwyg = "true";
defparam \statusreg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N4
fiftyfivenm_lcell_comb \_ALU|Equal0~0 (
// Equation(s):
// \_ALU|Equal0~0_combout  = (!\_ALU|Add0~21_combout  & (!\_ALU|Add0~9_combout  & (!\_ALU|Add0~14_combout  & !\_ALU|Add0~19_combout )))

	.dataa(\_ALU|Add0~21_combout ),
	.datab(\_ALU|Add0~9_combout ),
	.datac(\_ALU|Add0~14_combout ),
	.datad(\_ALU|Add0~19_combout ),
	.cin(gnd),
	.combout(\_ALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Equal0~0 .lut_mask = 16'h0001;
defparam \_ALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N2
fiftyfivenm_lcell_comb \_ALU|Equal0~1 (
// Equation(s):
// \_ALU|Equal0~1_combout  = (!\_ALU|Add0~40_combout  & (!\_ALU|Add0~29_combout  & (!\_ALU|Add0~34_combout  & !\_ALU|Add0~38_combout )))

	.dataa(\_ALU|Add0~40_combout ),
	.datab(\_ALU|Add0~29_combout ),
	.datac(\_ALU|Add0~34_combout ),
	.datad(\_ALU|Add0~38_combout ),
	.cin(gnd),
	.combout(\_ALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Equal0~1 .lut_mask = 16'h0001;
defparam \_ALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N30
fiftyfivenm_lcell_comb \_ALU|Equal0~2 (
// Equation(s):
// \_ALU|Equal0~2_combout  = (\_ALU|Equal0~0_combout  & (\_ALU|Equal0~1_combout  & ((\ALUreg|Q [1]) # (!\_ALU|Add0~41_combout ))))

	.dataa(\ALUreg|Q [1]),
	.datab(\_ALU|Add0~41_combout ),
	.datac(\_ALU|Equal0~0_combout ),
	.datad(\_ALU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\_ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \_ALU|Equal0~2 .lut_mask = 16'hB000;
defparam \_ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N31
dffeas \statusreg|Q[0] (
	.clk(!\clkdeb|A~clkctrl_outclk ),
	.d(\_ALU|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_cont|current_step.STEP1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\statusreg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \statusreg|Q[0] .is_wysiwyg = "true";
defparam \statusreg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign Aseg_0_6 = \Aseg[0][6]~output_o ;

assign Aseg_0_5 = \Aseg[0][5]~output_o ;

assign Aseg_0_4 = \Aseg[0][4]~output_o ;

assign Aseg_0_3 = \Aseg[0][3]~output_o ;

assign Aseg_0_2 = \Aseg[0][2]~output_o ;

assign Aseg_0_1 = \Aseg[0][1]~output_o ;

assign Aseg_0_0 = \Aseg[0][0]~output_o ;

assign Aseg_1_6 = \Aseg[1][6]~output_o ;

assign Aseg_1_5 = \Aseg[1][5]~output_o ;

assign Aseg_1_4 = \Aseg[1][4]~output_o ;

assign Aseg_1_3 = \Aseg[1][3]~output_o ;

assign Aseg_1_2 = \Aseg[1][2]~output_o ;

assign Aseg_1_1 = \Aseg[1][1]~output_o ;

assign Aseg_1_0 = \Aseg[1][0]~output_o ;

assign Bseg_0_6 = \Bseg[0][6]~output_o ;

assign Bseg_0_5 = \Bseg[0][5]~output_o ;

assign Bseg_0_4 = \Bseg[0][4]~output_o ;

assign Bseg_0_3 = \Bseg[0][3]~output_o ;

assign Bseg_0_2 = \Bseg[0][2]~output_o ;

assign Bseg_0_1 = \Bseg[0][1]~output_o ;

assign Bseg_0_0 = \Bseg[0][0]~output_o ;

assign Bseg_1_6 = \Bseg[1][6]~output_o ;

assign Bseg_1_5 = \Bseg[1][5]~output_o ;

assign Bseg_1_4 = \Bseg[1][4]~output_o ;

assign Bseg_1_3 = \Bseg[1][3]~output_o ;

assign Bseg_1_2 = \Bseg[1][2]~output_o ;

assign Bseg_1_1 = \Bseg[1][1]~output_o ;

assign Bseg_1_0 = \Bseg[1][0]~output_o ;

assign Cseg_0_6 = \Cseg[0][6]~output_o ;

assign Cseg_0_5 = \Cseg[0][5]~output_o ;

assign Cseg_0_4 = \Cseg[0][4]~output_o ;

assign Cseg_0_3 = \Cseg[0][3]~output_o ;

assign Cseg_0_2 = \Cseg[0][2]~output_o ;

assign Cseg_0_1 = \Cseg[0][1]~output_o ;

assign Cseg_0_0 = \Cseg[0][0]~output_o ;

assign Cseg_1_6 = \Cseg[1][6]~output_o ;

assign Cseg_1_5 = \Cseg[1][5]~output_o ;

assign Cseg_1_4 = \Cseg[1][4]~output_o ;

assign Cseg_1_3 = \Cseg[1][3]~output_o ;

assign Cseg_1_2 = \Cseg[1][2]~output_o ;

assign Cseg_1_1 = \Cseg[1][1]~output_o ;

assign Cseg_1_0 = \Cseg[1][0]~output_o ;

assign V = \V~output_o ;

assign C = \C~output_o ;

assign Neg = \Neg~output_o ;

assign Z = \Z~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
