INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-3/part-1/part-1.srcs/sources_1/new/part-1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-3/part-1/part-1.srcs/sim_1/new/part-1-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part_1_sim
