<profile>

<section name = "Vitis HLS Report for 'send2AIE_2_Pipeline_VITIS_LOOP_112_2'" level="0">
<item name = "Date">Mon May 12 19:57:08 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">toppl</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">versalaicore</item>
<item name = "Target device">xcvc1902-vsva2197-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.22 ns, 1.505 ns, 0.60 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">36, 36, 79.992 ns, 79.992 ns, 36, 36, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_112_2">34, 34, 5, 1, 1, 31, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 21, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 529, 121, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="j_6_fu_156_p2">+, 0, 0, 6, 6, 1</column>
<column name="icmp_ln112_fu_150_p2">icmp, 0, 0, 7, 6, 7</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="rem27_urem_fu_195_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">2, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">2, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_5">5, 2, 6, 12</column>
<column name="j_fu_78">5, 2, 6, 12</column>
<column name="send_fifo_1_blk_n">2, 2, 1, 2</column>
<column name="sweep_tx0_1_TDATA_blk_n">2, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="j_fu_78">6, 0, 6, 0</column>
<column name="send_fifo_1_read_reg_250">128, 0, 128, 0</column>
<column name="tmp_s_reg_266">32, 0, 32, 0</column>
<column name="trunc_ln112_reg_244">1, 0, 1, 0</column>
<column name="trunc_ln112_reg_244_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="trunc_ln118_reg_256">96, 0, 96, 0</column>
<column name="trunc_ln118_reg_256">256, 121, 96, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, send2AIE.2_Pipeline_VITIS_LOOP_112_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, send2AIE.2_Pipeline_VITIS_LOOP_112_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, send2AIE.2_Pipeline_VITIS_LOOP_112_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, send2AIE.2_Pipeline_VITIS_LOOP_112_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, send2AIE.2_Pipeline_VITIS_LOOP_112_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, send2AIE.2_Pipeline_VITIS_LOOP_112_2, return value</column>
<column name="send_fifo_1_dout">in, 128, ap_fifo, send_fifo_1, pointer</column>
<column name="send_fifo_1_num_data_valid">in, 10, ap_fifo, send_fifo_1, pointer</column>
<column name="send_fifo_1_fifo_cap">in, 10, ap_fifo, send_fifo_1, pointer</column>
<column name="send_fifo_1_empty_n">in, 1, ap_fifo, send_fifo_1, pointer</column>
<column name="send_fifo_1_read">out, 1, ap_fifo, send_fifo_1, pointer</column>
<column name="sweep_tx0_1_TREADY">in, 1, axis, sweep_tx0_1_V_data_V, pointer</column>
<column name="sweep_tx0_1_TDATA">out, 128, axis, sweep_tx0_1_V_data_V, pointer</column>
<column name="data_temp_address0">out, 1, ap_memory, data_temp, array</column>
<column name="data_temp_ce0">out, 1, ap_memory, data_temp, array</column>
<column name="data_temp_we0">out, 1, ap_memory, data_temp, array</column>
<column name="data_temp_d0">out, 128, ap_memory, data_temp, array</column>
<column name="data_temp_address1">out, 1, ap_memory, data_temp, array</column>
<column name="data_temp_ce1">out, 1, ap_memory, data_temp, array</column>
<column name="data_temp_q1">in, 128, ap_memory, data_temp, array</column>
<column name="sweep_tx0_1_TVALID">out, 1, axis, sweep_tx0_1_V_last_V, pointer</column>
<column name="sweep_tx0_1_TLAST">out, 1, axis, sweep_tx0_1_V_last_V, pointer</column>
<column name="sweep_tx0_1_TKEEP">out, 16, axis, sweep_tx0_1_V_keep_V, pointer</column>
<column name="sweep_tx0_1_TSTRB">out, 16, axis, sweep_tx0_1_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
