
Bai8_CauHinhNgatGPIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008a8  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000a3c  08000a3c  00001a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000a4c  08000a4c  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000a4c  08000a4c  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000a4c  08000a4c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a4c  08000a4c  00001a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000a50  08000a50  00001a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000a54  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08000a58  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000a58  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002b43  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000bd6  00000000  00000000  00004b77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003a8  00000000  00000000  00005750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000199  00000000  00000000  00005af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010d9e  00000000  00000000  00005c91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000032b6  00000000  00000000  00016a2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0003de8b  00000000  00000000  00019ce5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000be  00000000  00000000  00057b70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000e6c  00000000  00000000  00057c30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  00058a9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 00000130  00000000  00000000  00058b1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000a24 	.word	0x08000a24

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	08000a24 	.word	0x08000a24

080001d4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001d8:	4b16      	ldr	r3, [pc, #88]	@ (8000234 <SystemInit+0x60>)
 80001da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80001de:	4a15      	ldr	r2, [pc, #84]	@ (8000234 <SystemInit+0x60>)
 80001e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80001e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001e8:	4b13      	ldr	r3, [pc, #76]	@ (8000238 <SystemInit+0x64>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a12      	ldr	r2, [pc, #72]	@ (8000238 <SystemInit+0x64>)
 80001ee:	f043 0301 	orr.w	r3, r3, #1
 80001f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001f4:	4b10      	ldr	r3, [pc, #64]	@ (8000238 <SystemInit+0x64>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000238 <SystemInit+0x64>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	4a0e      	ldr	r2, [pc, #56]	@ (8000238 <SystemInit+0x64>)
 8000200:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 8000204:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000208:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800020a:	4b0b      	ldr	r3, [pc, #44]	@ (8000238 <SystemInit+0x64>)
 800020c:	4a0b      	ldr	r2, [pc, #44]	@ (800023c <SystemInit+0x68>)
 800020e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000210:	4b09      	ldr	r3, [pc, #36]	@ (8000238 <SystemInit+0x64>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a08      	ldr	r2, [pc, #32]	@ (8000238 <SystemInit+0x64>)
 8000216:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800021a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800021c:	4b06      	ldr	r3, [pc, #24]	@ (8000238 <SystemInit+0x64>)
 800021e:	2200      	movs	r2, #0
 8000220:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000222:	f000 f88f 	bl	8000344 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <SystemInit+0x60>)
 8000228:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800022c:	609a      	str	r2, [r3, #8]
#endif
}
 800022e:	bf00      	nop
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	e000ed00 	.word	0xe000ed00
 8000238:	40023800 	.word	0x40023800
 800023c:	24003010 	.word	0x24003010

08000240 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000240:	b480      	push	{r7}
 8000242:	b087      	sub	sp, #28
 8000244:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000246:	2300      	movs	r3, #0
 8000248:	613b      	str	r3, [r7, #16]
 800024a:	2300      	movs	r3, #0
 800024c:	617b      	str	r3, [r7, #20]
 800024e:	2302      	movs	r3, #2
 8000250:	60fb      	str	r3, [r7, #12]
 8000252:	2300      	movs	r3, #0
 8000254:	60bb      	str	r3, [r7, #8]
 8000256:	2302      	movs	r3, #2
 8000258:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800025a:	4b35      	ldr	r3, [pc, #212]	@ (8000330 <SystemCoreClockUpdate+0xf0>)
 800025c:	689b      	ldr	r3, [r3, #8]
 800025e:	f003 030c 	and.w	r3, r3, #12
 8000262:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000264:	693b      	ldr	r3, [r7, #16]
 8000266:	2b08      	cmp	r3, #8
 8000268:	d011      	beq.n	800028e <SystemCoreClockUpdate+0x4e>
 800026a:	693b      	ldr	r3, [r7, #16]
 800026c:	2b08      	cmp	r3, #8
 800026e:	d844      	bhi.n	80002fa <SystemCoreClockUpdate+0xba>
 8000270:	693b      	ldr	r3, [r7, #16]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d003      	beq.n	800027e <SystemCoreClockUpdate+0x3e>
 8000276:	693b      	ldr	r3, [r7, #16]
 8000278:	2b04      	cmp	r3, #4
 800027a:	d004      	beq.n	8000286 <SystemCoreClockUpdate+0x46>
 800027c:	e03d      	b.n	80002fa <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800027e:	4b2d      	ldr	r3, [pc, #180]	@ (8000334 <SystemCoreClockUpdate+0xf4>)
 8000280:	4a2d      	ldr	r2, [pc, #180]	@ (8000338 <SystemCoreClockUpdate+0xf8>)
 8000282:	601a      	str	r2, [r3, #0]
      break;
 8000284:	e03d      	b.n	8000302 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000286:	4b2b      	ldr	r3, [pc, #172]	@ (8000334 <SystemCoreClockUpdate+0xf4>)
 8000288:	4a2c      	ldr	r2, [pc, #176]	@ (800033c <SystemCoreClockUpdate+0xfc>)
 800028a:	601a      	str	r2, [r3, #0]
      break;
 800028c:	e039      	b.n	8000302 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800028e:	4b28      	ldr	r3, [pc, #160]	@ (8000330 <SystemCoreClockUpdate+0xf0>)
 8000290:	685b      	ldr	r3, [r3, #4]
 8000292:	0d9b      	lsrs	r3, r3, #22
 8000294:	f003 0301 	and.w	r3, r3, #1
 8000298:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800029a:	4b25      	ldr	r3, [pc, #148]	@ (8000330 <SystemCoreClockUpdate+0xf0>)
 800029c:	685b      	ldr	r3, [r3, #4]
 800029e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80002a2:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80002a4:	68bb      	ldr	r3, [r7, #8]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d00c      	beq.n	80002c4 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002aa:	4a24      	ldr	r2, [pc, #144]	@ (800033c <SystemCoreClockUpdate+0xfc>)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80002b2:	4a1f      	ldr	r2, [pc, #124]	@ (8000330 <SystemCoreClockUpdate+0xf0>)
 80002b4:	6852      	ldr	r2, [r2, #4]
 80002b6:	0992      	lsrs	r2, r2, #6
 80002b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80002bc:	fb02 f303 	mul.w	r3, r2, r3
 80002c0:	617b      	str	r3, [r7, #20]
 80002c2:	e00b      	b.n	80002dc <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002c4:	4a1c      	ldr	r2, [pc, #112]	@ (8000338 <SystemCoreClockUpdate+0xf8>)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80002cc:	4a18      	ldr	r2, [pc, #96]	@ (8000330 <SystemCoreClockUpdate+0xf0>)
 80002ce:	6852      	ldr	r2, [r2, #4]
 80002d0:	0992      	lsrs	r2, r2, #6
 80002d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80002d6:	fb02 f303 	mul.w	r3, r2, r3
 80002da:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80002dc:	4b14      	ldr	r3, [pc, #80]	@ (8000330 <SystemCoreClockUpdate+0xf0>)
 80002de:	685b      	ldr	r3, [r3, #4]
 80002e0:	0c1b      	lsrs	r3, r3, #16
 80002e2:	f003 0303 	and.w	r3, r3, #3
 80002e6:	3301      	adds	r3, #1
 80002e8:	005b      	lsls	r3, r3, #1
 80002ea:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80002ec:	697a      	ldr	r2, [r7, #20]
 80002ee:	68fb      	ldr	r3, [r7, #12]
 80002f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80002f4:	4a0f      	ldr	r2, [pc, #60]	@ (8000334 <SystemCoreClockUpdate+0xf4>)
 80002f6:	6013      	str	r3, [r2, #0]
      break;
 80002f8:	e003      	b.n	8000302 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80002fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000334 <SystemCoreClockUpdate+0xf4>)
 80002fc:	4a0e      	ldr	r2, [pc, #56]	@ (8000338 <SystemCoreClockUpdate+0xf8>)
 80002fe:	601a      	str	r2, [r3, #0]
      break;
 8000300:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000302:	4b0b      	ldr	r3, [pc, #44]	@ (8000330 <SystemCoreClockUpdate+0xf0>)
 8000304:	689b      	ldr	r3, [r3, #8]
 8000306:	091b      	lsrs	r3, r3, #4
 8000308:	f003 030f 	and.w	r3, r3, #15
 800030c:	4a0c      	ldr	r2, [pc, #48]	@ (8000340 <SystemCoreClockUpdate+0x100>)
 800030e:	5cd3      	ldrb	r3, [r2, r3]
 8000310:	b2db      	uxtb	r3, r3
 8000312:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000314:	4b07      	ldr	r3, [pc, #28]	@ (8000334 <SystemCoreClockUpdate+0xf4>)
 8000316:	681a      	ldr	r2, [r3, #0]
 8000318:	693b      	ldr	r3, [r7, #16]
 800031a:	fa22 f303 	lsr.w	r3, r2, r3
 800031e:	4a05      	ldr	r2, [pc, #20]	@ (8000334 <SystemCoreClockUpdate+0xf4>)
 8000320:	6013      	str	r3, [r2, #0]
}
 8000322:	bf00      	nop
 8000324:	371c      	adds	r7, #28
 8000326:	46bd      	mov	sp, r7
 8000328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	40023800 	.word	0x40023800
 8000334:	20000000 	.word	0x20000000
 8000338:	00f42400 	.word	0x00f42400
 800033c:	017d7840 	.word	0x017d7840
 8000340:	08000a3c 	.word	0x08000a3c

08000344 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
/******************************************************************************/

  /* At this stage the HSI is already enabled and used as System clock source */

    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000348:	4b23      	ldr	r3, [pc, #140]	@ (80003d8 <SetSysClock+0x94>)
 800034a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800034c:	4a22      	ldr	r2, [pc, #136]	@ (80003d8 <SetSysClock+0x94>)
 800034e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000352:	6413      	str	r3, [r2, #64]	@ 0x40
    PWR->CR |= PWR_CR_VOS;
 8000354:	4b21      	ldr	r3, [pc, #132]	@ (80003dc <SetSysClock+0x98>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a20      	ldr	r2, [pc, #128]	@ (80003dc <SetSysClock+0x98>)
 800035a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800035e:	6013      	str	r3, [r2, #0]

  /* HCLK = SYSCLK / 1*/
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000360:	4b1d      	ldr	r3, [pc, #116]	@ (80003d8 <SetSysClock+0x94>)
 8000362:	4a1d      	ldr	r2, [pc, #116]	@ (80003d8 <SetSysClock+0x94>)
 8000364:	689b      	ldr	r3, [r3, #8]
 8000366:	6093      	str	r3, [r2, #8]

  /* PCLK2 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8000368:	4b1b      	ldr	r3, [pc, #108]	@ (80003d8 <SetSysClock+0x94>)
 800036a:	4a1b      	ldr	r2, [pc, #108]	@ (80003d8 <SetSysClock+0x94>)
 800036c:	689b      	ldr	r3, [r3, #8]
 800036e:	6093      	str	r3, [r2, #8]
    
  /* PCLK1 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 8000370:	4b19      	ldr	r3, [pc, #100]	@ (80003d8 <SetSysClock+0x94>)
 8000372:	689b      	ldr	r3, [r3, #8]
 8000374:	4a18      	ldr	r2, [pc, #96]	@ (80003d8 <SetSysClock+0x94>)
 8000376:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800037a:	6093      	str	r3, [r2, #8]

  /* Configure the main PLL */
  RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800037c:	4b16      	ldr	r3, [pc, #88]	@ (80003d8 <SetSysClock+0x94>)
 800037e:	4a18      	ldr	r2, [pc, #96]	@ (80003e0 <SetSysClock+0x9c>)
 8000380:	605a      	str	r2, [r3, #4]
                 (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

  /* Enable the main PLL */
  RCC->CR |= RCC_CR_PLLON;
 8000382:	4b15      	ldr	r3, [pc, #84]	@ (80003d8 <SetSysClock+0x94>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	4a14      	ldr	r2, [pc, #80]	@ (80003d8 <SetSysClock+0x94>)
 8000388:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800038c:	6013      	str	r3, [r2, #0]

  /* Wait till the main PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800038e:	bf00      	nop
 8000390:	4b11      	ldr	r3, [pc, #68]	@ (80003d8 <SetSysClock+0x94>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000398:	2b00      	cmp	r3, #0
 800039a:	d0f9      	beq.n	8000390 <SetSysClock+0x4c>
  {
  }
   
  /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
  FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
 800039c:	4b11      	ldr	r3, [pc, #68]	@ (80003e4 <SetSysClock+0xa0>)
 800039e:	f240 6202 	movw	r2, #1538	@ 0x602
 80003a2:	601a      	str	r2, [r3, #0]

  /* Select the main PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80003a4:	4b0c      	ldr	r3, [pc, #48]	@ (80003d8 <SetSysClock+0x94>)
 80003a6:	689b      	ldr	r3, [r3, #8]
 80003a8:	4a0b      	ldr	r2, [pc, #44]	@ (80003d8 <SetSysClock+0x94>)
 80003aa:	f023 0303 	bic.w	r3, r3, #3
 80003ae:	6093      	str	r3, [r2, #8]
  RCC->CFGR |= RCC_CFGR_SW_PLL;
 80003b0:	4b09      	ldr	r3, [pc, #36]	@ (80003d8 <SetSysClock+0x94>)
 80003b2:	689b      	ldr	r3, [r3, #8]
 80003b4:	4a08      	ldr	r2, [pc, #32]	@ (80003d8 <SetSysClock+0x94>)
 80003b6:	f043 0302 	orr.w	r3, r3, #2
 80003ba:	6093      	str	r3, [r2, #8]

  /* Wait till the main PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80003bc:	bf00      	nop
 80003be:	4b06      	ldr	r3, [pc, #24]	@ (80003d8 <SetSysClock+0x94>)
 80003c0:	689b      	ldr	r3, [r3, #8]
 80003c2:	f003 030c 	and.w	r3, r3, #12
 80003c6:	2b08      	cmp	r3, #8
 80003c8:	d1f9      	bne.n	80003be <SetSysClock+0x7a>
}
 80003ca:	bf00      	nop
 80003cc:	bf00      	nop
 80003ce:	46bd      	mov	sp, r7
 80003d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop
 80003d8:	40023800 	.word	0x40023800
 80003dc:	40007000 	.word	0x40007000
 80003e0:	08015410 	.word	0x08015410
 80003e4:	40023c00 	.word	0x40023c00

080003e8 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80003e8:	b480      	push	{r7}
 80003ea:	b083      	sub	sp, #12
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
 80003f0:	460b      	mov	r3, r1
 80003f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80003f4:	78fb      	ldrb	r3, [r7, #3]
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d006      	beq.n	8000408 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80003fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000424 <RCC_AHB1PeriphClockCmd+0x3c>)
 80003fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80003fe:	4909      	ldr	r1, [pc, #36]	@ (8000424 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	4313      	orrs	r3, r2
 8000404:	630b      	str	r3, [r1, #48]	@ 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000406:	e006      	b.n	8000416 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000408:	4b06      	ldr	r3, [pc, #24]	@ (8000424 <RCC_AHB1PeriphClockCmd+0x3c>)
 800040a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	43db      	mvns	r3, r3
 8000410:	4904      	ldr	r1, [pc, #16]	@ (8000424 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000412:	4013      	ands	r3, r2
 8000414:	630b      	str	r3, [r1, #48]	@ 0x30
}
 8000416:	bf00      	nop
 8000418:	370c      	adds	r7, #12
 800041a:	46bd      	mov	sp, r7
 800041c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000420:	4770      	bx	lr
 8000422:	bf00      	nop
 8000424:	40023800 	.word	0x40023800

08000428 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000428:	b480      	push	{r7}
 800042a:	b083      	sub	sp, #12
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
 8000430:	460b      	mov	r3, r1
 8000432:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000434:	78fb      	ldrb	r3, [r7, #3]
 8000436:	2b00      	cmp	r3, #0
 8000438:	d006      	beq.n	8000448 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800043a:	4b0a      	ldr	r3, [pc, #40]	@ (8000464 <RCC_APB2PeriphClockCmd+0x3c>)
 800043c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800043e:	4909      	ldr	r1, [pc, #36]	@ (8000464 <RCC_APB2PeriphClockCmd+0x3c>)
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	4313      	orrs	r3, r2
 8000444:	644b      	str	r3, [r1, #68]	@ 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000446:	e006      	b.n	8000456 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000448:	4b06      	ldr	r3, [pc, #24]	@ (8000464 <RCC_APB2PeriphClockCmd+0x3c>)
 800044a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	43db      	mvns	r3, r3
 8000450:	4904      	ldr	r1, [pc, #16]	@ (8000464 <RCC_APB2PeriphClockCmd+0x3c>)
 8000452:	4013      	ands	r3, r2
 8000454:	644b      	str	r3, [r1, #68]	@ 0x44
}
 8000456:	bf00      	nop
 8000458:	370c      	adds	r7, #12
 800045a:	46bd      	mov	sp, r7
 800045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000460:	4770      	bx	lr
 8000462:	bf00      	nop
 8000464:	40023800 	.word	0x40023800

08000468 <EXTI3_IRQHandler>:
static void LedControl_Status(GPIO_TypeDef *GPIOx, uint16_t GPIO_PIN, uint8_t Status);
/******************************************************************************/
/*                            EXPORTED FUNCTIONS                              */
/******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
	if(EXTI_GetFlagStatus(EXTI_Line3) == SET)
 800046c:	2008      	movs	r0, #8
 800046e:	f000 fa49 	bl	8000904 <EXTI_GetFlagStatus>
 8000472:	4603      	mov	r3, r0
 8000474:	2b01      	cmp	r3, #1
 8000476:	d109      	bne.n	800048c <EXTI3_IRQHandler+0x24>
	{
		Status = !Status;
 8000478:	4b07      	ldr	r3, [pc, #28]	@ (8000498 <EXTI3_IRQHandler+0x30>)
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	2b00      	cmp	r3, #0
 800047e:	bf0c      	ite	eq
 8000480:	2301      	moveq	r3, #1
 8000482:	2300      	movne	r3, #0
 8000484:	b2db      	uxtb	r3, r3
 8000486:	461a      	mov	r2, r3
 8000488:	4b03      	ldr	r3, [pc, #12]	@ (8000498 <EXTI3_IRQHandler+0x30>)
 800048a:	701a      	strb	r2, [r3, #0]
	}
	EXTI_ClearITPendingBit(EXTI_Line3);
 800048c:	2008      	movs	r0, #8
 800048e:	f000 fa53 	bl	8000938 <EXTI_ClearITPendingBit>
}
 8000492:	bf00      	nop
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	20000020 	.word	0x20000020

0800049c <main>:
/******************************************************************************/


int main()
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
 80004a0:	f7ff fece 	bl	8000240 <SystemCoreClockUpdate>
	Led_Init();
 80004a4:	f000 f818 	bl	80004d8 <Led_Init>
	Interrupt_Init();
 80004a8:	f000 f832 	bl	8000510 <Interrupt_Init>
	while(1)
	{
		if(Status == 0)
 80004ac:	4b08      	ldr	r3, [pc, #32]	@ (80004d0 <main+0x34>)
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d107      	bne.n	80004c4 <main+0x28>
		{
			delay();
 80004b4:	f000 f86a 	bl	800058c <delay>
			LedControl_Status(LED_GPIO_PORT, LED_GPIO_PIN, GPIO_PIN_LOW);
 80004b8:	2200      	movs	r2, #0
 80004ba:	2101      	movs	r1, #1
 80004bc:	4805      	ldr	r0, [pc, #20]	@ (80004d4 <main+0x38>)
 80004be:	f000 f87b 	bl	80005b8 <LedControl_Status>
 80004c2:	e7f3      	b.n	80004ac <main+0x10>
		}
		else
		{
			LedControl_Status(LED_GPIO_PORT, LED_GPIO_PIN, GPIO_PIN_HIGH);
 80004c4:	2201      	movs	r2, #1
 80004c6:	2101      	movs	r1, #1
 80004c8:	4802      	ldr	r0, [pc, #8]	@ (80004d4 <main+0x38>)
 80004ca:	f000 f875 	bl	80005b8 <LedControl_Status>
		if(Status == 0)
 80004ce:	e7ed      	b.n	80004ac <main+0x10>
 80004d0:	20000020 	.word	0x20000020
 80004d4:	40020000 	.word	0x40020000

080004d8 <Led_Init>:
	}
	return 0;
}

static void Led_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef	GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(LEDControl_SetClock, ENABLE);
 80004de:	2101      	movs	r1, #1
 80004e0:	2001      	movs	r0, #1
 80004e2:	f7ff ff81 	bl	80003e8 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80004e6:	2301      	movs	r3, #1
 80004e8:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80004ea:	2300      	movs	r3, #0
 80004ec:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Pin = LED_GPIO_PIN;
 80004ee:	2301      	movs	r3, #1
 80004f0:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 80004f2:	2302      	movs	r3, #2
 80004f4:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80004f6:	2302      	movs	r3, #2
 80004f8:	717b      	strb	r3, [r7, #5]

	GPIO_Init(LED_GPIO_PORT, &GPIO_InitStructure);
 80004fa:	463b      	mov	r3, r7
 80004fc:	4619      	mov	r1, r3
 80004fe:	4803      	ldr	r0, [pc, #12]	@ (800050c <Led_Init+0x34>)
 8000500:	f000 f900 	bl	8000704 <GPIO_Init>
}
 8000504:	bf00      	nop
 8000506:	3708      	adds	r7, #8
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	40020000 	.word	0x40020000

08000510 <Interrupt_Init>:

static void Interrupt_Init(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b086      	sub	sp, #24
 8000514:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef	GPIO_InitStructure;
	EXTI_InitTypeDef	EXTI_InitStructure;
	NVIC_InitTypeDef	NVIC_InitStructure;

	RCC_AHB1PeriphClockCmd(BUTTONControl_SetClock, ENABLE);
 8000516:	2101      	movs	r1, #1
 8000518:	2002      	movs	r0, #2
 800051a:	f7ff ff65 	bl	80003e8 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 800051e:	2300      	movs	r3, #0
 8000520:	753b      	strb	r3, [r7, #20]
	GPIO_InitStructure.GPIO_Pin = BUTTON_GPIO_PIN;
 8000522:	2308      	movs	r3, #8
 8000524:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000526:	2301      	movs	r3, #1
 8000528:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800052a:	2302      	movs	r3, #2
 800052c:	757b      	strb	r3, [r7, #21]

	GPIO_Init(BUTTON_GPIO_PORT, &GPIO_InitStructure);
 800052e:	f107 0310 	add.w	r3, r7, #16
 8000532:	4619      	mov	r1, r3
 8000534:	4814      	ldr	r0, [pc, #80]	@ (8000588 <Interrupt_Init+0x78>)
 8000536:	f000 f8e5 	bl	8000704 <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 800053a:	2101      	movs	r1, #1
 800053c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000540:	f7ff ff72 	bl	8000428 <RCC_APB2PeriphClockCmd>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, EXTI_PinSource3);
 8000544:	2103      	movs	r1, #3
 8000546:	2001      	movs	r0, #1
 8000548:	f000 fa06 	bl	8000958 <SYSCFG_EXTILineConfig>

	EXTI_InitStructure.EXTI_Line = EXTI_Line3;
 800054c:	2308      	movs	r3, #8
 800054e:	60bb      	str	r3, [r7, #8]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8000550:	2301      	movs	r3, #1
 8000552:	73bb      	strb	r3, [r7, #14]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8000554:	2300      	movs	r3, #0
 8000556:	733b      	strb	r3, [r7, #12]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
 8000558:	230c      	movs	r3, #12
 800055a:	737b      	strb	r3, [r7, #13]

	EXTI_Init(&EXTI_InitStructure);
 800055c:	f107 0308 	add.w	r3, r7, #8
 8000560:	4618      	mov	r0, r3
 8000562:	f000 f95d 	bl	8000820 <EXTI_Init>

	NVIC_InitStructure.NVIC_IRQChannel = EXTI3_IRQn;
 8000566:	2309      	movs	r3, #9
 8000568:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800056a:	2301      	movs	r3, #1
 800056c:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800056e:	2300      	movs	r3, #0
 8000570:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000572:	2300      	movs	r3, #0
 8000574:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStructure);
 8000576:	1d3b      	adds	r3, r7, #4
 8000578:	4618      	mov	r0, r3
 800057a:	f000 f861 	bl	8000640 <NVIC_Init>
}
 800057e:	bf00      	nop
 8000580:	3718      	adds	r7, #24
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	40020400 	.word	0x40020400

0800058c <delay>:

static void delay(void)
{
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
	for(uint32_t i =0; i < 500000; i++);
 8000592:	2300      	movs	r3, #0
 8000594:	607b      	str	r3, [r7, #4]
 8000596:	e002      	b.n	800059e <delay+0x12>
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	3301      	adds	r3, #1
 800059c:	607b      	str	r3, [r7, #4]
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	4a04      	ldr	r2, [pc, #16]	@ (80005b4 <delay+0x28>)
 80005a2:	4293      	cmp	r3, r2
 80005a4:	d9f8      	bls.n	8000598 <delay+0xc>
}
 80005a6:	bf00      	nop
 80005a8:	bf00      	nop
 80005aa:	370c      	adds	r7, #12
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr
 80005b4:	0007a11f 	.word	0x0007a11f

080005b8 <LedControl_Status>:

static void LedControl_Status(GPIO_TypeDef *GPIOx, uint16_t GPIO_PIN, uint8_t Status)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
 80005c0:	460b      	mov	r3, r1
 80005c2:	807b      	strh	r3, [r7, #2]
 80005c4:	4613      	mov	r3, r2
 80005c6:	707b      	strb	r3, [r7, #1]
	if(Status == GPIO_PIN_SET)
 80005c8:	787b      	ldrb	r3, [r7, #1]
 80005ca:	2b01      	cmp	r3, #1
 80005cc:	d102      	bne.n	80005d4 <LedControl_Status+0x1c>
	{
		GPIOx->BSRRL = GPIO_PIN;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	887a      	ldrh	r2, [r7, #2]
 80005d2:	831a      	strh	r2, [r3, #24]
	}
	if(Status == GPIO_PIN_RESET)
 80005d4:	787b      	ldrb	r3, [r7, #1]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d102      	bne.n	80005e0 <LedControl_Status+0x28>
	{
		GPIOx->BSRRH = GPIO_PIN;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	887a      	ldrh	r2, [r7, #2]
 80005de:	835a      	strh	r2, [r3, #26]
	}
}
 80005e0:	bf00      	nop
 80005e2:	370c      	adds	r7, #12
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr

080005ec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005ec:	480d      	ldr	r0, [pc, #52]	@ (8000624 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005ee:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80005f0:	f7ff fdf0 	bl	80001d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005f4:	480c      	ldr	r0, [pc, #48]	@ (8000628 <LoopForever+0x6>)
  ldr r1, =_edata
 80005f6:	490d      	ldr	r1, [pc, #52]	@ (800062c <LoopForever+0xa>)
  ldr r2, =_sidata
 80005f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000630 <LoopForever+0xe>)
  movs r3, #0
 80005fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005fc:	e002      	b.n	8000604 <LoopCopyDataInit>

080005fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000600:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000602:	3304      	adds	r3, #4

08000604 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000604:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000606:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000608:	d3f9      	bcc.n	80005fe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800060a:	4a0a      	ldr	r2, [pc, #40]	@ (8000634 <LoopForever+0x12>)
  ldr r4, =_ebss
 800060c:	4c0a      	ldr	r4, [pc, #40]	@ (8000638 <LoopForever+0x16>)
  movs r3, #0
 800060e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000610:	e001      	b.n	8000616 <LoopFillZerobss>

08000612 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000612:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000614:	3204      	adds	r2, #4

08000616 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000616:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000618:	d3fb      	bcc.n	8000612 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800061a:	f000 f9df 	bl	80009dc <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800061e:	f7ff ff3d 	bl	800049c <main>

08000622 <LoopForever>:

LoopForever:
  b LoopForever
 8000622:	e7fe      	b.n	8000622 <LoopForever>
  ldr   r0, =_estack
 8000624:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000628:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800062c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000630:	08000a54 	.word	0x08000a54
  ldr r2, =_sbss
 8000634:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000638:	20000024 	.word	0x20000024

0800063c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800063c:	e7fe      	b.n	800063c <ADC_IRQHandler>
	...

08000640 <NVIC_Init>:
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
 8000648:	2300      	movs	r3, #0
 800064a:	73fb      	strb	r3, [r7, #15]
 800064c:	2300      	movs	r3, #0
 800064e:	73bb      	strb	r3, [r7, #14]
 8000650:	230f      	movs	r3, #15
 8000652:	737b      	strb	r3, [r7, #13]
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	78db      	ldrb	r3, [r3, #3]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d039      	beq.n	80006d0 <NVIC_Init+0x90>
 800065c:	4b27      	ldr	r3, [pc, #156]	@ (80006fc <NVIC_Init+0xbc>)
 800065e:	68db      	ldr	r3, [r3, #12]
 8000660:	43db      	mvns	r3, r3
 8000662:	0a1b      	lsrs	r3, r3, #8
 8000664:	b2db      	uxtb	r3, r3
 8000666:	f003 0307 	and.w	r3, r3, #7
 800066a:	73fb      	strb	r3, [r7, #15]
 800066c:	7bfb      	ldrb	r3, [r7, #15]
 800066e:	f1c3 0304 	rsb	r3, r3, #4
 8000672:	73bb      	strb	r3, [r7, #14]
 8000674:	7b7a      	ldrb	r2, [r7, #13]
 8000676:	7bfb      	ldrb	r3, [r7, #15]
 8000678:	fa42 f303 	asr.w	r3, r2, r3
 800067c:	737b      	strb	r3, [r7, #13]
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	785b      	ldrb	r3, [r3, #1]
 8000682:	461a      	mov	r2, r3
 8000684:	7bbb      	ldrb	r3, [r7, #14]
 8000686:	fa02 f303 	lsl.w	r3, r2, r3
 800068a:	73fb      	strb	r3, [r7, #15]
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	789a      	ldrb	r2, [r3, #2]
 8000690:	7b7b      	ldrb	r3, [r7, #13]
 8000692:	4013      	ands	r3, r2
 8000694:	b2da      	uxtb	r2, r3
 8000696:	7bfb      	ldrb	r3, [r7, #15]
 8000698:	4313      	orrs	r3, r2
 800069a:	73fb      	strb	r3, [r7, #15]
 800069c:	7bfb      	ldrb	r3, [r7, #15]
 800069e:	011b      	lsls	r3, r3, #4
 80006a0:	73fb      	strb	r3, [r7, #15]
 80006a2:	4a17      	ldr	r2, [pc, #92]	@ (8000700 <NVIC_Init+0xc0>)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	4413      	add	r3, r2
 80006aa:	7bfa      	ldrb	r2, [r7, #15]
 80006ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	f003 031f 	and.w	r3, r3, #31
 80006b8:	4911      	ldr	r1, [pc, #68]	@ (8000700 <NVIC_Init+0xc0>)
 80006ba:	687a      	ldr	r2, [r7, #4]
 80006bc:	7812      	ldrb	r2, [r2, #0]
 80006be:	0952      	lsrs	r2, r2, #5
 80006c0:	b2d2      	uxtb	r2, r2
 80006c2:	4610      	mov	r0, r2
 80006c4:	2201      	movs	r2, #1
 80006c6:	fa02 f303 	lsl.w	r3, r2, r3
 80006ca:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
 80006ce:	e00f      	b.n	80006f0 <NVIC_Init+0xb0>
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	f003 031f 	and.w	r3, r3, #31
 80006d8:	4909      	ldr	r1, [pc, #36]	@ (8000700 <NVIC_Init+0xc0>)
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	7812      	ldrb	r2, [r2, #0]
 80006de:	0952      	lsrs	r2, r2, #5
 80006e0:	b2d2      	uxtb	r2, r2
 80006e2:	4610      	mov	r0, r2
 80006e4:	2201      	movs	r2, #1
 80006e6:	409a      	lsls	r2, r3
 80006e8:	f100 0320 	add.w	r3, r0, #32
 80006ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80006f0:	bf00      	nop
 80006f2:	3714      	adds	r7, #20
 80006f4:	46bd      	mov	sp, r7
 80006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fa:	4770      	bx	lr
 80006fc:	e000ed00 	.word	0xe000ed00
 8000700:	e000e100 	.word	0xe000e100

08000704 <GPIO_Init>:
 8000704:	b480      	push	{r7}
 8000706:	b087      	sub	sp, #28
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
 800070c:	6039      	str	r1, [r7, #0]
 800070e:	2300      	movs	r3, #0
 8000710:	617b      	str	r3, [r7, #20]
 8000712:	2300      	movs	r3, #0
 8000714:	613b      	str	r3, [r7, #16]
 8000716:	2300      	movs	r3, #0
 8000718:	60fb      	str	r3, [r7, #12]
 800071a:	2300      	movs	r3, #0
 800071c:	617b      	str	r3, [r7, #20]
 800071e:	e076      	b.n	800080e <GPIO_Init+0x10a>
 8000720:	2201      	movs	r2, #1
 8000722:	697b      	ldr	r3, [r7, #20]
 8000724:	fa02 f303 	lsl.w	r3, r2, r3
 8000728:	613b      	str	r3, [r7, #16]
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	693a      	ldr	r2, [r7, #16]
 8000730:	4013      	ands	r3, r2
 8000732:	60fb      	str	r3, [r7, #12]
 8000734:	68fa      	ldr	r2, [r7, #12]
 8000736:	693b      	ldr	r3, [r7, #16]
 8000738:	429a      	cmp	r2, r3
 800073a:	d165      	bne.n	8000808 <GPIO_Init+0x104>
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	681a      	ldr	r2, [r3, #0]
 8000740:	697b      	ldr	r3, [r7, #20]
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	2103      	movs	r1, #3
 8000746:	fa01 f303 	lsl.w	r3, r1, r3
 800074a:	43db      	mvns	r3, r3
 800074c:	401a      	ands	r2, r3
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681a      	ldr	r2, [r3, #0]
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	791b      	ldrb	r3, [r3, #4]
 800075a:	4619      	mov	r1, r3
 800075c:	697b      	ldr	r3, [r7, #20]
 800075e:	005b      	lsls	r3, r3, #1
 8000760:	fa01 f303 	lsl.w	r3, r1, r3
 8000764:	431a      	orrs	r2, r3
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	791b      	ldrb	r3, [r3, #4]
 800076e:	2b01      	cmp	r3, #1
 8000770:	d003      	beq.n	800077a <GPIO_Init+0x76>
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	791b      	ldrb	r3, [r3, #4]
 8000776:	2b02      	cmp	r3, #2
 8000778:	d12e      	bne.n	80007d8 <GPIO_Init+0xd4>
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	689a      	ldr	r2, [r3, #8]
 800077e:	697b      	ldr	r3, [r7, #20]
 8000780:	005b      	lsls	r3, r3, #1
 8000782:	2103      	movs	r1, #3
 8000784:	fa01 f303 	lsl.w	r3, r1, r3
 8000788:	43db      	mvns	r3, r3
 800078a:	401a      	ands	r2, r3
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	609a      	str	r2, [r3, #8]
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	689a      	ldr	r2, [r3, #8]
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	795b      	ldrb	r3, [r3, #5]
 8000798:	4619      	mov	r1, r3
 800079a:	697b      	ldr	r3, [r7, #20]
 800079c:	005b      	lsls	r3, r3, #1
 800079e:	fa01 f303 	lsl.w	r3, r1, r3
 80007a2:	431a      	orrs	r2, r3
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	609a      	str	r2, [r3, #8]
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	685a      	ldr	r2, [r3, #4]
 80007ac:	697b      	ldr	r3, [r7, #20]
 80007ae:	b29b      	uxth	r3, r3
 80007b0:	4619      	mov	r1, r3
 80007b2:	2301      	movs	r3, #1
 80007b4:	408b      	lsls	r3, r1
 80007b6:	43db      	mvns	r3, r3
 80007b8:	401a      	ands	r2, r3
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	605a      	str	r2, [r3, #4]
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	683a      	ldr	r2, [r7, #0]
 80007c4:	7992      	ldrb	r2, [r2, #6]
 80007c6:	4611      	mov	r1, r2
 80007c8:	697a      	ldr	r2, [r7, #20]
 80007ca:	b292      	uxth	r2, r2
 80007cc:	fa01 f202 	lsl.w	r2, r1, r2
 80007d0:	b292      	uxth	r2, r2
 80007d2:	431a      	orrs	r2, r3
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	605a      	str	r2, [r3, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	68da      	ldr	r2, [r3, #12]
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	b29b      	uxth	r3, r3
 80007e0:	005b      	lsls	r3, r3, #1
 80007e2:	2103      	movs	r1, #3
 80007e4:	fa01 f303 	lsl.w	r3, r1, r3
 80007e8:	43db      	mvns	r3, r3
 80007ea:	401a      	ands	r2, r3
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	60da      	str	r2, [r3, #12]
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	68da      	ldr	r2, [r3, #12]
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	79db      	ldrb	r3, [r3, #7]
 80007f8:	4619      	mov	r1, r3
 80007fa:	697b      	ldr	r3, [r7, #20]
 80007fc:	005b      	lsls	r3, r3, #1
 80007fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000802:	431a      	orrs	r2, r3
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	3301      	adds	r3, #1
 800080c:	617b      	str	r3, [r7, #20]
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	2b0f      	cmp	r3, #15
 8000812:	d985      	bls.n	8000720 <GPIO_Init+0x1c>
 8000814:	bf00      	nop
 8000816:	371c      	adds	r7, #28
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr

08000820 <EXTI_Init>:
 8000820:	b480      	push	{r7}
 8000822:	b085      	sub	sp, #20
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
 8000828:	2300      	movs	r3, #0
 800082a:	60fb      	str	r3, [r7, #12]
 800082c:	4b34      	ldr	r3, [pc, #208]	@ (8000900 <EXTI_Init+0xe0>)
 800082e:	60fb      	str	r3, [r7, #12]
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	799b      	ldrb	r3, [r3, #6]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d04f      	beq.n	80008d8 <EXTI_Init+0xb8>
 8000838:	4b31      	ldr	r3, [pc, #196]	@ (8000900 <EXTI_Init+0xe0>)
 800083a:	681a      	ldr	r2, [r3, #0]
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	43db      	mvns	r3, r3
 8000842:	492f      	ldr	r1, [pc, #188]	@ (8000900 <EXTI_Init+0xe0>)
 8000844:	4013      	ands	r3, r2
 8000846:	600b      	str	r3, [r1, #0]
 8000848:	4b2d      	ldr	r3, [pc, #180]	@ (8000900 <EXTI_Init+0xe0>)
 800084a:	685a      	ldr	r2, [r3, #4]
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	43db      	mvns	r3, r3
 8000852:	492b      	ldr	r1, [pc, #172]	@ (8000900 <EXTI_Init+0xe0>)
 8000854:	4013      	ands	r3, r2
 8000856:	604b      	str	r3, [r1, #4]
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	791b      	ldrb	r3, [r3, #4]
 800085c:	461a      	mov	r2, r3
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	4413      	add	r3, r2
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	6819      	ldr	r1, [r3, #0]
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	430a      	orrs	r2, r1
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	4b23      	ldr	r3, [pc, #140]	@ (8000900 <EXTI_Init+0xe0>)
 8000874:	689a      	ldr	r2, [r3, #8]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	43db      	mvns	r3, r3
 800087c:	4920      	ldr	r1, [pc, #128]	@ (8000900 <EXTI_Init+0xe0>)
 800087e:	4013      	ands	r3, r2
 8000880:	608b      	str	r3, [r1, #8]
 8000882:	4b1f      	ldr	r3, [pc, #124]	@ (8000900 <EXTI_Init+0xe0>)
 8000884:	68da      	ldr	r2, [r3, #12]
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	43db      	mvns	r3, r3
 800088c:	491c      	ldr	r1, [pc, #112]	@ (8000900 <EXTI_Init+0xe0>)
 800088e:	4013      	ands	r3, r2
 8000890:	60cb      	str	r3, [r1, #12]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	795b      	ldrb	r3, [r3, #5]
 8000896:	2b10      	cmp	r3, #16
 8000898:	d10e      	bne.n	80008b8 <EXTI_Init+0x98>
 800089a:	4b19      	ldr	r3, [pc, #100]	@ (8000900 <EXTI_Init+0xe0>)
 800089c:	689a      	ldr	r2, [r3, #8]
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4917      	ldr	r1, [pc, #92]	@ (8000900 <EXTI_Init+0xe0>)
 80008a4:	4313      	orrs	r3, r2
 80008a6:	608b      	str	r3, [r1, #8]
 80008a8:	4b15      	ldr	r3, [pc, #84]	@ (8000900 <EXTI_Init+0xe0>)
 80008aa:	68da      	ldr	r2, [r3, #12]
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4913      	ldr	r1, [pc, #76]	@ (8000900 <EXTI_Init+0xe0>)
 80008b2:	4313      	orrs	r3, r2
 80008b4:	60cb      	str	r3, [r1, #12]
 80008b6:	e01d      	b.n	80008f4 <EXTI_Init+0xd4>
 80008b8:	4b11      	ldr	r3, [pc, #68]	@ (8000900 <EXTI_Init+0xe0>)
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	795b      	ldrb	r3, [r3, #5]
 80008c0:	461a      	mov	r2, r3
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	4413      	add	r3, r2
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	6819      	ldr	r1, [r3, #0]
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681a      	ldr	r2, [r3, #0]
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	430a      	orrs	r2, r1
 80008d4:	601a      	str	r2, [r3, #0]
 80008d6:	e00d      	b.n	80008f4 <EXTI_Init+0xd4>
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	791b      	ldrb	r3, [r3, #4]
 80008dc:	461a      	mov	r2, r3
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	4413      	add	r3, r2
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	6819      	ldr	r1, [r3, #0]
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	43da      	mvns	r2, r3
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	400a      	ands	r2, r1
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	bf00      	nop
 80008f6:	3714      	adds	r7, #20
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr
 8000900:	40013c00 	.word	0x40013c00

08000904 <EXTI_GetFlagStatus>:
 8000904:	b480      	push	{r7}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	2300      	movs	r3, #0
 800090e:	73fb      	strb	r3, [r7, #15]
 8000910:	4b08      	ldr	r3, [pc, #32]	@ (8000934 <EXTI_GetFlagStatus+0x30>)
 8000912:	695a      	ldr	r2, [r3, #20]
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	4013      	ands	r3, r2
 8000918:	2b00      	cmp	r3, #0
 800091a:	d002      	beq.n	8000922 <EXTI_GetFlagStatus+0x1e>
 800091c:	2301      	movs	r3, #1
 800091e:	73fb      	strb	r3, [r7, #15]
 8000920:	e001      	b.n	8000926 <EXTI_GetFlagStatus+0x22>
 8000922:	2300      	movs	r3, #0
 8000924:	73fb      	strb	r3, [r7, #15]
 8000926:	7bfb      	ldrb	r3, [r7, #15]
 8000928:	4618      	mov	r0, r3
 800092a:	3714      	adds	r7, #20
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	40013c00 	.word	0x40013c00

08000938 <EXTI_ClearITPendingBit>:
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
 8000940:	4a04      	ldr	r2, [pc, #16]	@ (8000954 <EXTI_ClearITPendingBit+0x1c>)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	6153      	str	r3, [r2, #20]
 8000946:	bf00      	nop
 8000948:	370c      	adds	r7, #12
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	40013c00 	.word	0x40013c00

08000958 <SYSCFG_EXTILineConfig>:
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	460a      	mov	r2, r1
 8000962:	71fb      	strb	r3, [r7, #7]
 8000964:	4613      	mov	r3, r2
 8000966:	71bb      	strb	r3, [r7, #6]
 8000968:	2300      	movs	r3, #0
 800096a:	60fb      	str	r3, [r7, #12]
 800096c:	79bb      	ldrb	r3, [r7, #6]
 800096e:	f003 0303 	and.w	r3, r3, #3
 8000972:	009b      	lsls	r3, r3, #2
 8000974:	220f      	movs	r2, #15
 8000976:	fa02 f303 	lsl.w	r3, r2, r3
 800097a:	60fb      	str	r3, [r7, #12]
 800097c:	4a16      	ldr	r2, [pc, #88]	@ (80009d8 <SYSCFG_EXTILineConfig+0x80>)
 800097e:	79bb      	ldrb	r3, [r7, #6]
 8000980:	089b      	lsrs	r3, r3, #2
 8000982:	b2db      	uxtb	r3, r3
 8000984:	3302      	adds	r3, #2
 8000986:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	43db      	mvns	r3, r3
 800098e:	4812      	ldr	r0, [pc, #72]	@ (80009d8 <SYSCFG_EXTILineConfig+0x80>)
 8000990:	79b9      	ldrb	r1, [r7, #6]
 8000992:	0889      	lsrs	r1, r1, #2
 8000994:	b2c9      	uxtb	r1, r1
 8000996:	401a      	ands	r2, r3
 8000998:	1c8b      	adds	r3, r1, #2
 800099a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 800099e:	4a0e      	ldr	r2, [pc, #56]	@ (80009d8 <SYSCFG_EXTILineConfig+0x80>)
 80009a0:	79bb      	ldrb	r3, [r7, #6]
 80009a2:	089b      	lsrs	r3, r3, #2
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	3302      	adds	r3, #2
 80009a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009ac:	79f9      	ldrb	r1, [r7, #7]
 80009ae:	79bb      	ldrb	r3, [r7, #6]
 80009b0:	f003 0303 	and.w	r3, r3, #3
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	fa01 f303 	lsl.w	r3, r1, r3
 80009ba:	4807      	ldr	r0, [pc, #28]	@ (80009d8 <SYSCFG_EXTILineConfig+0x80>)
 80009bc:	79b9      	ldrb	r1, [r7, #6]
 80009be:	0889      	lsrs	r1, r1, #2
 80009c0:	b2c9      	uxtb	r1, r1
 80009c2:	431a      	orrs	r2, r3
 80009c4:	1c8b      	adds	r3, r1, #2
 80009c6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80009ca:	bf00      	nop
 80009cc:	3714      	adds	r7, #20
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop
 80009d8:	40013800 	.word	0x40013800

080009dc <__libc_init_array>:
 80009dc:	b570      	push	{r4, r5, r6, lr}
 80009de:	4d0d      	ldr	r5, [pc, #52]	@ (8000a14 <__libc_init_array+0x38>)
 80009e0:	4c0d      	ldr	r4, [pc, #52]	@ (8000a18 <__libc_init_array+0x3c>)
 80009e2:	1b64      	subs	r4, r4, r5
 80009e4:	10a4      	asrs	r4, r4, #2
 80009e6:	2600      	movs	r6, #0
 80009e8:	42a6      	cmp	r6, r4
 80009ea:	d109      	bne.n	8000a00 <__libc_init_array+0x24>
 80009ec:	4d0b      	ldr	r5, [pc, #44]	@ (8000a1c <__libc_init_array+0x40>)
 80009ee:	4c0c      	ldr	r4, [pc, #48]	@ (8000a20 <__libc_init_array+0x44>)
 80009f0:	f000 f818 	bl	8000a24 <_init>
 80009f4:	1b64      	subs	r4, r4, r5
 80009f6:	10a4      	asrs	r4, r4, #2
 80009f8:	2600      	movs	r6, #0
 80009fa:	42a6      	cmp	r6, r4
 80009fc:	d105      	bne.n	8000a0a <__libc_init_array+0x2e>
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a04:	4798      	blx	r3
 8000a06:	3601      	adds	r6, #1
 8000a08:	e7ee      	b.n	80009e8 <__libc_init_array+0xc>
 8000a0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a0e:	4798      	blx	r3
 8000a10:	3601      	adds	r6, #1
 8000a12:	e7f2      	b.n	80009fa <__libc_init_array+0x1e>
 8000a14:	08000a4c 	.word	0x08000a4c
 8000a18:	08000a4c 	.word	0x08000a4c
 8000a1c:	08000a4c 	.word	0x08000a4c
 8000a20:	08000a50 	.word	0x08000a50

08000a24 <_init>:
 8000a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a26:	bf00      	nop
 8000a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a2a:	bc08      	pop	{r3}
 8000a2c:	469e      	mov	lr, r3
 8000a2e:	4770      	bx	lr

08000a30 <_fini>:
 8000a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a32:	bf00      	nop
 8000a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a36:	bc08      	pop	{r3}
 8000a38:	469e      	mov	lr, r3
 8000a3a:	4770      	bx	lr
