
State Machine - |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state
Name wralign_data_state.WRALIGN_DATA_POST_4K_PIPE wralign_data_state.WRALIGN_DATA_SEND_IMMWR wralign_data_state.WRALIGN_DATA_BUFF_FULL wralign_data_state.WRALIGN_DATA_16B_PIPE2 wralign_data_state.WRALIGN_DATA_LINES_CALC_PIPE wralign_data_state.WRALIGN_DATA_16B_PIPE wralign_data_state.WRALIGN_DATA_SEND_4KB_BOUNDARY wralign_data_state.WRALIGN_DATA_ACCESSIVE_RECOVER wralign_data_state.WRALIGN_DATA_CHECK_ACCESSIVE_DATA wralign_data_state.WRALIGN_DATA_PAUSE wralign_data_state.WRALIGN_DATA_SEND_MAX wralign_data_state.WRALIGN_DATA_WAIT wralign_data_state.WRALIGN_DATA_SEND_LAST wralign_data_state.WRALIGN_DATA_SEND_16B_BOUNDARY2 wralign_data_state.WRALIGN_DATA_SEND_16B_BOUNDARY wralign_data_state.WRALIGN_DATA_PREFETCH wralign_data_state.WRALIGN_DATA_DESC_DECODE wralign_data_state.WRALIGN_DATA_RD_DESC wralign_data_state.00000 
wralign_data_state.00000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
wralign_data_state.WRALIGN_DATA_RD_DESC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
wralign_data_state.WRALIGN_DATA_DESC_DECODE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
wralign_data_state.WRALIGN_DATA_PREFETCH 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
wralign_data_state.WRALIGN_DATA_SEND_16B_BOUNDARY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
wralign_data_state.WRALIGN_DATA_SEND_16B_BOUNDARY2 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_SEND_LAST 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_WAIT 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_SEND_MAX 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_PAUSE 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_CHECK_ACCESSIVE_DATA 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_ACCESSIVE_RECOVER 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_SEND_4KB_BOUNDARY 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_16B_PIPE 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_LINES_CALC_PIPE 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_16B_PIPE2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_BUFF_FULL 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_SEND_IMMWR 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
wralign_data_state.WRALIGN_DATA_POST_4K_PIPE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_header_state
Name align_header_state.ALIGN_HDR_IMM_WR align_header_state.ALIGN_HDR_PIPE3 align_header_state.ALIGN_HDR_PIPE2 align_header_state.ALIGN_HDR_PIPE1 align_header_state.ALIGN_HDR_16B align_header_state.ALIGN_HDR_MAX align_header_state.ALIGN_HDR_4KB align_header_state.ALIGN_HDR_DECODE align_header_state.ALIGN_HDR_LATCH align_header_state.0000 
align_header_state.0000 0 0 0 0 0 0 0 0 0 0 
align_header_state.ALIGN_HDR_LATCH 0 0 0 0 0 0 0 0 1 1 
align_header_state.ALIGN_HDR_DECODE 0 0 0 0 0 0 0 1 0 1 
align_header_state.ALIGN_HDR_4KB 0 0 0 0 0 0 1 0 0 1 
align_header_state.ALIGN_HDR_MAX 0 0 0 0 0 1 0 0 0 1 
align_header_state.ALIGN_HDR_16B 0 0 0 0 1 0 0 0 0 1 
align_header_state.ALIGN_HDR_PIPE1 0 0 0 1 0 0 0 0 0 1 
align_header_state.ALIGN_HDR_PIPE2 0 0 1 0 0 0 0 0 0 1 
align_header_state.ALIGN_HDR_PIPE3 0 1 0 0 0 0 0 0 0 1 
align_header_state.ALIGN_HDR_IMM_WR 1 0 0 0 0 0 0 0 0 1 

State Machine - |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_wr_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tlpgen_state
Name tlpgen_state.TLPGEN_CREDIT_PIPE3 tlpgen_state.TLPGEN_CREDIT_PIPE2 tlpgen_state.TLPGEN_YIELD_SIDE_FIFO2 tlpgen_state.TLPGEN_HDR tlpgen_state.TLPGEN_ARB_REQ_FOR_SIDE_FIFO tlpgen_state.TLPGEN_YIELD_SIDE_FIFO tlpgen_state.TLPGEN_CHECK_PAYLOAD tlpgen_state.TLPGEN_CREDIT_PIPE tlpgen_state.TLPGEN_SEND tlpgen_state.TLPGEN_ARB_REQ tlpgen_state.0000 
tlpgen_state.0000 0 0 0 0 0 0 0 0 0 0 0 
tlpgen_state.TLPGEN_ARB_REQ 0 0 0 0 0 0 0 0 0 1 1 
tlpgen_state.TLPGEN_SEND 0 0 0 0 0 0 0 0 1 0 1 
tlpgen_state.TLPGEN_CREDIT_PIPE 0 0 0 0 0 0 0 1 0 0 1 
tlpgen_state.TLPGEN_CHECK_PAYLOAD 0 0 0 0 0 0 1 0 0 0 1 
tlpgen_state.TLPGEN_YIELD_SIDE_FIFO 0 0 0 0 0 1 0 0 0 0 1 
tlpgen_state.TLPGEN_ARB_REQ_FOR_SIDE_FIFO 0 0 0 0 1 0 0 0 0 0 1 
tlpgen_state.TLPGEN_HDR 0 0 0 1 0 0 0 0 0 0 1 
tlpgen_state.TLPGEN_YIELD_SIDE_FIFO2 0 0 1 0 0 0 0 0 0 0 1 
tlpgen_state.TLPGEN_CREDIT_PIPE2 0 1 0 0 0 0 0 0 0 0 1 
tlpgen_state.TLPGEN_CREDIT_PIPE3 1 0 0 0 0 0 0 0 0 0 1 

State Machine - |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state
Name ret_state.PDOF_TEST_RD ret_state.CH_ADV ret_state.DPRIO_WAIT ret_state.CAL_PD_WR ret_state.IDLE ret_state.PDOF_TEST_WR 
ret_state.IDLE 0 0 0 0 0 0 
ret_state.CAL_PD_WR 0 0 0 1 1 0 
ret_state.DPRIO_WAIT 0 0 1 0 1 0 
ret_state.CH_ADV 0 1 0 0 1 0 
ret_state.PDOF_TEST_RD 1 0 0 0 1 0 
ret_state.PDOF_TEST_WR 0 0 0 0 1 1 

State Machine - |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state
Name state.PDOF_TEST_RD state.DPRIO_WRITE state.DPRIO_READ state.CH_ADV state.TEST_INPUT state.SAMPLE_TB state.DPRIO_WAIT state.CAL_PD_WR state.CHECK_PLL_RD state.TESTBUS_SET state.CH_WAIT state.IDLE state.PDOF_TEST_WR 
state.IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.CH_WAIT 0 0 0 0 0 0 0 0 0 0 1 1 0 
state.TESTBUS_SET 0 0 0 0 0 0 0 0 0 1 0 1 0 
state.CHECK_PLL_RD 0 0 0 0 0 0 0 0 1 0 0 1 0 
state.CAL_PD_WR 0 0 0 0 0 0 0 1 0 0 0 1 0 
state.DPRIO_WAIT 0 0 0 0 0 0 1 0 0 0 0 1 0 
state.SAMPLE_TB 0 0 0 0 0 1 0 0 0 0 0 1 0 
state.TEST_INPUT 0 0 0 0 1 0 0 0 0 0 0 1 0 
state.CH_ADV 0 0 0 1 0 0 0 0 0 0 0 1 0 
state.DPRIO_READ 0 0 1 0 0 0 0 0 0 0 0 1 0 
state.DPRIO_WRITE 0 1 0 0 0 0 0 0 0 0 0 1 0 
state.PDOF_TEST_RD 1 0 0 0 0 0 0 0 0 0 0 1 0 
state.PDOF_TEST_WR 0 0 0 0 0 0 0 0 0 0 0 1 1 

State Machine - |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_arbiter:arbiter_inst|arb_burst_state
Name arb_burst_state.ARB_BURST_IDLE arb_burst_state.ARB_BURST_HPRXM_GRANT arb_burst_state.ARB_BURST_WR_GRANT 
arb_burst_state.ARB_BURST_IDLE 0 0 0 
arb_burst_state.ARB_BURST_WR_GRANT 1 0 1 
arb_burst_state.ARB_BURST_HPRXM_GRANT 1 1 0 

State Machine - |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
Name state_middle state_full state_empty 
state_empty 0 0 0 
state_middle 1 0 1 
state_full 0 1 1 

State Machine - |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|sent_dw_sel_reg
Name sent_dw_sel_reg.000 sent_dw_sel_reg.100 sent_dw_sel_reg.010 sent_dw_sel_reg.001 
sent_dw_sel_reg.000 0 0 0 0 
sent_dw_sel_reg.001 1 0 0 1 
sent_dw_sel_reg.010 1 0 1 0 
sent_dw_sel_reg.100 1 1 0 0 

State Machine - |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|rx_underflow_state
Name rx_underflow_state.RX_UNDERFLOW_IDLE rx_underflow_state.RX_UNDERFLOW_WAIT rx_underflow_state.RX_UNDERFLOW_STREAM 
rx_underflow_state.RX_UNDERFLOW_IDLE 0 0 0 
rx_underflow_state.RX_UNDERFLOW_STREAM 1 0 1 
rx_underflow_state.RX_UNDERFLOW_WAIT 1 1 0 

State Machine - |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|wrdma_rd_state
Name wrdma_rd_state.WRDMA_RD_ADDER_PIPE wrdma_rd_state.WRDMA_RD_SEND_TAIL wrdma_rd_state.WRDMA_RD_SEND_LAST wrdma_rd_state.WRDMA_RD_SEND_MAX wrdma_rd_state.WRDMA_RD_SEND_HEAD wrdma_rd_state.WRDMA_RD_CHECK_DESC wrdma_rd_state.WRDMA_RD_POP_DESC wrdma_rd_state.00000 wrdma_rd_state.WRDMA_RD_UPDATE_DESC 
wrdma_rd_state.00000 0 0 0 0 0 0 0 0 0 
wrdma_rd_state.WRDMA_RD_POP_DESC 0 0 0 0 0 0 1 1 0 
wrdma_rd_state.WRDMA_RD_CHECK_DESC 0 0 0 0 0 1 0 1 0 
wrdma_rd_state.WRDMA_RD_SEND_HEAD 0 0 0 0 1 0 0 1 0 
wrdma_rd_state.WRDMA_RD_SEND_MAX 0 0 0 1 0 0 0 1 0 
wrdma_rd_state.WRDMA_RD_SEND_LAST 0 0 1 0 0 0 0 1 0 
wrdma_rd_state.WRDMA_RD_SEND_TAIL 0 1 0 0 0 0 0 1 0 
wrdma_rd_state.WRDMA_RD_ADDER_PIPE 1 0 0 0 0 0 0 1 0 
wrdma_rd_state.WRDMA_RD_UPDATE_DESC 0 0 0 0 0 0 0 1 1 

State Machine - |top_wapper|top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |top_wapper|top:top_inst|altpcie_reconfig_driver:pcie_reconfig_driver_0|g_reconfig_ip.dcd_sm_state
Name g_reconfig_ip.dcd_sm_state.WAIT_DCD_STATE g_reconfig_ip.dcd_sm_state.PAUSE_STATE g_reconfig_ip.dcd_sm_state.DCD_DATA_STATE g_reconfig_ip.dcd_sm_state.DCD_OFFSET_STATE g_reconfig_ip.dcd_sm_state.DCD_LCH_STATE g_reconfig_ip.dcd_sm_state.ACK_STATE g_reconfig_ip.dcd_sm_state.000 
g_reconfig_ip.dcd_sm_state.000 0 0 0 0 0 0 0 
g_reconfig_ip.dcd_sm_state.ACK_STATE 0 0 0 0 0 1 1 
g_reconfig_ip.dcd_sm_state.DCD_LCH_STATE 0 0 0 0 1 0 1 
g_reconfig_ip.dcd_sm_state.DCD_OFFSET_STATE 0 0 0 1 0 0 1 
g_reconfig_ip.dcd_sm_state.DCD_DATA_STATE 0 0 1 0 0 0 1 
g_reconfig_ip.dcd_sm_state.PAUSE_STATE 0 1 0 0 0 0 1 
g_reconfig_ip.dcd_sm_state.WAIT_DCD_STATE 1 0 0 0 0 0 1 

State Machine - |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state
Name state.ST_CLR_RECONFIG_BASIC_PADDR_MODE state.ST_RELEASE_REQ state.ST_START_AGAIN state.ST_CHECK_CTRLLOCK state.ST_READ_RECONFIG_BASIC_DATA state.ST_SET_RECONFIG_BASIC_READ state.ST_SET_RECONFIG_BASIC_WRITE state.ST_WRITE_DATA_TO_RECONFIG_BASIC state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK state.ST_SET_RECONFIG_BASIC_PADDR_MODE state.ST_CHECK_PHY_ADD_LEGAL state.ST_READ_PHY_ADDRESS state.ST_WRITE_RECONFIG_BASIC_LCH state.ST_REQ_MUTEX state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.ST_REQ_MUTEX 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.ST_WRITE_RECONFIG_BASIC_LCH 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.ST_READ_PHY_ADDRESS 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.ST_CHECK_PHY_ADD_LEGAL 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.ST_SET_RECONFIG_BASIC_PADDR_MODE 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.ST_WRITE_DATA_TO_RECONFIG_BASIC 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.ST_SET_RECONFIG_BASIC_WRITE 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.ST_SET_RECONFIG_BASIC_READ 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.ST_READ_RECONFIG_BASIC_DATA 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.ST_CHECK_CTRLLOCK 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.ST_START_AGAIN 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.ST_RELEASE_REQ 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.ST_CLR_RECONFIG_BASIC_PADDR_MODE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state
Name state.STATE_GO_WRAGAIN state.STATE_LOCK_CHK state.STATE_RMW_WR state.STATE_RMW_GO2 state.STATE_RMW_WAIT state.STATE_RMW_RD state.STATE_RMW_GO state.STATE_READ state.STATE_GO state.STATE_IDLE 
state.STATE_IDLE 0 0 0 0 0 0 0 0 0 0 
state.STATE_GO 0 0 0 0 0 0 0 0 1 1 
state.STATE_READ 0 0 0 0 0 0 0 1 0 1 
state.STATE_RMW_GO 0 0 0 0 0 0 1 0 0 1 
state.STATE_RMW_RD 0 0 0 0 0 1 0 0 0 1 
state.STATE_RMW_WAIT 0 0 0 0 1 0 0 0 0 1 
state.STATE_RMW_GO2 0 0 0 1 0 0 0 0 0 1 
state.STATE_RMW_WR 0 0 1 0 0 0 0 0 0 1 
state.STATE_LOCK_CHK 0 1 0 0 0 0 0 0 0 1 
state.STATE_GO_WRAGAIN 1 0 0 0 0 0 0 0 0 1 

State Machine - |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state
Name state.RELEASE_PHY_RESET_OVERRIDE_START_STATE state.RELEASE_PHY_RESET_OVERRIDE_DATA_STATE state.RELEASE_PHY_RESET_OVERRIDE_ADDR_STATE state.SET_PHY_RESET_OVERRIDE_START_STATE state.SET_PHY_RESET_OVERRIDE_DATA_STATE state.SET_PHY_RESET_OVERRIDE_ADDR_STATE state.RELEASE_OC_CALEN_DONE_STATE state.RELEASE_OC_CALEN_START_STATE state.RELEASE_OC_CALEN_DATA_STATE state.START_OC_CALEN_STATE state.SET_OC_CALEN_DATA_STATE state.SET_OC_CALEN_ADDR_STATE state.GET_TESTBUS_DATA_STATE state.GET_TESTBUS_ADDR_STATE state.WAIT_FOR_NEXT_STATE state.RELEASE_PMUTEX_STATE state.CHECK_PMUTEX_STATE state.READ_PMUTEX_STATE state.ACQUIRE_PMUTEX_STATE state.WRITE_DONE_STATE state.READ_DATA_STATE state.ADDRESS_OFFSET_STATE state.CHECK_REQ_DATA_STATE state.READ_REQ_DATA_STATE state.REQUEST_CONTROL_STATE state.SET_ADDR_OFFSET_REQ_STATE state.CHECK_PHY_ADDR_STATE state.READ_PHY_ADDR_STATE state.BUSY_STATE state.CONTROL_STATE state.WRITE_DATA_STATE state.LOGICAL_ADDRESS_STATE state.000000 
state.000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.LOGICAL_ADDRESS_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.WRITE_DATA_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.CONTROL_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.BUSY_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.READ_PHY_ADDR_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.CHECK_PHY_ADDR_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.SET_ADDR_OFFSET_REQ_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.REQUEST_CONTROL_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.READ_REQ_DATA_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.CHECK_REQ_DATA_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.ADDRESS_OFFSET_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_DATA_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.WRITE_DONE_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.ACQUIRE_PMUTEX_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_PMUTEX_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.CHECK_PMUTEX_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.RELEASE_PMUTEX_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.WAIT_FOR_NEXT_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.GET_TESTBUS_ADDR_STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.GET_TESTBUS_DATA_STATE 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.SET_OC_CALEN_ADDR_STATE 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.SET_OC_CALEN_DATA_STATE 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.START_OC_CALEN_STATE 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.RELEASE_OC_CALEN_DATA_STATE 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.RELEASE_OC_CALEN_START_STATE 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.RELEASE_OC_CALEN_DONE_STATE 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.SET_PHY_RESET_OVERRIDE_ADDR_STATE 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.SET_PHY_RESET_OVERRIDE_DATA_STATE 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.SET_PHY_RESET_OVERRIDE_START_STATE 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.RELEASE_PHY_RESET_OVERRIDE_ADDR_STATE 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.RELEASE_PHY_RESET_OVERRIDE_DATA_STATE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.RELEASE_PHY_RESET_OVERRIDE_START_STATE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_state
Name avmmwr_state.AVMMWR_IDLE avmmwr_state.AVMMWR_WR avmmwr_state.AVMMWR_PIPE 
avmmwr_state.AVMMWR_IDLE 0 0 0 
avmmwr_state.AVMMWR_PIPE 1 0 1 
avmmwr_state.AVMMWR_WR 1 1 0 
