# Day 2 â€“ Timing Libraries, Hierarchical vs Flat Synthesis, and Efficient Flop Coding Styles
Author: Jaynandan Kushwaha  
 ---- 

## ğŸ“ŒIntroduction
Day 2 takes us deeper into the practical aspects of synthesis and optimization.  
We begin by understanding **timing libraries** and how they shape the translation of RTL into gate-level designs.  
Next, we explore the differences between **hierarchical and flat synthesis**, examining how design structure impacts performance and optimization.  
Finally, we dive into **flop coding styles** and learn how subtle changes in coding can lead to big differences in **timing, power, and area efficiency**.  

This day is all about gaining insights into the â€œbehind-the-scenesâ€ mechanisms that guide synthesis tools and learning how to write RTL that works *with* the tools, not against them.

---

## ğŸ“š Contents

### ğŸ”¹ 1. Introduction to Timing Libraries
- ğŸ§© **Lab 1:** Exploring `.lib` Files â€“ Part 1  
- ğŸ§© **Lab 2:** Diving Deeper into `.lib` Files â€“ Part 2  
- ğŸ§© **Lab 3:** Advanced View of `.lib` Files â€“ Part 3  

### ğŸ”¹ 2. Hierarchical vs Flat Synthesis
- ğŸ—ï¸ **Lab 4:** Understanding Hierarchical vs Flat Synthesis â€“ Part 1  
- ğŸ—ï¸ **Lab 5:** Comparing Hierarchical vs Flat Approaches â€“ Part 2  

### ğŸ”¹ 3. Flop Coding Styles & Optimization
- ğŸ”„ **Lecture 1:** Why Flops Matter â€“ Coding Styles (Part 1)  
- ğŸ”„ **Lecture 2:** Flop Coding Styles in Depth (Part 2)  
- âš™ï¸ **Lab 6:** Flop Synthesis Simulations â€“ Part 1  
- âš™ï¸ **Lab 7:** Flop Synthesis Simulations â€“ Part 2  
- âœ¨ **Lecture 3:** Interesting Optimizations â€“ Part 1  
- âœ¨ **Lecture 4:** Interesting Optimizations â€“ Part 2  
---

## Introductio To Timing Libraries
In lab1, Lab2, Lab3 we understand the sky130 and explore it 
### SKY130 PDK Overview
The **SKY130 PDK** is an open-source Process Design Kit developed around SkyWaterâ€™s 130nm CMOS technology.  
It serves as the foundation for digital design, offering a collection of **standard cell libraries, device models, and timing information**.  
These libraries provide critical data such as **propagation delay, power consumption, capacitance, and process variation details**, which are required by synthesis and simulation tools to accurately represent real hardware behavior.  

In short, without timing libraries, the synthesis tool would not know how fast a gate is, how much power it consumes, or how it behaves under different voltage and temperature conditions.  

---

### Decoding `tt_025C_1v80` in SKY130 PDK
A common naming format youâ€™ll see in library files is something like `tt_025C_1v80`. Letâ€™s break it down:  

- **tt** â†’ â€œTypical-Typicalâ€ process corner (standard transistor behavior).  
- **025C** â†’ Temperature = 25Â°C, representing nominal operating temperature.  
- **1v80** â†’ Core voltage of 1.8V, which is the nominal supply voltage for standard cells.  

This label tells us the **process, voltage, and temperature (PVT) conditions** under which the library data was characterized.  

---

### Why Different PVT Corners Matter
Real silicon doesnâ€™t always behave the same. Manufacturing variations, supply fluctuations, and temperature changes can alter timing.  
Thatâ€™s why libraries include multiple PVT corners, such as:  
- **ss_100C_1v60** â†’ Slow process, 100Â°C, 1.6V (worst-case delay, high temp, low voltage).  
- **ff_n40C_1v95** â†’ Fast process, -40Â°C, 1.95V (best-case delay, low temp, high voltage).  

By using different libraries, designers can **test robustness**, ensuring the chip works reliably across all real-world conditions.  

<div align="center">
  <img src="Images/Lib-file" alt="lib-file" width="70%">
</div>
<div align="center">
  <img src="https://github.com/user-attachments/assets/3ca190fb-cfa4-4abb-b9e1-0151b3c4bdba" alt="iverilog Simulation Flow" width="70%">
</div>
