{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "f056d135-ceda-45fd-bd20-69a9206f2f39",
   "metadata": {},
   "outputs": [],
   "source": [
    "def simulate_clock(cycles, period=1, clock = 0, prev_clock = 1):\n",
    "        if clock == 1 and prev_clock == 0:\n",
    "            posedgeClk = True\n",
    "        elif clock == 0 and prev_clock == 1:\n",
    "            posedgeClk = False\n",
    "        \n",
    "        return posedgeClk"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "e10815d0-df3a-43bd-a524-aed0bf4a9986",
   "metadata": {},
   "outputs": [],
   "source": [
    "class ProgramCounter:\n",
    "    def __init__(self):\n",
    "        self.pc = 0\n",
    "\n",
    "    def updatePc(self, new_pc, rst, hold, posedgeClk):\n",
    "        if rst and posedgeClk:\n",
    "            self.pc = 0\n",
    "        elif not hold and posedgeClk:\n",
    "            self.pc = new_pc\n",
    "\n",
    "    def __repr__(self):\n",
    "        return f\"PC: {self.pc}\"\n",
    "\n",
    "\n",
    "class InstructionMemory:\n",
    "    def __init__(self, instructions, cycle):\n",
    "        self.instructions = instructions\n",
    "        self.cycle = cycle\n",
    "\n",
    "    def readInstruction(self, address, rst, posedgeClk):\n",
    "        if address < len(self.instructions) and not rst and posedgeClk:\n",
    "            return self.instructions[address]\n",
    "        else:\n",
    "            return 0\n",
    "\n",
    "\n",
    "class Fetch:\n",
    "    def __init__(self, PCsrc, jr, jump, hold,\n",
    "                 reg1Addr, jaddress, adderResult, cycle, rst, PCPlus1, posedgeClk):\n",
    "        self.rst = rst\n",
    "        self.cycle = cycle\n",
    "        self.PCsrc = PCsrc\n",
    "        self.jr = jr\n",
    "        self.jump = jump\n",
    "        self.hold = hold\n",
    "        self.reg1Addr = reg1Addr\n",
    "        self.jaddress = jaddress\n",
    "        self.adderResult = adderResult\n",
    "        self.posedgeClk = posedgeClk\n",
    "\n",
    "        # Compute addresses\n",
    "        self.branchAddress = adderResult if PCsrc else PCPlus1\n",
    "        self.jrAddress = reg1Addr if jr else jaddress\n",
    "        self.nextPC = self.jrAddress if jump else self.branchAddress\n",
    "\n",
    "        # Initialize Program Counter\n",
    "        self.pCounter = ProgramCounter()\n",
    "        self.pCounter.updatePc(self.nextPC, rst, False, self.posedgeClk)\n",
    "        self.PC = self.pCounter.pc\n",
    "        self.PCPlus1 = self.PC + 1 if not hold else self.pCounter.pc\n",
    "\n",
    "        # Load instructions from memory\n",
    "        instructions = self.extractInstructions(\"imem.txt\")\n",
    "        self.imemory = InstructionMemory(instructions, cycle)\n",
    "        self.currentInstruction = self.imemory.readInstruction(self.pCounter.pc, rst, posedgeClk = self.posedgeClk)\n",
    "    \n",
    "    @staticmethod\n",
    "    def extractInstructions(file_path):\n",
    "        binary_instructions = []\n",
    "        with open(file_path, \"r\") as file:\n",
    "            for line in file:\n",
    "                parts = line.split(\":\")\n",
    "                if len(parts) > 1:\n",
    "                    binary_value = parts[1].strip().rstrip(\";\")\n",
    "                    binary_instructions.append(int(binary_value,2))\n",
    "        return binary_instructions\n",
    "\n",
    "    def getInstruction(self):\n",
    "        return bin(self.currentInstruction)\n",
    "\n",
    "    def getPCPlus1(self):\n",
    "        return self.PCPlus1\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "82cd36e0-4008-437a-9950-a97e910784ac",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Next Instruction: 0b100000000000011111111111111011\n",
      "PC+1: 1\n",
      "PC: 0\n",
      "cycle: 5\n"
     ]
    }
   ],
   "source": [
    "# Example Usage\n",
    "clk = 5\n",
    "fetch_unit = Fetch(\n",
    "    PCsrc=False, jr=False, jump=False, hold=False,\n",
    "    reg1Addr=5, jaddress=10, adderResult=15,\n",
    "    cycle = clk, rst=False, PCPlus1 = 0, posedgeClk=1\n",
    ")\n",
    "\n",
    "print(\"Next Instruction:\", fetch_unit.getInstruction())\n",
    "print(\"PC+1:\", fetch_unit.getPCPlus1())\n",
    "print(\"PC:\", fetch_unit.PC)\n",
    "print(\"cycle:\", fetch_unit.cycle)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "5e330679-7d6c-4da9-b103-95a20f42ea27",
   "metadata": {},
   "outputs": [],
   "source": [
    "class ControlUnit:\n",
    "    _RType = 0x0 \n",
    "    _addi = 0x8 \n",
    "    _ori_ = 0xd\n",
    "    _xori_ = 0xe\n",
    "    _andi_ = 0xc\n",
    "    _slti_ = 0xa\n",
    "    _lw = 0x23 \n",
    "    _sw = 0x2b \n",
    "    _beq = 0x4\n",
    "    _j_ = 0x2\n",
    "    _jal_ = 0x3\n",
    "    _bne_ = 0x5\n",
    "    _add_ = 0x20\n",
    "    _sub_ = 0x22\n",
    "    _and_ = 0x24\n",
    "    _or_ = 0x25\n",
    "    _slt_ = 0x2a\n",
    "    _xor_ = 0x26\n",
    "    _nor_ = 0x27\n",
    "    _sll_ = 0x0\n",
    "    _srl_ = 0x2 \n",
    "    _jr_ = 0x8    \n",
    "\n",
    "    def __init__(self, opCode, funct):\n",
    "        self.opCode = opCode\n",
    "        self.funct = funct\n",
    "        self.RegDst = 0b0\n",
    "        self.Branch = 0b0\n",
    "        self.MemReadEn = 0b0\n",
    "        self.MemtoReg = 0b0\n",
    "        self.MemWriteEn = 0b0\n",
    "        self.RegWriteEn = 0b0\n",
    "        self.ALUSrc = 0b0\n",
    "        self.ALUOp = 0b0\n",
    "        self.bne = 0b0\n",
    "        self.jump = 0b0\n",
    "        self.jal = 0b0\n",
    "        self.jr = 0b0\n",
    "\n",
    "    def execute(self):\n",
    "        if self.opCode == ControlUnit._RType:\n",
    "            if self.funct == ControlUnit._add_:\n",
    "                self.ALUOp = 0b0000\n",
    "                self.RegDst = 0b1\n",
    "                self.Branch = 0b0\n",
    "                self.MemReadEn = 0b0\n",
    "                self.MemtoReg = 0b0\n",
    "                self.MemWriteEn = 0b0\n",
    "                self.RegWriteEn = 0b1\n",
    "                self.ALUSrc = 0b0\n",
    "            elif self.funct == ControlUnit._sub_:\n",
    "                self.ALUOp = 0b0001\n",
    "                self.RegDst = 0b1\n",
    "                self.Branch = 0b0\n",
    "                self.MemReadEn = 0b0\n",
    "                self.MemtoReg = 0b0\n",
    "                self.MemWriteEn = 0b0\n",
    "                self.RegWriteEn = 0b1\n",
    "                self.ALUSrc = 0b0\n",
    "            elif self.funct == ControlUnit._and_:\n",
    "                self.ALUOp = 0b0010\n",
    "                self.RegDst = 0b1\n",
    "                self.Branch = 0b0\n",
    "                self.MemReadEn = 0b0\n",
    "                self.MemtoReg = 0b0\n",
    "                self.MemWriteEn = 0b0\n",
    "                self.RegWriteEn = 0b1\n",
    "                self.ALUSrc = 0b0\n",
    "            elif self.funct == ControlUnit._or_:\n",
    "                self.ALUOp = 0b0011\n",
    "                self.RegDst = 0b1\n",
    "                self.Branch = 0b0\n",
    "                self.MemReadEn = 0b0\n",
    "                self.MemtoReg = 0b0\n",
    "                self.MemWriteEn = 0b0\n",
    "                self.RegWriteEn = 0b1\n",
    "                self.ALUSrc = 0b0\n",
    "            elif self.funct == ControlUnit._slt_:\n",
    "                self.ALUOp = 0b0100\n",
    "                self.RegDst = 0b1\n",
    "                self.Branch = 0b0\n",
    "                self.MemReadEn = 0b0\n",
    "                self.MemtoReg = 0b0\n",
    "                self.MemWriteEn = 0b0\n",
    "                self.RegWriteEn = 0b1\n",
    "                self.ALUSrc = 0b0\n",
    "            elif self.funct == ControlUnit._xor_:\n",
    "                self.ALUOp = 0b0101\n",
    "                self.RegDst = 0b1\n",
    "                self.Branch = 0b0\n",
    "                self.MemReadEn = 0b0\n",
    "                self.MemtoReg = 0b0\n",
    "                self.MemWriteEn = 0b0\n",
    "                self.RegWriteEn = 0b1\n",
    "                self.ALUSrc = 0b0\n",
    "            elif self.funct == ControlUnit._nor_:\n",
    "                self.ALUOp = 0b0110\n",
    "                self.RegDst = 0b1\n",
    "                self.Branch = 0b0\n",
    "                self.MemReadEn = 0b0\n",
    "                self.MemtoReg = 0b0\n",
    "                self.MemWriteEn = 0b0\n",
    "                self.RegWriteEn = 0b1\n",
    "                self.ALUSrc = 0b0\n",
    "            elif self.funct == ControlUnit._sll_:\n",
    "                self.ALUOp = 0b0111\n",
    "                self.RegDst = 0b1\n",
    "                self.Branch = 0b0\n",
    "                self.MemReadEn = 0b0\n",
    "                self.MemtoReg = 0b0\n",
    "                self.MemWriteEn = 0b0\n",
    "                self.RegWriteEn = 0b1\n",
    "                self.ALUSrc = 0b0\n",
    "            elif self.funct == ControlUnit._srl_:\n",
    "                self.ALUOp = 0b1000\n",
    "                self.RegDst = 0b1\n",
    "                self.Branch = 0b0\n",
    "                self.MemReadEn = 0b0\n",
    "                self.MemtoReg = 0b0\n",
    "                self.MemWriteEn = 0b0\n",
    "                self.RegWriteEn = 0b1\n",
    "                self.ALUSrc = 0b0\n",
    "            elif self.funct == ControlUnit._jr_:\n",
    "                self.RegDst = 0b0\n",
    "                self.Branch = 0b0\n",
    "                self.MemReadEn = 0b0\n",
    "                self.MemtoReg = 0b0\n",
    "                self.ALUOp = 0b0000\n",
    "                self.MemWriteEn = 0b0\n",
    "                self.RegWriteEn = 0b0\n",
    "                self.ALUSrc = 0b0\n",
    "                self.jump = 0b1\n",
    "                self.bne = 0b0\n",
    "                self.jal = 0b0\n",
    "                self.jr = 0b1\n",
    "        elif self.opCode == ControlUnit._addi:\n",
    "            self.RegDst = 0b0\n",
    "            self.Branch = 0b0\n",
    "            self.MemReadEn = 0b0\n",
    "            self.MemtoReg = 0b0\n",
    "            self.ALUOp = 0b0000\n",
    "            self.MemWriteEn = 0b0\n",
    "            self.RegWriteEn = 0b1\n",
    "            self.ALUSrc = 0b1\n",
    "        elif self.opCode == ControlUnit._lw:\n",
    "            self.RegDst = 0b0\n",
    "            self.Branch = 0b0\n",
    "            self.MemReadEn = 0b1\n",
    "            self.MemtoReg = 0b1\n",
    "            self.ALUOp = 0b0000\n",
    "            self.MemWriteEn = 0b0\n",
    "            self.RegWriteEn = 0b1\n",
    "            self.ALUSrc = 0b1\n",
    "        elif self.opCode == ControlUnit._sw:\n",
    "            self.RegDst = 0b0\n",
    "            self.Branch = 0b0\n",
    "            self.MemReadEn = 0b0\n",
    "            self.MemtoReg = 0b0\n",
    "            self.ALUOp = 0b0000\n",
    "            self.MemWriteEn = 0b1\n",
    "            self.RegWriteEn = 0b0\n",
    "            self.ALUSrc = 0b1\n",
    "        elif self.opCode == ControlUnit._beq:\n",
    "            self.RegDst = 0b0\n",
    "            self.Branch = 0b1\n",
    "            self.MemReadEn = 0b0\n",
    "            self.MemtoReg = 0b0\n",
    "            self.ALUOp = 0b0001\n",
    "            self.MemWriteEn = 0b0\n",
    "            self.RegWriteEn = 0b0\n",
    "            self.ALUSrc = 0b0\n",
    "            self.jump = 0b0\n",
    "            self.bne = 0b0\n",
    "            self.jal = 0b0\n",
    "            self.jr = 0b0\n",
    "        elif self.opCode == ControlUnit._ori_:\n",
    "            self.RegDst = 0b0\n",
    "            self.Branch = 0b0\n",
    "            self.MemReadEn = 0b0\n",
    "            self.MemtoReg = 0b0\n",
    "            self.ALUOp = 0b0011\n",
    "            self.MemWriteEn = 0b0\n",
    "            self.RegWriteEn = 0b1\n",
    "            self.ALUSrc = 0b1\n",
    "        elif self.opCode == ControlUnit._xori_:\n",
    "            self.RegDst = 0b0\n",
    "            self.Branch = 0b0\n",
    "            self.MemReadEn = 0b0\n",
    "            self.MemtoReg = 0b0\n",
    "            self.ALUOp = 0b0101\n",
    "            self.MemWriteEn = 0b0\n",
    "            self.RegWriteEn = 0b1\n",
    "            self.ALUSrc = 0b1\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "6d8447b5-7b8d-4567-81f5-caafcc15c550",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1\n"
     ]
    }
   ],
   "source": [
    "cu = ControlUnit(opCode=0x0, funct=0x20)\n",
    "cu.execute()\n",
    "print(cu.RegWriteEn)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "37001bb2-1923-435a-8397-4b47ae67ed42",
   "metadata": {},
   "outputs": [],
   "source": [
    "class RF:\n",
    "    def __init__(self):\n",
    "        self.registers = [0]*32\n",
    "        self.readData1 = 0\n",
    "        self.readData2 = 0\n",
    "    def writeRegister(self, rst, writeRegister, writeData, writeEnable):\n",
    "        if rst:\n",
    "            self.registers = [0]*32\n",
    "        elif writeEnable:\n",
    "            self.registers[writeRegister] = writeData\n",
    "    def readRegisters(self, readRegister1, readRegister2):\n",
    "        self.readData1 = self.registers[readRegister1]\n",
    "        self.readData2 = self.registers[readRegister2]\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "id": "dd1a9e79-3cad-4889-8580-bc3a5024c313",
   "metadata": {},
   "outputs": [],
   "source": [
    "class SignExtender:\n",
    "    def __init__(self):\n",
    "        self.data = 0\n",
    "    def signExtend(self,data):\n",
    "        if data & 0x8000:\n",
    "            return data - (1 << 16)  \n",
    "        else: return data\n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "id": "ef32de61-aeec-44f0-82d3-f8e7bb84a59f",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Comparator:\n",
    "    def __init__(self, In1, In2, bne, rst, branch, hold):\n",
    "        self.In1 = In1\n",
    "        self.In2 = In2\n",
    "        self.bne = bne\n",
    "        self.rst = rst\n",
    "        self.branch = branch\n",
    "        self.hold = hold\n",
    "        self.branchValid = 0\n",
    "    def compare(self):\n",
    "        if self.rst:\n",
    "            self.branchValid = 0\n",
    "        else:\n",
    "            if(self.branch and not self.hold and ((self.bne and (self.In1 != self.In2)) or (not self.bne and (self.In1 == self.In2)))):\n",
    "                self.branchValid = 1\n",
    "            else:\n",
    "                branchValid = 0\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "id": "cbfa0269",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1\n"
     ]
    }
   ],
   "source": [
    "cmp = Comparator(0, 0, 0, 0, 1, 0)\n",
    "cmp.compare()\n",
    "print(cmp.branchValid)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "id": "34ab9176-4247-4d18-80ff-d699b7907c59",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Decode:\n",
    "    def __init__(self, cycle, rst, RegWriteEn_WB, jal_WB, instruction, writeData_WB, aluRes_MEM,\n",
    "                 writeRegister_WB, PCPlus1, forwardA_branch, forwardB_branch, hold):\n",
    "        self.cycle = cycle\n",
    "        self.rst = rst\n",
    "        self.RegWriteEn_WB = RegWriteEn_WB\n",
    "        self.jal_WB = jal_WB\n",
    "        self. instruction = instruction\n",
    "        self.writeData_WB = writeData_WB\n",
    "        self.aluRes_MEM = aluRes_MEM\n",
    "        self.writeRegister_WB = writeRegister_WB\n",
    "        self.PCPlus1 = PCPlus1\n",
    "        self.forwardA_branch = forwardA_branch\n",
    "        self.forwardB_branch = forwardB_branch\n",
    "        self.hold = hold\n",
    "        self.opCode = instruction>>26 & 0b111111\n",
    "        self.rs = instruction>>21 & 0b11111\n",
    "        self.rt = instruction>>16 & 0b11111\n",
    "        self.rd = instruction >>11 & 0b11111\n",
    "        self.imm = instruction & 0xFFFF\n",
    "        self.funct = instruction & 0b111111\n",
    "        self.shamt = instruction>>6 & 0b11111\n",
    "        self.jaddress = instruction & 0b1111111111\n",
    "    def decode(self):\n",
    "        cu = ControlUnit(opCode=self.opCode, funct=self.funct)\n",
    "        cu.execute()\n",
    "        self.RegDst = cu.RegDst\n",
    "        self.branch = cu.Branch\n",
    "        self.MemReadEn = cu.MemReadEn\n",
    "        self.MemtoReg = cu.MemtoReg\n",
    "        self.ALUOp = cu.ALUOp\n",
    "        self.MemWriteEn = cu.MemWriteEn\n",
    "        self.RegWriteEn = cu.RegWriteEn\n",
    "        self.ALUSrc = cu.ALUSrc\n",
    "        self.bne = cu.bne\n",
    "        self.jump = cu.jump\n",
    "        self.jump = cu.jump\n",
    "        self.jr = cu.jump\n",
    "        self.DestReg = self.rt if not self.RegDst else self.rd\n",
    "        self.regAddress = self.writeRegister_WB if not self.jal_WB else 0b11111\n",
    "        rf = RF()\n",
    "        rf.readRegisters(readRegister1=self.rs, readRegister2=self.DestReg)\n",
    "        self.readData1 = rf.readData1\n",
    "        self.readData2 = rf.readData2\n",
    "        rf.writeRegister(rst = self.rst, writeRegister = self.regAddress,\n",
    "                         writeData = self.writeData_WB, writeEnable = self.RegWriteEn_WB )\n",
    "        se = SignExtender()\n",
    "        self.imm = se.signExtend(self.imm)\n",
    "        self.adderResult = self.PCPlus1 + self.imm\n",
    "        if(self.forwardA_branch == 0):\n",
    "            self.fwdA = self.readData1\n",
    "        elif (self.forwardA_branch == 1):\n",
    "            self.fwdA = self.aluRes_MEM\n",
    "        elif (self.forwardA_branch == 2):\n",
    "            self.fwdA = self.writeData_WB\n",
    "        else:\n",
    "            self.fwdA = 0\n",
    "        if(self.forwardB_branch == 0):\n",
    "            self.fwdB = self.readData2\n",
    "        elif (self.forwardB_branch == 1):\n",
    "            self.fwdB = self.aluRes_MEM\n",
    "        elif (self.forwardB_branch == 2):\n",
    "            self.fwdB = self.writeData_WB\n",
    "        else:\n",
    "            self.fwdB = 0\n",
    "        cmp = Comparator(In1 = self.fwdA, In2 = self.fwdB, bne= self.bne, rst = self.rst, branch= self.branch, hold=0)\n",
    "        cmp.compare()\n",
    "        self.PCSrc = cmp.branchValid\n",
    "        \n",
    "\n",
    "    \n",
    "        \n",
    "\n",
    "\n",
    "\n",
    "   \n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "id": "7ae45ecd-a7fb-47b0-97c0-d042962e58a0",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "opCode: 4\n",
      "rs: 2\n",
      "rt: 3\n",
      "rd: 0\n",
      "funct: 12\n",
      "RegDst: 0\n",
      "branch: 1\n",
      "PCSrc: 1\n",
      "imm: 12\n",
      "memread: 0\n",
      "pcsrc: 1\n"
     ]
    }
   ],
   "source": [
    "instruction = 0b00010000010000110000000000001100\n",
    "decode_unit = Decode(\n",
    "    cycle=1,\n",
    "    rst=0,\n",
    "    RegWriteEn_WB=1,\n",
    "    jal_WB=0,\n",
    "    instruction=instruction,\n",
    "    writeData_WB=123,\n",
    "    aluRes_MEM=456,\n",
    "    writeRegister_WB=5,\n",
    "    PCPlus1=4,\n",
    "    forwardA_branch=0,\n",
    "    forwardB_branch=0,\n",
    "    hold=0\n",
    ")\n",
    "\n",
    "decode_unit.decode()\n",
    "\n",
    "print(f\"opCode: {decode_unit.opCode}\")\n",
    "print(f\"rs: {decode_unit.rs}\")\n",
    "print(f\"rt: {decode_unit.rt}\")\n",
    "print(f\"rd: {decode_unit.rd}\")\n",
    "print(f\"funct: {decode_unit.funct}\")\n",
    "print(f\"RegDst: {decode_unit.RegDst}\")\n",
    "print(f\"branch: {decode_unit.branch}\")\n",
    "print(f\"PCSrc: {decode_unit.PCSrc}\")\n",
    "print(f\"imm: {decode_unit.imm}\")\n",
    "print(f\"memread: {decode_unit.MemReadEn}\")\n",
    "print(f\"pcsrc: {decode_unit.PCSrc}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "id": "0af34a7c-6fdb-4793-9bb1-659c9b2b801f",
   "metadata": {},
   "outputs": [],
   "source": [
    "class ALU:\n",
    "\n",
    "    _AND  = 0b010\n",
    "    _SUB  = 0b001\n",
    "    _ADD = 0b000\n",
    "    _OR   = 0b011\n",
    "    _SLT  = 0b100 \n",
    "    _XOR = 0b101\n",
    "    _NOR = 0b110\n",
    "    _SLL = 0b111\n",
    "    _SLR = 0b1000\n",
    "    \n",
    "    def __init__(self, operand1, operand2, opSel, shamt):\n",
    "        self.operand1 = operand1\n",
    "        self.operand2 = operand2\n",
    "        self.opSel = opSel\n",
    "        self.shamt = shamt\n",
    "        self.result = 0\n",
    "    def signed(self,data):\n",
    "        if data & 0x80000:\n",
    "            return data - (1 << 32)  \n",
    "        else: return data\n",
    "        \n",
    "    def execute(self):\n",
    "        self.soperand1 = self.signed(self.operand1)\n",
    "        self.soperand2 = self.signed(self.operand2)\n",
    "        if(self.opSel == ALU._ADD):\n",
    "            self.result = self.operand1 + self.operand2\n",
    "        elif(self.opSel == ALU._SUB):\n",
    "            self.result = self.operand1 - self.operand2\n",
    "        elif(self.opSel == ALU._AND):\n",
    "            self.result = self.operand1 & self.operand2\n",
    "        elif(self.opSel == ALU._OR):\n",
    "            self.result = self.operand1 | self.operand2\n",
    "        elif(self.opSel == ALU._SLT):\n",
    "            self.result = 1 if self.soperand1 < self.soperand2 else 0\n",
    "        elif(self.opSel == ALU._XOR):\n",
    "            self.result = self.operand1 ^ self.operand2\n",
    "        elif(self.opSel == ALU._NOR):\n",
    "            self.result = ~(self.operand1 | self.operand2)\n",
    "        elif(self.opSel == ALU._SLL):\n",
    "            self.result = self.soperand1 << self.shamt\n",
    "        elif(self.opSel == ALU._SLR):\n",
    "            self.result = self.soperand1 >>self.shamt \n",
    "        \n",
    "        \n",
    "        \n",
    "            \n",
    "        \n",
    "            \n",
    "        \n",
    "\n",
    "    \n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "id": "4089296b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "--- Test: Positive operands ---\n",
      "Addition (5, 3): Result = 8\n",
      "Subtraction (5, 3): Result = 2\n",
      "Bitwise AND (5, 3): Result = 1\n",
      "Bitwise OR (5, 3): Result = 7\n",
      "Set Less Than (5, 3): Result = 0\n",
      "Bitwise XOR (5, 3): Result = 6\n",
      "Bitwise NOR (5, 3): Result = -8\n",
      "Shift Left Logical (5, 3): Result = 20\n",
      "Shift Right Logical (5, 3): Result = 1\n",
      "\n",
      "--- Test: Negative operands ---\n",
      "Addition (-5, -3): Result = -8\n",
      "Subtraction (-5, -3): Result = -2\n",
      "Bitwise AND (-5, -3): Result = -7\n",
      "Bitwise OR (-5, -3): Result = -1\n",
      "Set Less Than (-5, -3): Result = 1\n",
      "Bitwise XOR (-5, -3): Result = 6\n",
      "Bitwise NOR (-5, -3): Result = 0\n",
      "Shift Left Logical (-5, -3): Result = -17179869204\n",
      "Shift Right Logical (-5, -3): Result = -1073741826\n",
      "\n",
      "--- Test: One negative, one positive ---\n",
      "Addition (-5, 3): Result = -2\n",
      "Subtraction (-5, 3): Result = -8\n",
      "Bitwise AND (-5, 3): Result = 3\n",
      "Bitwise OR (-5, 3): Result = -5\n",
      "Set Less Than (-5, 3): Result = 1\n",
      "Bitwise XOR (-5, 3): Result = -8\n",
      "Bitwise NOR (-5, 3): Result = 4\n",
      "Shift Left Logical (-5, 3): Result = -17179869204\n",
      "Shift Right Logical (-5, 3): Result = -1073741826\n",
      "\n"
     ]
    }
   ],
   "source": [
    "def test_ALU():\n",
    "    # Define test cases for operand1 and operand2\n",
    "    test_cases = [\n",
    "        {\"operand1\": 5, \"operand2\": 3, \"description\": \"Positive operands\"},\n",
    "        {\"operand1\": -5, \"operand2\": -3, \"description\": \"Negative operands\"},\n",
    "        {\"operand1\": -5, \"operand2\": 3, \"description\": \"One negative, one positive\"},\n",
    "    ]\n",
    "\n",
    "    # Define operations and expected outputs (description only for reference)\n",
    "    operations = [\n",
    "        (ALU._ADD, \"Addition\"),\n",
    "        (ALU._SUB, \"Subtraction\"),\n",
    "        (ALU._AND, \"Bitwise AND\"),\n",
    "        (ALU._OR, \"Bitwise OR\"),\n",
    "        (ALU._SLT, \"Set Less Than\"),\n",
    "        (ALU._XOR, \"Bitwise XOR\"),\n",
    "        (ALU._NOR, \"Bitwise NOR\"),\n",
    "        (ALU._SLL, \"Shift Left Logical\"),\n",
    "        (ALU._SLR, \"Shift Right Logical\"),\n",
    "    ]\n",
    "\n",
    "    # Test and output results\n",
    "    for case in test_cases:\n",
    "        print(f\"--- Test: {case['description']} ---\")\n",
    "        for op, op_desc in operations:\n",
    "            alu = ALU(operand1=case[\"operand1\"], operand2=case[\"operand2\"], opSel=op, shamt=2)\n",
    "            alu.execute()\n",
    "            print(f\"{op_desc} ({alu.operand1}, {alu.operand2}): Result = {alu.result}\")\n",
    "        print()\n",
    "\n",
    "# Run the tests\n",
    "test_ALU()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "id": "a919adbb",
   "metadata": {},
   "outputs": [
    {
     "ename": "SyntaxError",
     "evalue": "incomplete input (1770697779.py, line 1)",
     "output_type": "error",
     "traceback": [
      "\u001b[1;36m  Cell \u001b[1;32mIn[44], line 1\u001b[1;36m\u001b[0m\n\u001b[1;33m    class Execute:\u001b[0m\n\u001b[1;37m                  ^\u001b[0m\n\u001b[1;31mSyntaxError\u001b[0m\u001b[1;31m:\u001b[0m incomplete input\n"
     ]
    }
   ],
   "source": [
    "class Execute:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f77bbb43",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
