\doxysection{UART Private Macros}
\label{group___u_a_r_t___private___macros}\index{UART Private Macros@{UART Private Macros}}
Collaboration diagram for UART Private Macros\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=268pt]{group___u_a_r_t___private___macros}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+WORD\+\_\+\+LENGTH}(LENGTH)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+WORD\+\_\+\+LENGTH}(LENGTH)~(((LENGTH) == \textbf{ UART\+\_\+\+WORDLENGTH\+\_\+8B}))
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+STOPBITS}(STOPBITS)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+PARITY}(PARITY)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+HARDWARE\+\_\+\+FLOW\+\_\+\+CONTROL}(CONTROL)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+MODE}(MODE)~((((MODE) \& (uint32\+\_\+t)0x0000\+FFF3U) == 0x00U) \&\& ((MODE) != (uint32\+\_\+t)0x00U))
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+OVERSAMPLING}(SAMPLING)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+OVERSAMPLING}(SAMPLING)~(((SAMPLING) == \textbf{ UART\+\_\+\+OVERSAMPLING\+\_\+16}))
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+BREAK\+\_\+\+DETECT\+\_\+\+LENGTH}(LENGTH)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+WAKEUPMETHOD}(WAKEUP)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+BAUDRATE}(BAUDRATE)~((BAUDRATE) $<$ 10500001U)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ADDRESS}(ADDRESS)~((ADDRESS) $<$= 0x0\+FU)
\item 
\#define \textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING16}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(((\+\_\+\+PCLK\+\_\+)$\ast$25U)/(4U$\ast$(\+\_\+\+BAUD\+\_\+)))
\item 
\#define \textbf{ UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING16}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(\textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING16}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+))/100U)
\item 
\#define \textbf{ UART\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING16}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(((\textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING16}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) -\/ (\textbf{ UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING16}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) $\ast$ 100U)) $\ast$ 16U + 50U) / 100U)
\item 
\#define \textbf{ UART\+\_\+\+BRR\+\_\+\+SAMPLING16}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)
\item 
\#define \textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING8}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(((\+\_\+\+PCLK\+\_\+)$\ast$25U)/(2U$\ast$(\+\_\+\+BAUD\+\_\+)))
\item 
\#define \textbf{ UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING8}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(\textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING8}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+))/100U)
\item 
\#define \textbf{ UART\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING8}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(((\textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING8}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) -\/ (\textbf{ UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING8}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) $\ast$ 100U)) $\ast$ 8U + 50U) / 100U)
\item 
\#define \textbf{ UART\+\_\+\+BRR\+\_\+\+SAMPLING8}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___u_a_r_t___private___macros_ga2c4dce8c60f202455e6f1481fc441f98}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_ADDRESS@{IS\_UART\_ADDRESS}}
\index{IS\_UART\_ADDRESS@{IS\_UART\_ADDRESS}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_ADDRESS}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+ADDRESS(\begin{DoxyParamCaption}\item[{}]{ADDRESS }\end{DoxyParamCaption})~((ADDRESS) $<$= 0x0\+FU)}



Definition at line 737 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_ga5d657d5c8e47b147a834e0018e9407c2}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_BAUDRATE@{IS\_UART\_BAUDRATE}}
\index{IS\_UART\_BAUDRATE@{IS\_UART\_BAUDRATE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_BAUDRATE}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+BAUDRATE(\begin{DoxyParamCaption}\item[{}]{BAUDRATE }\end{DoxyParamCaption})~((BAUDRATE) $<$ 10500001U)}



Definition at line 736 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_ga4da792d3bbb8e04d97dd45b963ac2464}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_HARDWARE\_FLOW\_CONTROL@{IS\_UART\_HARDWARE\_FLOW\_CONTROL}}
\index{IS\_UART\_HARDWARE\_FLOW\_CONTROL@{IS\_UART\_HARDWARE\_FLOW\_CONTROL}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_HARDWARE\_FLOW\_CONTROL}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+HARDWARE\+\_\+\+FLOW\+\_\+\+CONTROL(\begin{DoxyParamCaption}\item[{}]{CONTROL }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                              (((CONTROL) == UART\_HWCONTROL\_NONE) || \(\backslash\)}
\DoxyCodeLine{                               ((CONTROL) == UART\_HWCONTROL\_RTS) || \(\backslash\)}
\DoxyCodeLine{                               ((CONTROL) == UART\_HWCONTROL\_CTS) || \(\backslash\)}
\DoxyCodeLine{                               ((CONTROL) == UART\_HWCONTROL\_RTS\_CTS))}

\end{DoxyCode}


Definition at line 721 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_ga5f09f62c88629a872d9b6ebf1d068950}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH@{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH}}
\index{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH@{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+BREAK\+\_\+\+DETECT\+\_\+\+LENGTH(\begin{DoxyParamCaption}\item[{}]{LENGTH }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 (((LENGTH) == UART\_LINBREAKDETECTLENGTH\_10B) || \(\backslash\)}
\DoxyCodeLine{                                                 ((LENGTH) == UART\_LINBREAKDETECTLENGTH\_11B))}

\end{DoxyCode}


Definition at line 732 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_gacd5577cca731f8ef51badd665f6aa5e6}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_LIN\_OVERSAMPLING@{IS\_UART\_LIN\_OVERSAMPLING}}
\index{IS\_UART\_LIN\_OVERSAMPLING@{IS\_UART\_LIN\_OVERSAMPLING}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_LIN\_OVERSAMPLING}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+OVERSAMPLING(\begin{DoxyParamCaption}\item[{}]{SAMPLING }\end{DoxyParamCaption})~(((SAMPLING) == \textbf{ UART\+\_\+\+OVERSAMPLING\+\_\+16}))}



Definition at line 731 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_ga12e732e82119829947fb0c97da82bd69}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_LIN\_WORD\_LENGTH@{IS\_UART\_LIN\_WORD\_LENGTH}}
\index{IS\_UART\_LIN\_WORD\_LENGTH@{IS\_UART\_LIN\_WORD\_LENGTH}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_LIN\_WORD\_LENGTH}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+WORD\+\_\+\+LENGTH(\begin{DoxyParamCaption}\item[{}]{LENGTH }\end{DoxyParamCaption})~(((LENGTH) == \textbf{ UART\+\_\+\+WORDLENGTH\+\_\+8B}))}



Definition at line 715 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_ga748d45fbdc96c743bee170b749f961ba}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_MODE@{IS\_UART\_MODE}}
\index{IS\_UART\_MODE@{IS\_UART\_MODE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_MODE}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+MODE(\begin{DoxyParamCaption}\item[{}]{MODE }\end{DoxyParamCaption})~((((MODE) \& (uint32\+\_\+t)0x0000\+FFF3U) == 0x00U) \&\& ((MODE) != (uint32\+\_\+t)0x00U))}



Definition at line 726 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_ga8486e4a622ab62a11d82389d4aa0305d}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_OVERSAMPLING@{IS\_UART\_OVERSAMPLING}}
\index{IS\_UART\_OVERSAMPLING@{IS\_UART\_OVERSAMPLING}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_OVERSAMPLING}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+OVERSAMPLING(\begin{DoxyParamCaption}\item[{}]{SAMPLING }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        (((SAMPLING) == UART\_OVERSAMPLING\_16) || \(\backslash\)}
\DoxyCodeLine{                                        ((SAMPLING) == UART\_OVERSAMPLING\_8))}

\end{DoxyCode}


Definition at line 729 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_gaf2f542d273738ee3cb4a93d169827744}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_PARITY@{IS\_UART\_PARITY}}
\index{IS\_UART\_PARITY@{IS\_UART\_PARITY}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_PARITY}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+PARITY(\begin{DoxyParamCaption}\item[{}]{PARITY }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                (((PARITY) == UART\_PARITY\_NONE) || \(\backslash\)}
\DoxyCodeLine{                                ((PARITY) == UART\_PARITY\_EVEN) || \(\backslash\)}
\DoxyCodeLine{                                ((PARITY) == UART\_PARITY\_ODD))}

\end{DoxyCode}


Definition at line 718 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_ga202315393e18f29b20eb49ad9f8934dd}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_STATE@{IS\_UART\_STATE}}
\index{IS\_UART\_STATE@{IS\_UART\_STATE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_STATE}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+STATE(\begin{DoxyParamCaption}\item[{}]{STATE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                              (((STATE) == UART\_STATE\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                              ((STATE) == UART\_STATE\_ENABLE))}

\end{DoxyCode}


Definition at line 727 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_ga2c61795ef4affdddf3854c8f59568e41}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_STOPBITS@{IS\_UART\_STOPBITS}}
\index{IS\_UART\_STOPBITS@{IS\_UART\_STOPBITS}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_STOPBITS}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+STOPBITS(\begin{DoxyParamCaption}\item[{}]{STOPBITS }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                    (((STOPBITS) == UART\_STOPBITS\_1) || \(\backslash\)}
\DoxyCodeLine{                                    ((STOPBITS) == UART\_STOPBITS\_2))}

\end{DoxyCode}


Definition at line 716 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_ga6fea268c66482e36fb38844b808cf695}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_WAKEUPMETHOD@{IS\_UART\_WAKEUPMETHOD}}
\index{IS\_UART\_WAKEUPMETHOD@{IS\_UART\_WAKEUPMETHOD}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_WAKEUPMETHOD}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+WAKEUPMETHOD(\begin{DoxyParamCaption}\item[{}]{WAKEUP }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                      (((WAKEUP) == UART\_WAKEUPMETHOD\_IDLELINE) || \(\backslash\)}
\DoxyCodeLine{                                      ((WAKEUP) == UART\_WAKEUPMETHOD\_ADDRESSMARK))}

\end{DoxyCode}


Definition at line 734 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_ga4fb6c975f14bd141ec282820823a2fff}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_WORD\_LENGTH@{IS\_UART\_WORD\_LENGTH}}
\index{IS\_UART\_WORD\_LENGTH@{IS\_UART\_WORD\_LENGTH}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_WORD\_LENGTH}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+WORD\+\_\+\+LENGTH(\begin{DoxyParamCaption}\item[{}]{LENGTH }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                     (((LENGTH) == UART\_WORDLENGTH\_8B) || \(\backslash\)}
\DoxyCodeLine{                                     ((LENGTH) == UART\_WORDLENGTH\_9B))}

\end{DoxyCode}


Definition at line 713 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_gaed98b14acfc939985cc9909a6fa64d71}} 
\index{UART Private Macros@{UART Private Macros}!UART\_BRR\_SAMPLING16@{UART\_BRR\_SAMPLING16}}
\index{UART\_BRR\_SAMPLING16@{UART\_BRR\_SAMPLING16}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{UART\_BRR\_SAMPLING16}
{\footnotesize\ttfamily \#define UART\+\_\+\+BRR\+\_\+\+SAMPLING16(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                        (((UART\_DIVMANT\_SAMPLING16((\_PCLK\_), (\_BAUD\_)) << 4U) + \(\backslash\)}
\DoxyCodeLine{                                                        (UART\_DIVFRAQ\_SAMPLING16((\_PCLK\_), (\_BAUD\_)) \& 0xF0U)) + \(\backslash\)}
\DoxyCodeLine{                                                        (UART\_DIVFRAQ\_SAMPLING16((\_PCLK\_), (\_BAUD\_)) \& 0x0FU))}

\end{DoxyCode}


Definition at line 744 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_gae36ed9e94681494a31a9d8a7bbcc1a2c}} 
\index{UART Private Macros@{UART Private Macros}!UART\_BRR\_SAMPLING8@{UART\_BRR\_SAMPLING8}}
\index{UART\_BRR\_SAMPLING8@{UART\_BRR\_SAMPLING8}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{UART\_BRR\_SAMPLING8}
{\footnotesize\ttfamily \#define UART\+\_\+\+BRR\+\_\+\+SAMPLING8(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                        (((UART\_DIVMANT\_SAMPLING8((\_PCLK\_), (\_BAUD\_)) << 4U) + \(\backslash\)}
\DoxyCodeLine{                                                        ((UART\_DIVFRAQ\_SAMPLING8((\_PCLK\_), (\_BAUD\_)) \& 0xF8U) << 1U)) + \(\backslash\)}
\DoxyCodeLine{                                                        (UART\_DIVFRAQ\_SAMPLING8((\_PCLK\_), (\_BAUD\_)) \& 0x07U))}

\end{DoxyCode}


Definition at line 753 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_gabd6dd99fff6cd5c0374780fd72a61e6e}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIV\_SAMPLING16@{UART\_DIV\_SAMPLING16}}
\index{UART\_DIV\_SAMPLING16@{UART\_DIV\_SAMPLING16}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{UART\_DIV\_SAMPLING16}
{\footnotesize\ttfamily \#define UART\+\_\+\+DIV\+\_\+\+SAMPLING16(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+PCLK\+\_\+)$\ast$25U)/(4U$\ast$(\+\_\+\+BAUD\+\_\+)))}



Definition at line 739 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_ga97075bc06a62c182b0b9a00bbf04b170}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIV\_SAMPLING8@{UART\_DIV\_SAMPLING8}}
\index{UART\_DIV\_SAMPLING8@{UART\_DIV\_SAMPLING8}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{UART\_DIV\_SAMPLING8}
{\footnotesize\ttfamily \#define UART\+\_\+\+DIV\+\_\+\+SAMPLING8(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+PCLK\+\_\+)$\ast$25U)/(2U$\ast$(\+\_\+\+BAUD\+\_\+)))}



Definition at line 748 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_gade99ebfd7502df11b366c48fac5417d7}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIVFRAQ\_SAMPLING16@{UART\_DIVFRAQ\_SAMPLING16}}
\index{UART\_DIVFRAQ\_SAMPLING16@{UART\_DIVFRAQ\_SAMPLING16}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{UART\_DIVFRAQ\_SAMPLING16}
{\footnotesize\ttfamily \#define UART\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING16(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})~(((\textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING16}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) -\/ (\textbf{ UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING16}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) $\ast$ 100U)) $\ast$ 16U + 50U) / 100U)}



Definition at line 741 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_gae0c8a28dbc006a93dd8e90e8ff8a37a0}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIVFRAQ\_SAMPLING8@{UART\_DIVFRAQ\_SAMPLING8}}
\index{UART\_DIVFRAQ\_SAMPLING8@{UART\_DIVFRAQ\_SAMPLING8}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{UART\_DIVFRAQ\_SAMPLING8}
{\footnotesize\ttfamily \#define UART\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING8(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})~(((\textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING8}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) -\/ (\textbf{ UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING8}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) $\ast$ 100U)) $\ast$ 8U + 50U) / 100U)}



Definition at line 750 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_ga9cd479aff25c454d9d4f3c1c20517c86}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIVMANT\_SAMPLING16@{UART\_DIVMANT\_SAMPLING16}}
\index{UART\_DIVMANT\_SAMPLING16@{UART\_DIVMANT\_SAMPLING16}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{UART\_DIVMANT\_SAMPLING16}
{\footnotesize\ttfamily \#define UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING16(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})~(\textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING16}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+))/100U)}



Definition at line 740 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\label{group___u_a_r_t___private___macros_ga3dafeed17fc4cf319b0dd88d7d0fb614}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIVMANT\_SAMPLING8@{UART\_DIVMANT\_SAMPLING8}}
\index{UART\_DIVMANT\_SAMPLING8@{UART\_DIVMANT\_SAMPLING8}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{UART\_DIVMANT\_SAMPLING8}
{\footnotesize\ttfamily \#define UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING8(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+PCLK\+\_\+,  }\item[{}]{\+\_\+\+BAUD\+\_\+ }\end{DoxyParamCaption})~(\textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING8}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+))/100U)}



Definition at line 749 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

