****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 3
        -report_by design
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Sat Aug 30 21:26:35 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: U0_SYS_CTRL/cs_reg[0] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 2.17      2.17

  U0_SYS_CTRL/cs_reg[0]/CLK (SDFFARX1)             0.00      2.17 r
  U0_SYS_CTRL/cs_reg[0]/Q (SDFFARX1)               0.87      3.04 f
  U0_SYS_CTRL/U132/ZN (INVX0)                      0.18      3.22 r
  U0_SYS_CTRL/U120/ZN (INVX0)                      0.24      3.46 f
  U0_SYS_CTRL/U134/QN (NOR2X0)                     0.39      3.85 r
  U0_SYS_CTRL/U138/QN (NAND2X0)                    0.43      4.28 f
  U0_SYS_CTRL/U5/Q (AND2X1)                        0.33      4.61 f
  U0_SYS_CTRL/U11/QN (NAND2X1)                     0.12      4.73 r
  U0_SYS_CTRL/U12/Q (AND2X1)                       0.32      5.05 r
  U0_ASYN_FIFO/U0_FIFO_WR/U25/QN (NAND2X4)         0.11      5.15 f
  U0_ASYN_FIFO/U0_FIFO_WR/PLACE_copt_h_inst_7554/Z (NBUFFX2)
                                                   0.18      5.34 f
  U0_ASYN_FIFO/U0_FIFO_WR/PLACE_copt_h_inst_7555/Z (NBUFFX16)
                                                   0.21      5.54 f
  U0_ASYN_FIFO/U0_FIFO_WR/PLACE_copt_h_inst_7548/Z (NBUFFX32)
                                                   0.25      5.79 f
  U0_ASYN_FIFO/U0_FIFO_WR/PLACE_copt_h_inst_7549/Z (NBUFFX32)
                                                   0.27      6.06 f
  U0_ASYN_FIFO/U0_FIFO_WR/PLACE_copt_h_inst_7552/Z (NBUFFX16)
                                                   0.22      6.28 f
  U0_ASYN_FIFO/U0_FIFO_WR/PLACE_copt_h_inst_7547/Z (NBUFFX32)
                                                   0.25      6.53 f
  U0_ASYN_FIFO/U0_FIFO_WR/PLACE_copt_h_inst_7546/Z (DELLN2X2)
                                                   2.01      8.53 f
  U0_ASYN_FIFO/U0_FIFO_WR/U15/QN (NOR2X0)          0.26      8.79 r
  U0_ASYN_FIFO/U0_FIFO_WR/PLACE_copt_h_inst_8004/Z (DELLN1X2)
                                                   0.90      9.69 r
  U0_ASYN_FIFO/U0_FIFO_WR/U21/Q (XNOR2X1)          0.40     10.09 f
  U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[1]/D (SDFFARX1)
                                                   0.00     10.09 f
  data arrival time                                         10.09

  clock FUN_REF_CLK (rise edge)                   10.00     10.00
  clock network delay (propagated)                 0.55     10.55
  clock reconvergence pessimism                    0.32     10.87
  U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[1]/CLK (SDFFARX1)
                                                   0.00     10.87 r
  clock uncertainty                               -0.20     10.67
  library setup time                              -0.63     10.04
  data required time                                        10.04
  ------------------------------------------------------------------------
  data required time                                        10.04
  data arrival time                                        -10.09
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05



  Startpoint: U0_REG_FILE/regfile_reg[1][2] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 2.12      2.12

  U0_REG_FILE/regfile_reg[1][2]/CLK (SDFFARX1)     0.00      2.12 r
  U0_REG_FILE/regfile_reg[1][2]/QN (SDFFARX1)      0.68      2.81 r
  U0_REG_FILE/U195/ZN (INVX1)                      0.21      3.02 f
  U0_ALU/mult_42/U41/ZN (INVX0)                    0.16      3.17 r
  U0_ALU/mult_42/PLACE_copt_d_inst_10045/ZN (INVX0)
                                                   0.17      3.34 f
  U0_ALU/mult_42/PLACE_copt_d_inst_10044/ZN (INVX0)
                                                   0.26      3.60 r
  U0_ALU/mult_42/PLACE_copt_h_inst_9842/Z (NBUFFX32)
                                                   0.45      4.05 r
  U0_ALU/mult_42/PLACE_copt_h_inst_9841/Z (NBUFFX32)
                                                   0.30      4.35 r
  U0_ALU/mult_42/PLACE_copt_h_inst_9843/Z (DELLN1X2)
                                                   0.86      5.21 r
  U0_ALU/mult_42/U125/QN (NOR2X4)                  0.14      5.35 f
  U0_ALU/mult_42/PLACE_copt_h_inst_9480/Z (DELLN1X2)
                                                   0.92      6.27 f
  U0_ALU/mult_42/S4_2/S (FADDX1)                   0.49      6.75 f
  U0_ALU/mult_42/U154/Q (XOR2X1)                   0.30      7.05 f
  U0_ALU/mult_42/FS_1/U46/Q (AND2X1)               0.24      7.29 f
  U0_ALU/mult_42/FS_1/U33/QN (NAND2X0)             0.13      7.43 r
  U0_ALU/mult_42/FS_1/U5/QN (NAND2X1)              0.14      7.57 f
  U0_ALU/mult_42/FS_1/U57/QN (NAND2X1)             0.12      7.68 r
  U0_ALU/mult_42/FS_1/U10/QN (NAND2X0)             0.23      7.91 f
  U0_ALU/mult_42/FS_1/U23/QN (AOI21X1)             0.44      8.35 r
  U0_ALU/mult_42/FS_1/U35/Q (XOR2X1)               0.29      8.64 f
  U0_ALU/PLACE_copt_h_inst_8900/Z (NBUFFX8)        0.22      8.86 f
  U0_ALU/PLACE_copt_h_inst_9046/Z (NBUFFX2)        0.16      9.02 f
  U0_ALU/PLACE_copt_h_inst_9047/Z (NBUFFX2)        0.16      9.18 f
  U0_ALU/PLACE_copt_h_inst_9048/Z (NBUFFX2)        0.16      9.34 f
  U0_ALU/PLACE_copt_h_inst_9049/Z (NBUFFX2)        0.16      9.50 f
  U0_ALU/PLACE_copt_h_inst_9050/Z (NBUFFX2)        0.16      9.65 f
  U0_ALU/PLACE_copt_h_inst_8901/Z (DELLN1X2)       0.85     10.50 f
  U0_ALU/U102/Q (AO21X1)                           0.37     10.88 f
  U0_ALU/ALU_OUT_reg[13]/D (SDFFARX1)              0.00     10.88 f
  data arrival time                                         10.88

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (propagated)                 1.20     11.20
  clock reconvergence pessimism                    0.48     11.68
  U0_ALU/ALU_OUT_reg[13]/CLK (SDFFARX1)            0.00     11.68 r
  clock uncertainty                               -0.20     11.48
  library setup time                              -0.64     10.84
  data required time                                        10.84
  ------------------------------------------------------------------------
  data required time                                        10.84
  data arrival time                                        -10.88
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04



  Startpoint: U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][0] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 2.14      2.14

  U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[1]/CLK (SDFFARX1)
                                                   0.00      2.14 r
  U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[1]/QN (SDFFARX1)
                                                   0.66      2.81 r
  U0_ASYN_FIFO/U0_FIFO_WR/U24/ZN (INVX0)           0.11      2.92 f
  U0_ASYN_FIFO/U0_FIFO_WR/PLACE_copt_h_inst_8873/Z (DELLN2X2)
                                                   2.02      4.94 f
  U0_ASYN_FIFO/U0_FIFO_WR/PLACE_copt_h_inst_8874/Z (NBUFFX2)
                                                   0.24      5.18 f
  U0_ASYN_FIFO/U0_FIFO_WR/PLACE_copt_h_inst_8875/Z (NBUFFX2)
                                                   0.16      5.34 f
  U0_ASYN_FIFO/U0_FIFO_WR/PLACE_copt_h_inst_8872/Z (DELLN3X2)
                                                   2.91      8.25 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_copt_d_inst_9940/ZN (INVX4)
                                                   0.13      8.38 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_copt_d_inst_9939/ZN (INVX4)
                                                   0.11      8.49 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_copt_h_inst_8878/Z (NBUFFX2)
                                                   0.17      8.66 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U115/QN (NAND3X1)
                                                   0.46      9.12 r
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U173/ZN (INVX0)   0.23      9.35 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U26/Q (AO22X1)    0.36      9.71 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_copt_h_inst_8392/Z (NBUFFX4)
                                                   0.21      9.92 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_copt_h_inst_8393/Z (NBUFFX2)
                                                   0.17     10.08 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_copt_h_inst_8394/Z (NBUFFX2)
                                                   0.16     10.24 f
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][0]/D (SDFFARX1)
                                                   0.00     10.24 f
  data arrival time                                         10.24

  clock FUN_REF_CLK (rise edge)                   10.00     10.00
  clock network delay (propagated)                 0.54     10.54
  clock reconvergence pessimism                    0.48     11.02
  U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][0]/CLK (SDFFARX1)
                                                   0.00     11.02 r
  clock uncertainty                               -0.20     10.82
  library setup time                              -0.62     10.20
  data required time                                        10.20
  ------------------------------------------------------------------------
  data required time                                        10.20
  data arrival time                                        -10.24
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04


1
