Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Sep 14 18:05:51 2023
| Host         : leonid-lenovo running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 37
+-----------+----------+---------------------------------------------------+------------+
| Rule      | Severity | Description                                       | Violations |
+-----------+----------+---------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                     | 35         |
| XDCC-2    | Warning  | Scoped Non-Timing constraint/property overwritten | 2          |
+-----------+----------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[10] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[11] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[12] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[13] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[14] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[15] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[7] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[8] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_0_tri_i[9] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[10] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[11] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[12] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[13] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[14] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[15] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[7] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[8] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on dip_switches_16bits_tri_o[9] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_clock
Related violations: <none>

XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dip_switches_16bits_0_tri_i[8] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/leonid/Desktop/dev/verilog/SoC_lab1/SoC_lab1.srcs/constrs_1/new/SoC_XDC.xdc (Line: 24)
Previous Source: /home/leonid/Desktop/dev/verilog/SoC_lab1/SoC_lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc (Line: 19)
Related violations: <none>

XDCC-2#2 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dip_switches_16bits_0_tri_i[9] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/leonid/Desktop/dev/verilog/SoC_lab1/SoC_lab1.srcs/constrs_1/new/SoC_XDC.xdc (Line: 23)
Previous Source: /home/leonid/Desktop/dev/verilog/SoC_lab1/SoC_lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc (Line: 21)
Related violations: <none>


