/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [36:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [17:0] celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [16:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_44z;
  wire [13:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [8:0] celloutsig_0_51z;
  wire [2:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire [11:0] celloutsig_0_67z;
  wire [5:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [20:0] celloutsig_1_18z;
  reg [2:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_1z ? in_data[32] : celloutsig_0_15z;
  assign celloutsig_1_6z = celloutsig_1_2z[1] ? celloutsig_1_1z[5] : celloutsig_1_0z;
  assign celloutsig_0_9z = in_data[19] ? celloutsig_0_5z : celloutsig_0_6z[4];
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[26] : celloutsig_0_0z;
  assign celloutsig_0_10z = celloutsig_0_9z ? celloutsig_0_9z : celloutsig_0_4z;
  assign celloutsig_0_28z = celloutsig_0_22z ? celloutsig_0_8z[6] : celloutsig_0_19z;
  assign celloutsig_1_4z = ~(celloutsig_1_1z[5] | celloutsig_1_1z[1]);
  assign celloutsig_0_16z = ~(celloutsig_0_15z | celloutsig_0_9z);
  assign celloutsig_0_19z = ~((celloutsig_0_0z | celloutsig_0_15z) & (celloutsig_0_9z | celloutsig_0_18z));
  assign celloutsig_0_4z = _00_ | in_data[75];
  assign celloutsig_0_33z = { _01_[6:2], celloutsig_0_22z, celloutsig_0_26z } + { in_data[19:14], celloutsig_0_11z };
  assign celloutsig_1_5z = { celloutsig_1_3z[11:10], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z } + in_data[158:143];
  reg [36:0] _15_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _15_ <= 37'h0000000000;
    else _15_ <= { in_data[81:52], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _02_[36:23], _01_[6:2], _02_[17:13], _00_, _02_[11:0] } = _15_;
  assign celloutsig_0_38z = { celloutsig_0_34z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_27z } / { 1'h1, celloutsig_0_30z[2:0], celloutsig_0_31z };
  assign celloutsig_0_47z = { celloutsig_0_20z[16:4], celloutsig_0_1z } / { 1'h1, celloutsig_0_30z[3:0], celloutsig_0_38z, celloutsig_0_25z, celloutsig_0_36z, celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_1_18z = { celloutsig_1_2z[2:0], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z[13] } / { 1'h1, in_data[171:152] };
  assign celloutsig_0_54z = { celloutsig_0_32z[3:0], celloutsig_0_30z } <= { celloutsig_0_51z[8:3], celloutsig_0_53z };
  assign celloutsig_0_69z = celloutsig_0_67z[10:7] <= celloutsig_0_20z[17:14];
  assign celloutsig_0_11z = in_data[26:17] <= { in_data[71:63], celloutsig_0_0z };
  assign celloutsig_0_18z = { _02_[31:25], celloutsig_0_10z } <= _02_[31:24];
  assign celloutsig_0_22z = { celloutsig_0_20z[18:3], celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_5z } <= { celloutsig_0_20z[12:8], celloutsig_0_21z };
  assign celloutsig_0_25z = { celloutsig_0_20z[10:8], celloutsig_0_5z } <= { celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_22z };
  assign celloutsig_0_26z = { in_data[28:25], celloutsig_0_7z, celloutsig_0_14z } <= { celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_25z };
  assign celloutsig_0_14z = { in_data[34:32], celloutsig_0_13z } && { _02_[11:9], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_50z = { celloutsig_0_33z[6:2], celloutsig_0_40z, celloutsig_0_8z, celloutsig_0_47z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_42z } < { celloutsig_0_33z[2:0], celloutsig_0_34z, celloutsig_0_32z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_44z, celloutsig_0_18z, celloutsig_0_39z };
  assign celloutsig_0_48z = { celloutsig_0_20z[17:15], celloutsig_0_1z } != celloutsig_0_21z[11:8];
  assign celloutsig_0_65z = { celloutsig_0_21z[8:1], celloutsig_0_18z, celloutsig_0_42z, celloutsig_0_49z, celloutsig_0_25z, celloutsig_0_7z } != { in_data[62:51], celloutsig_0_31z };
  assign celloutsig_0_7z = { _02_[13], _00_, _02_[11:3] } != { celloutsig_0_3z[2:0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_8z[7:1], celloutsig_0_14z, celloutsig_0_15z } != { celloutsig_0_3z[4:0], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_68z = - { celloutsig_0_65z, celloutsig_0_54z, celloutsig_0_4z, celloutsig_0_50z, celloutsig_0_54z, celloutsig_0_16z };
  assign celloutsig_0_27z = { _01_[5], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_7z } !== { celloutsig_0_12z[3:1], celloutsig_0_12z };
  assign celloutsig_0_35z = ~ { celloutsig_0_33z[6:5], celloutsig_0_10z, celloutsig_0_30z };
  assign celloutsig_0_39z = ~ celloutsig_0_35z[6:2];
  assign celloutsig_1_1z = in_data[162:157] | in_data[173:168];
  assign celloutsig_1_0z = & in_data[143:139];
  assign celloutsig_0_42z = ~^ celloutsig_0_12z[3:0];
  assign celloutsig_0_49z = ~^ { _02_[27:23], _01_[6:2], _02_[17:14], celloutsig_0_22z };
  assign celloutsig_0_5z = ~^ in_data[30:4];
  assign celloutsig_0_15z = ~^ { in_data[39:35], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_31z = ~^ celloutsig_0_13z;
  assign celloutsig_0_0z = ^ in_data[85:79];
  assign celloutsig_0_36z = ^ celloutsig_0_21z[8:4];
  assign celloutsig_0_57z = ^ { celloutsig_0_35z[6:3], celloutsig_0_41z, celloutsig_0_4z, celloutsig_0_33z };
  assign celloutsig_0_23z = ^ { celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_22z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } >> in_data[19:14];
  assign celloutsig_0_21z = { celloutsig_0_3z[1], celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_13z } >> { _01_[6:2], _02_[17:13], _00_, _02_[11:8] };
  assign celloutsig_0_32z = { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_11z } << { celloutsig_0_20z[4:0], celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_23z };
  assign celloutsig_0_37z = { celloutsig_0_21z[11:2], celloutsig_0_31z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_0z } << { celloutsig_0_23z, celloutsig_0_33z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_36z, celloutsig_0_6z };
  assign celloutsig_0_40z = { celloutsig_0_32z[1], celloutsig_0_9z, celloutsig_0_3z } << { celloutsig_0_8z[9:3], celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_8z[4:0] << { celloutsig_0_3z[4:1], celloutsig_0_1z };
  assign celloutsig_0_44z = { celloutsig_0_29z[7:1], celloutsig_0_42z } <<< { celloutsig_0_21z[12:6], celloutsig_0_22z };
  assign celloutsig_0_8z = { in_data[49:41], celloutsig_0_7z, celloutsig_0_0z } <<< { _02_[13], _00_, _02_[11:5], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_3z[5:4], celloutsig_0_22z, celloutsig_0_16z } <<< { _01_[6:4], celloutsig_0_5z };
  assign celloutsig_0_30z = in_data[75:71] <<< { celloutsig_0_12z[2:1], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_41z = celloutsig_0_33z[6:3] >>> celloutsig_0_37z[11:8];
  assign celloutsig_0_51z = { celloutsig_0_35z[3:0], celloutsig_0_38z } >>> { celloutsig_0_32z[11:4], celloutsig_0_9z };
  assign celloutsig_0_67z = { celloutsig_0_6z[5:1], celloutsig_0_33z } >>> { in_data[68:67], celloutsig_0_16z, celloutsig_0_57z, celloutsig_0_22z, celloutsig_0_36z, celloutsig_0_50z, celloutsig_0_12z };
  assign celloutsig_0_20z = { _02_[3:2], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_11z } >>> { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_0_29z = { celloutsig_0_8z[5:3], celloutsig_0_12z, celloutsig_0_18z } >>> celloutsig_0_21z[12:4];
  assign celloutsig_0_6z = in_data[10:5] - { in_data[70:68], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_13z = _02_[26:24] - { in_data[32:31], celloutsig_0_7z };
  assign celloutsig_0_53z = celloutsig_0_35z[6:4] ^ { celloutsig_0_13z[1:0], celloutsig_0_48z };
  assign celloutsig_1_2z = { celloutsig_1_1z[2:1], celloutsig_1_0z, celloutsig_1_0z } ^ celloutsig_1_1z[3:0];
  assign celloutsig_1_3z = in_data[117:106] ^ { in_data[164:160], celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_19z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_19z = celloutsig_1_5z[15:13];
  assign _01_[1:0] = { celloutsig_0_22z, celloutsig_0_26z };
  assign { _02_[22:18], _02_[12] } = { _01_[6:2], _00_ };
  assign { out_data[148:128], out_data[98:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
