-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hls_real2xfft is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    din_V_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    dout_V_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    din_V_TVALID : IN STD_LOGIC;
    din_V_TREADY : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    dout_V_TVALID : OUT STD_LOGIC;
    dout_V_TREADY : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of hls_real2xfft is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "hls_real2xfft_hls_real2xfft,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=5.404000,HLS_SYN_LAT=2055,HLS_SYN_TPT=1024,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=681,HLS_SYN_LUT=757,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal data2window_V_0_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data2window_V_0_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data2window_V_1_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data2window_V_1_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal windowed_V_0_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal windowed_V_0_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal windowed_V_1_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal windowed_V_1_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_ce0 : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_we0 : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_ce1 : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_we1 : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_ce0 : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_we0 : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_ce1 : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_we1 : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_din_V_TREADY : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_start : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_full_n : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_write : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_full_n : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_write : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_done : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_ready : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_idle : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_continue : STD_LOGIC;
    signal ap_channel_done_data2window_V_1 : STD_LOGIC;
    signal ap_sync_reg_channel_write_data2window_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_data2window_V_1 : STD_LOGIC;
    signal ap_channel_done_data2window_V_0 : STD_LOGIC;
    signal ap_sync_reg_channel_write_data2window_V_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_data2window_V_0 : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_start : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_done : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_continue : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_idle : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_ready : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_indata_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_indata_ce0 : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_indata1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_indata1_ce0 : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata_ce0 : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata_we0 : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata2_ce0 : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata2_we0 : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_windowed_V_1 : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_windowed_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_windowed_V_1 : STD_LOGIC;
    signal ap_channel_done_windowed_V_0 : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_windowed_V_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_windowed_V_0 : STD_LOGIC;
    signal Loop_real2xfft_output_proc9_U0_ap_start : STD_LOGIC;
    signal Loop_real2xfft_output_proc9_U0_ap_done : STD_LOGIC;
    signal Loop_real2xfft_output_proc9_U0_ap_continue : STD_LOGIC;
    signal Loop_real2xfft_output_proc9_U0_ap_idle : STD_LOGIC;
    signal Loop_real2xfft_output_proc9_U0_ap_ready : STD_LOGIC;
    signal Loop_real2xfft_output_proc9_U0_windowed_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Loop_real2xfft_output_proc9_U0_windowed_V_0_ce0 : STD_LOGIC;
    signal Loop_real2xfft_output_proc9_U0_windowed_V_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Loop_real2xfft_output_proc9_U0_windowed_V_1_ce0 : STD_LOGIC;
    signal Loop_real2xfft_output_proc9_U0_dout_V_TDATA : STD_LOGIC_VECTOR (47 downto 0);
    signal Loop_real2xfft_output_proc9_U0_dout_V_TVALID : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal data2window_V_0_i_full_n : STD_LOGIC;
    signal data2window_V_0_t_empty_n : STD_LOGIC;
    signal data2window_V_1_i_full_n : STD_LOGIC;
    signal data2window_V_1_t_empty_n : STD_LOGIC;
    signal windowed_V_0_i_full_n : STD_LOGIC;
    signal windowed_V_0_t_empty_n : STD_LOGIC;
    signal windowed_V_1_i_full_n : STD_LOGIC;
    signal windowed_V_1_t_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_start_full_n : STD_LOGIC;
    signal sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_start_write : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_start_full_n : STD_LOGIC;
    signal window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_start_write : STD_LOGIC;
    signal Loop_real2xfft_output_proc9_U0_start_full_n : STD_LOGIC;
    signal Loop_real2xfft_output_proc9_U0_start_write : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component hls_real2xfft_sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_s IS
    port (
        din_V_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        dout_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        dout_ce0 : OUT STD_LOGIC;
        dout_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout_we0 : OUT STD_LOGIC;
        dout_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        dout_ce1 : OUT STD_LOGIC;
        dout_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout_we1 : OUT STD_LOGIC;
        dout1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        dout1_ce0 : OUT STD_LOGIC;
        dout1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout1_we0 : OUT STD_LOGIC;
        dout1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        dout1_ce1 : OUT STD_LOGIC;
        dout1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout1_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        din_V_TVALID : IN STD_LOGIC;
        din_V_TREADY : OUT STD_LOGIC;
        ap_start : IN STD_LOGIC;
        dout1_full_n : IN STD_LOGIC;
        dout1_write : OUT STD_LOGIC;
        dout_full_n : IN STD_LOGIC;
        dout_write : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        indata_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        indata_ce0 : OUT STD_LOGIC;
        indata_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        indata1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        indata1_ce0 : OUT STD_LOGIC;
        indata1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        outdata_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        outdata_ce0 : OUT STD_LOGIC;
        outdata_we0 : OUT STD_LOGIC;
        outdata_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        outdata2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        outdata2_ce0 : OUT STD_LOGIC;
        outdata2_we0 : OUT STD_LOGIC;
        outdata2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_real2xfft_Loop_real2xfft_output_proc9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dout_V_TREADY : IN STD_LOGIC;
        windowed_V_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        windowed_V_0_ce0 : OUT STD_LOGIC;
        windowed_V_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        windowed_V_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        windowed_V_1_ce0 : OUT STD_LOGIC;
        windowed_V_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout_V_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_V_TVALID : OUT STD_LOGIC );
    end component;


    component hls_real2xfft_data2window_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;



begin
    data2window_V_0_U : component hls_real2xfft_data2window_V_0
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_address0,
        i_ce0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_ce0,
        i_we0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_we0,
        i_d0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_d0,
        i_q0 => data2window_V_0_i_q0,
        t_address0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_indata_address0,
        t_ce0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_indata_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => data2window_V_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => data2window_V_0_i_full_n,
        i_write => ap_channel_done_data2window_V_0,
        t_empty_n => data2window_V_0_t_empty_n,
        t_read => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_ready);

    data2window_V_1_U : component hls_real2xfft_data2window_V_0
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_address0,
        i_ce0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_ce0,
        i_we0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_we0,
        i_d0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_d0,
        i_q0 => data2window_V_1_i_q0,
        t_address0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_indata1_address0,
        t_ce0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_indata1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => data2window_V_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => data2window_V_1_i_full_n,
        i_write => ap_channel_done_data2window_V_1,
        t_empty_n => data2window_V_1_t_empty_n,
        t_read => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_ready);

    windowed_V_0_U : component hls_real2xfft_data2window_V_0
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata_address0,
        i_ce0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata_ce0,
        i_we0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata_we0,
        i_d0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata_d0,
        i_q0 => windowed_V_0_i_q0,
        t_address0 => Loop_real2xfft_output_proc9_U0_windowed_V_0_address0,
        t_ce0 => Loop_real2xfft_output_proc9_U0_windowed_V_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => windowed_V_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => windowed_V_0_i_full_n,
        i_write => ap_channel_done_windowed_V_0,
        t_empty_n => windowed_V_0_t_empty_n,
        t_read => Loop_real2xfft_output_proc9_U0_ap_ready);

    windowed_V_1_U : component hls_real2xfft_data2window_V_0
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata2_address0,
        i_ce0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata2_ce0,
        i_we0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata2_we0,
        i_d0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata2_d0,
        i_q0 => windowed_V_1_i_q0,
        t_address0 => Loop_real2xfft_output_proc9_U0_windowed_V_1_address0,
        t_ce0 => Loop_real2xfft_output_proc9_U0_windowed_V_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => windowed_V_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => windowed_V_1_i_full_n,
        i_write => ap_channel_done_windowed_V_1,
        t_empty_n => windowed_V_1_t_empty_n,
        t_read => Loop_real2xfft_output_proc9_U0_ap_ready);

    sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0 : component hls_real2xfft_sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_s
    port map (
        din_V_TDATA => din_V_TDATA,
        dout_address0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_address0,
        dout_ce0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_ce0,
        dout_d0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_d0,
        dout_q0 => ap_const_lv16_0,
        dout_we0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_we0,
        dout_address1 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_address1,
        dout_ce1 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_ce1,
        dout_d1 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_d1,
        dout_q1 => ap_const_lv16_0,
        dout_we1 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_we1,
        dout1_address0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_address0,
        dout1_ce0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_ce0,
        dout1_d0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_d0,
        dout1_q0 => ap_const_lv16_0,
        dout1_we0 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_we0,
        dout1_address1 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_address1,
        dout1_ce1 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_ce1,
        dout1_d1 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_d1,
        dout1_q1 => ap_const_lv16_0,
        dout1_we1 => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        din_V_TVALID => din_V_TVALID,
        din_V_TREADY => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_din_V_TREADY,
        ap_start => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_start,
        dout1_full_n => data2window_V_1_i_full_n,
        dout1_write => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_write,
        dout_full_n => data2window_V_0_i_full_n,
        dout_write => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_write,
        ap_done => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_done,
        ap_ready => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_ready,
        ap_idle => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_idle,
        ap_continue => sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_continue);

    window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0 : component hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_start,
        ap_done => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_done,
        ap_continue => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_continue,
        ap_idle => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_idle,
        ap_ready => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_ready,
        indata_address0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_indata_address0,
        indata_ce0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_indata_ce0,
        indata_q0 => data2window_V_0_t_q0,
        indata1_address0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_indata1_address0,
        indata1_ce0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_indata1_ce0,
        indata1_q0 => data2window_V_1_t_q0,
        outdata_address0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata_address0,
        outdata_ce0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata_ce0,
        outdata_we0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata_we0,
        outdata_d0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata_d0,
        outdata2_address0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata2_address0,
        outdata2_ce0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata2_ce0,
        outdata2_we0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata2_we0,
        outdata2_d0 => window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata2_d0);

    Loop_real2xfft_output_proc9_U0 : component hls_real2xfft_Loop_real2xfft_output_proc9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_real2xfft_output_proc9_U0_ap_start,
        ap_done => Loop_real2xfft_output_proc9_U0_ap_done,
        ap_continue => Loop_real2xfft_output_proc9_U0_ap_continue,
        ap_idle => Loop_real2xfft_output_proc9_U0_ap_idle,
        ap_ready => Loop_real2xfft_output_proc9_U0_ap_ready,
        dout_V_TREADY => dout_V_TREADY,
        windowed_V_0_address0 => Loop_real2xfft_output_proc9_U0_windowed_V_0_address0,
        windowed_V_0_ce0 => Loop_real2xfft_output_proc9_U0_windowed_V_0_ce0,
        windowed_V_0_q0 => windowed_V_0_t_q0,
        windowed_V_1_address0 => Loop_real2xfft_output_proc9_U0_windowed_V_1_address0,
        windowed_V_1_ce0 => Loop_real2xfft_output_proc9_U0_windowed_V_1_ce0,
        windowed_V_1_q0 => windowed_V_1_t_q0,
        dout_V_TDATA => Loop_real2xfft_output_proc9_U0_dout_V_TDATA,
        dout_V_TVALID => Loop_real2xfft_output_proc9_U0_dout_V_TVALID);





    ap_sync_reg_channel_write_data2window_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_data2window_V_0 <= ap_const_logic_0;
            else
                if (((sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_done and sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_data2window_V_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_data2window_V_0 <= ap_sync_channel_write_data2window_V_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_data2window_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_data2window_V_1 <= ap_const_logic_0;
            else
                if (((sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_done and sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_data2window_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_data2window_V_1 <= ap_sync_channel_write_data2window_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_windowed_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_windowed_V_0 <= ap_const_logic_0;
            else
                if (((window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_done and window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_windowed_V_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_windowed_V_0 <= ap_sync_channel_write_windowed_V_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_windowed_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_windowed_V_1 <= ap_const_logic_0;
            else
                if (((window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_done and window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_windowed_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_windowed_V_1 <= ap_sync_channel_write_windowed_V_1;
                end if; 
            end if;
        end if;
    end process;

    Loop_real2xfft_output_proc9_U0_ap_continue <= ap_const_logic_1;
    Loop_real2xfft_output_proc9_U0_ap_start <= (windowed_V_1_t_empty_n and windowed_V_0_t_empty_n);
    Loop_real2xfft_output_proc9_U0_start_full_n <= ap_const_logic_1;
    Loop_real2xfft_output_proc9_U0_start_write <= ap_const_logic_0;
    ap_channel_done_data2window_V_0 <= (sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_done and (ap_sync_reg_channel_write_data2window_V_0 xor ap_const_logic_1));
    ap_channel_done_data2window_V_1 <= (sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_done and (ap_sync_reg_channel_write_data2window_V_1 xor ap_const_logic_1));
    ap_channel_done_windowed_V_0 <= (window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_done and (ap_sync_reg_channel_write_windowed_V_0 xor ap_const_logic_1));
    ap_channel_done_windowed_V_1 <= (window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_done and (ap_sync_reg_channel_write_windowed_V_1 xor ap_const_logic_1));
    ap_done <= Loop_real2xfft_output_proc9_U0_ap_done;
    ap_idle <= (window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_idle and sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_idle and (windowed_V_1_t_empty_n xor ap_const_logic_1) and (windowed_V_0_t_empty_n xor ap_const_logic_1) and (data2window_V_1_t_empty_n xor ap_const_logic_1) and (data2window_V_0_t_empty_n xor ap_const_logic_1) and Loop_real2xfft_output_proc9_U0_ap_idle);
    ap_ready <= sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_channel_write_data2window_V_0 <= ((sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_full_n and ap_channel_done_data2window_V_0) or ap_sync_reg_channel_write_data2window_V_0);
    ap_sync_channel_write_data2window_V_1 <= ((sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_full_n and ap_channel_done_data2window_V_1) or ap_sync_reg_channel_write_data2window_V_1);
    ap_sync_channel_write_windowed_V_0 <= ((window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata_full_n and ap_channel_done_windowed_V_0) or ap_sync_reg_channel_write_windowed_V_0);
    ap_sync_channel_write_windowed_V_1 <= ((window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata2_full_n and ap_channel_done_windowed_V_1) or ap_sync_reg_channel_write_windowed_V_1);
    ap_sync_continue <= ap_const_logic_1;
    ap_sync_done <= Loop_real2xfft_output_proc9_U0_ap_done;
    ap_sync_ready <= sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_ready;
    din_V_TREADY <= sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_din_V_TREADY;
    dout_V_TDATA <= Loop_real2xfft_output_proc9_U0_dout_V_TDATA;
    dout_V_TVALID <= Loop_real2xfft_output_proc9_U0_dout_V_TVALID;
    sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_continue <= (ap_sync_channel_write_data2window_V_1 and ap_sync_channel_write_data2window_V_0);
    sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_start <= ap_start;
    sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout1_full_n <= data2window_V_1_i_full_n;
    sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_dout_full_n <= data2window_V_0_i_full_n;
    sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_start_full_n <= ap_const_logic_1;
    sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_start_write <= ap_const_logic_0;
    window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_continue <= (ap_sync_channel_write_windowed_V_1 and ap_sync_channel_write_windowed_V_0);
    window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_start <= (data2window_V_1_t_empty_n and data2window_V_0_t_empty_n);
    window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata2_full_n <= windowed_V_1_i_full_n;
    window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_outdata_full_n <= windowed_V_0_i_full_n;
    window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_start_full_n <= ap_const_logic_1;
    window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_start_write <= ap_const_logic_0;
end behav;
