// Seed: 2179417761
module module_0;
  wire id_1;
  timeprecision 1ps;
  bit id_2, id_3;
  tri id_4, id_5, id_6, id_7;
  assign id_6 = 1;
  assign id_4 = -1'h0;
  uwire id_8, id_9;
  reg id_10, id_11;
  assign id_6#(.id_5(1)) = (id_9) / id_3;
  always id_3 <= id_11;
  id_12(
      ""
  );
  wire id_13, id_14;
  assign id_6 = 1'h0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input tri id_2,
    output supply0 id_3,
    input logic id_4,
    output supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output supply1 id_10,
    output logic id_11,
    input uwire id_12,
    input supply1 id_13,
    input logic id_14,
    input logic id_15,
    output tri0 id_16,
    input tri0 id_17,
    input tri1 id_18
);
  id_20(
      "" * id_6, id_17, 1, id_16
  );
  always begin : LABEL_0
    id_21(id_14, id_4, id_14, -1, id_15);
    if (id_14);
    else;
    id_11 <= id_15;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
