<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/dlnk/jesdabc0/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_RX_Q1/PMA_RX_regs</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/dlnk/jesdabc0/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_RX_Q1/PMA_RX_regs</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">AddressMap abc_soc_top/dlnk/jesdabc0/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_RX_Q1/PMA_RX_regs</h2>

    <!-- Registers for AddressMap abc_soc_top/dlnk/jesdabc0/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_RX_Q1/PMA_RX_regs -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B20ABE2F55681E8D">rx_car_cfg</a>  </b></td>
        <td class="unboxed sdescmap">Rx clock and reset config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8BED49612E56053D">rx_car_cfg_ro</a>  </b></td>
        <td class="unboxed sdescmap">Rx clock and reset config readback</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62F89360DD8026D2">rx_scratch_pad_0</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_645708716396A58A">rx_scratch_pad_1</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E13E972BCB65C7F4">rx_scratch_pad_2</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A556D25C744A0E57">rx_scratch_pad_3</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2CE9A11DD16A48B0">rx_scratch_pad_4</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5AF4C14DDB963C6B">rx_scratch_pad_5</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B32356CBA1A75E9A">rx_scratch_pad_6</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CA9D87F7B7BF0FB7">rx_scratch_pad_7</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CDD5E8CB5EC3A6E0">rx_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_619E4EF7A62B3F68">rx_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C557ECC2FC911041">rx_ctrl_ro</a>  </b></td>
        <td class="unboxed sdescmap">Rx Control readback</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A979666D7AFA9C7C">rxfsm_cfg</a>  </b></td>
        <td class="unboxed sdescmap">Rx FSM control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5AA7031B93609B70">rx_mem_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">Rx soft control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000003c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B0FED8FCC54BDDE4">rx_mem_req_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">Rx soft control clear</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8BD27318A710E825">rx_pll_sel_cfg</a>  </b></td>
        <td class="unboxed sdescmap">Rx Rate Freq Remap to Clean up PLL</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_22A7CEF23069E023">rxdco_postdivclk_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx Postdiv clock config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5A5EC1ECC695980B">rxdco_postdivclk_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx Postdiv clock config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ECD0BDE94B009429">rxdco_postdivclk_ctrl_2</a>  </b></td>
        <td class="unboxed sdescmap">Rx Postdiv clock config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E60A5F0494568625">rxdco_postdivclk_ctrl_3</a>  </b></td>
        <td class="unboxed sdescmap">Rx Postdiv clock config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_02B25002A491FCB7">rxdco_postdivclk_ctrl_4</a>  </b></td>
        <td class="unboxed sdescmap">Rx Postdiv clock config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1A87216C56EF94D8">rxdco_postdivclk_ctrl_5</a>  </b></td>
        <td class="unboxed sdescmap">Rx Postdiv clock config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000005c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_03013785BA862ED0">rxdco_postdivclk_ctrl_6</a>  </b></td>
        <td class="unboxed sdescmap">Rx Postdiv clock config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4EF82A42019D88E">rxdco_postdivclk_ctrl_7</a>  </b></td>
        <td class="unboxed sdescmap">Rx Postdiv clock config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E4A7AD3188D07730">rxdco_postdivclk_ctrl_8</a>  </b></td>
        <td class="unboxed sdescmap">Rx Postdiv clock config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_98DA7E99CF06BE8E">rx_power_mng_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">Rx power management control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000006c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4630A98B62B805D7">rx_power_mng_status</a>  </b></td>
        <td class="unboxed sdescmap">Rx power management status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9B8B7FB2374B0032">rx_calduty_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx duty cycle calibration control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000074</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3BFEEC88F7339600">rx_calduty_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx duty cycle calibration control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000078</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DC4C7FF7F0C486EF">rx_calfsm_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">Rx Calibration Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000007c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_636DEFF3F42ABE0C">rx_status_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D51FE6AF7DE3809">rx_status_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0AC70E87313FD315">rx_status_2</a>  </b></td>
        <td class="unboxed sdescmap">Rx status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E5203D75731B7DE">rxpcs_pcie_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">PCIE Rx control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_81C34ED994D82726">rxpcs_pcie_ctrl_ro</a>  </b></td>
        <td class="unboxed sdescmap">PCIE Rx control readback</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B527C932ED2CC35">rxfsm_ratewidth_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FD43E017FAFDB122">rxfsm_ratewidth_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C81A0BCACE78ACA2">rxfsm_ratewidth_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">Rx Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000009c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D31C012D5EB2890F">rxfsm_ratewidth_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">Rx Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_67DCD6845204F474">rxfsm_ratewidth_cfg_4</a>  </b></td>
        <td class="unboxed sdescmap">Rx Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A0B62EB73B3AC4E">rxfsm_ratewidth_cfg_5</a>  </b></td>
        <td class="unboxed sdescmap">Rx Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4AA59D188DBC858">rxfsm_calmaster_pstate_cfg</a>  </b></td>
        <td class="unboxed sdescmap">Rx Calibration Master config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D99D0A0F60855045">rxfsm_calmaster_quad_cfg</a>  </b></td>
        <td class="unboxed sdescmap">Rx Calibration Master config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EE32CDC054245E46">rx_calavg_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">CMN Calibration Average Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_84EB2DD659AD64E6">rx_calavg_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">CMN Calibration Average Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_458FDD0874585A02">rx_calavg_ctrl_2</a>  </b></td>
        <td class="unboxed sdescmap">CMN Calibration Average Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_655B296D3ECD37D5">rx_cal_status</a>  </b></td>
        <td class="unboxed sdescmap">Rx Calibration Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_429570BC76F3E737">rx_calavg_status</a>  </b></td>
        <td class="unboxed sdescmap">CMN Calibration Average Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3CEA304D15D89653">rxrpu_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AC22D4AE1B8CC16B">rxrpu_lut_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU LUT </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7CE389A5066CAEDC">rxrpu_lut_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU LUT </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F1A633033F9AF918">rxrpu_lut_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU LUT </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_476EDF505C3CBB8F">rxrpu_lut_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU LUT </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_15B0E12221307A93">rxrpu_lut_cfg_4</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU LUT </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B9297674A8E1748E">rxrpu_evup_delay_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx power up event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4257E4F709A73385">rxrpu_evup_delay_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx power up event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_69F978F9C9A922B8">rxrpu_evup_delay_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">Rx power up event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7056B81BDC107F1A">rxrpu_evup_delay_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">Rx power up event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B6F6990FF708748B">rxrpu_evup_delay_cfg_4</a>  </b></td>
        <td class="unboxed sdescmap">Rx power up event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_52AE70924A495A85">rxrpu_evup_delay_cfg_5</a>  </b></td>
        <td class="unboxed sdescmap">Rx power up event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2F08434DD882FDB4">rxrpu_evup_delay_cfg_6</a>  </b></td>
        <td class="unboxed sdescmap">Rx power up event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_820B2B204A3B6D28">rxrpu_evdn_delay_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx power down event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_36BE54134037B6EF">rxrpu_evdn_delay_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx power down event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_67C235E413FC8E68">rxrpu_evdn_delay_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">Rx power down event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3C968CC37216CBBD">rxrpu_evdn_delay_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">Rx power down event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_538ED19411B547AD">rxrpu_evdn_delay_cfg_4</a>  </b></td>
        <td class="unboxed sdescmap">Rx power down event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F435D997E4F74141">rx_rpu_event_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx  event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0E28312B1770B235">rx_rpu_event_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx  event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_354646B9242DF38E">rx_rpu_event_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">Rx  event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000118</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_92170ECC306A20CF">rx_rpu_event_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">Rx  event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000011c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_235647437FE7A3D5">rx_rpu_event_cfg_4</a>  </b></td>
        <td class="unboxed sdescmap">Rx  event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000120</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A2230A24D4F4BD52">rx_rpu_event_cfg_5</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000124</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5BE15D4F934A0A5E">rx_rpu_event_cfg_6</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000128</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EF9E4BAFB55DE908">rx_rpu_event_cfg_7</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000012c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AAC2ADCA1330C746">rx_rpu_event_cfg_8</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000130</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DD6165A968BB506B">rx_rpu_event_cfg_9</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000134</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F334A026DD6770A">rx_rpu_event_cfg_10</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000138</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_27956DF580CA3BD5">rx_rpu_event_cfg_11</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000013c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4A2F561C5E4122F">rx_rpu_event_cfg_12</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000140</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F93DA5AE9BB0C49E">rx_rpu_event_cfg_13</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000144</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EDF315247249D872">rx_rpu_event_cfg_14</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000148</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_669D4531121507C2">rx_rpu_event_cfg_15</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000014c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_45CB8FFF0395FB62">rx_rpu_event_cfg_16</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000150</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DD286367C33EF764">rx_rpu_event_cfg_17</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000154</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6DF72A8AA94D19AD">rx_rpu_event_cfg_18</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000158</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4C7B47E2A59F589B">rx_rpu_event_cfg_19</a>  </b></td>
        <td class="unboxed sdescmap">Rx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000015c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7057B2B48F20F449">rxsigdet_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx Signal Detect Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000160</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F603BE4B0089DFEF">rxsigdet_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx Signal Detect Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000164</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C1A35787F5E6CAD9">rxsigdet_ctrl_2</a>  </b></td>
        <td class="unboxed sdescmap">Rx Signal Detect Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000168</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B93CC068FE51526F">rxsigdet_ctrl_3</a>  </b></td>
        <td class="unboxed sdescmap">Rx Signal Detect Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000016c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7759D9E6A42D7800">rxsigdet_ctrl_4</a>  </b></td>
        <td class="unboxed sdescmap">Rx Signal Detect Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000170</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_053D416F33824493">rxsigdet_ctrl_5</a>  </b></td>
        <td class="unboxed sdescmap">Rx Signal Detect Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000174</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_50ADF0AB8EFD5150">rxsigdet_ctrl_6</a>  </b></td>
        <td class="unboxed sdescmap">Rx Signal Detect Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000178</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1AA8E493DD291C75">rxsigdet_ctrl_7</a>  </b></td>
        <td class="unboxed sdescmap">Rx Signal Detect Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000017c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7F286D547F2EB503">rxsigdet_ctrl_ro</a>  </b></td>
        <td class="unboxed sdescmap">Rx Signal Detect Control readback</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000180</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_80BE300A95F8836F">rxsigdet_status</a>  </b></td>
        <td class="unboxed sdescmap">Rx Signal Detect Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000184</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8C7A05D1EC11D3D0">rx_lfps_det_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx LFPS Detect Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000188</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C6763E6C66E93C76">rx_lfps_det_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx LFPS Detect Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000018c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4FEE6FD529425580">rx_sqlch_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">Sqlch Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000190</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_795F7245A498451B">rx_sqlch_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">Sqlch Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000194</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_856F44178C44C361">rx_sqlch_ctrl_2</a>  </b></td>
        <td class="unboxed sdescmap">Sqlch Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000198</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9A738A89D3957D1B">rx_sqlch_ctrl_3</a>  </b></td>
        <td class="unboxed sdescmap">Sqlch Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000019c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E53CA76DC7D535C">rx_sqlch_ctrl_4</a>  </b></td>
        <td class="unboxed sdescmap">Sqlch Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0361B5C266612874">rx_sqlch_status</a>  </b></td>
        <td class="unboxed sdescmap">Sqlch Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0422EBF702E414A9">rx_sqlchoscmeas_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">Squelch OSC measurment control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_860BF422DAF09031">rx_sqlchoscmeas_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">Squelch OSC measurment control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C948FEC31AC9B871">rx_sqlchoscmeas_ctrl_2</a>  </b></td>
        <td class="unboxed sdescmap">Squelch OSC measurment control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FF18163306EE92B2">rx_sqlchoscmeas_ctrl_3</a>  </b></td>
        <td class="unboxed sdescmap">Squelch OSC measurment control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6E4BF959C05A2450">rx_sqlch_calfsm_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">Sqlch Calibration FSM Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_63A142DC1657E0A8">rx_sqlch_calfsm_status_0</a>  </b></td>
        <td class="unboxed sdescmap">Sqlch Calibration FSM Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D851E3F76D3B39F4">rx_sqlch_calfsm_status_1</a>  </b></td>
        <td class="unboxed sdescmap">Sqlch Calibration FSM Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DF1E32DF103FE977">rx_sqlch_calfsm_status_2</a>  </b></td>
        <td class="unboxed sdescmap">Sqlch Calibration FSM Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_68797B649845C53F">rx_control_override</a>  </b></td>
        <td class="unboxed sdescmap">Rx Control Override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5A6CF2EAED322FFE">rx_control_override_ro</a>  </b></td>
        <td class="unboxed sdescmap">Rx Control Override readback</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8642F9ADBF4BF8DF">rx_ctrl_out</a>  </b></td>
        <td class="unboxed sdescmap">Rx Control Output</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_10DE52AA836ACBCD">rx_margin_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx Margin Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EB004B66AB14909D">rx_margin_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx Margin Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A245AC317F76271F">rx_margin_ctrl_2</a>  </b></td>
        <td class="unboxed sdescmap">Rx Margin Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A5CD5DDDB8D2AD8F">rx_margin_status</a>  </b></td>
        <td class="unboxed sdescmap">Rx Margin Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B3A9C7170F319B5E">rx_input_pin_override</a>  </b></td>
        <td class="unboxed sdescmap">Rx input pin override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9F1978E6872956DE">rx_input_pin_preoverride</a>  </b></td>
        <td class="unboxed sdescmap">Rx inputpin pre-override value</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D5A3924052EF7155">rx_output_pin_override_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx output pin override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_60EA7EB21826369D">rx_output_pin_override_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx output pin override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFD264CD8152710B">rx_output_pin_preoverride_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx output pin pre-override value</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_497D3AFEDF666DCA">rx_output_pin_preoverride_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx output pin pre-override value</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_27337DC490286F03">rx_brkpt_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">Rx break point control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_85B3A0F4638B8879">rx_brkpt_status</a>  </b></td>
        <td class="unboxed sdescmap">Rx break point status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000200</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3171AAFF9C6893BE">rx_brkpt_clear</a>  </b></td>
        <td class="unboxed sdescmap">Rx break point control clear</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000204</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5889F48224B87FE1">rxdco_status</a>  </b></td>
        <td class="unboxed sdescmap">Rx DCO Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000208</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_60482DEFF17DB0DD">rxdco_control_ana</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000020c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_10707E8F744B95DB">rxdco_control_dig_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000210</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9DA2B387C144B93C">rxdco_control_dig_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000214</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FC0CB21E12A5663A">rxdco_control_dig_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000218</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_24863A116D2F0E5C">rxdco_control_dig_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000021c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1FDE7BB277CE019D">rxdco_control_dig_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000220</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_96A02069AD5D1276">rx_cdr_pksen_ctrl_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Peak Sensor control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000224</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0D50D25E17BD2CEA">rx_cdr_pksen_ctrl_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Peak Sensor control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000228</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1648D575E9813F87">rx_cdr_pksen_ctrl_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Peak Sensor control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000022c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F1A6157CCA4689AD">rx_cdr_pksen_ctrl_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Peak Sensor control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000230</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FF4C06CFC56361C9">rx_cdr_pksen_ctrl_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Peak Sensor control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000234</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AA09CD8157075D3D">rx_cdr_pksen_status</a>  </b></td>
        <td class="unboxed sdescmap">Rx CDR Peak Sensor Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000238</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9C82A3E743D42533">rxdco_dco_swing_ctrl_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Swing control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000023c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ABE61904E5A6B3AA">rxdco_dco_swing_ctrl_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Swing control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000240</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3AD99AA21D09B702">rxdco_dco_swing_ctrl_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Swing control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000244</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5CE48BD2CA77DBBC">rxdco_dco_swing_ctrl_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Swing control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000248</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8B49C36E64DAC256">rxdco_dco_swing_ctrl_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Swing control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000024c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_45563D2FB2B92B9A">rxdco_bangbang_pd_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO BangBang PD Control </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000250</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1CA0264BE6A09073">rxdco_bangbang_pd_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO BangBang PD Control </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000254</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1EB6EB0D642B1DB9">rxdco_baud_pd_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Baud PD Control </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000258</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_03B3EF220471D240">rxdco_baud_pd_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Baud PD Control </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000025c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_33E436BF7A0236A1">rxdco_baud_pd_ctrl_2</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Baud PD Control </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000260</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_48E8A1ADF615F0E2">rxdco_lock_tfer_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Lock Tfer Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000264</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5AF215CE3D94D74D">rxdco_optclfastlock_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Optical Fast Lock Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000268</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D11ECF0F29D0832">rxdco_optclfastlock_status</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO Optical Fast Lock Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000026c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4642A00B1B5CCE8">rxdco_eth_pmd_status_0</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO ETH PMD Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000270</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_21CB72C8E684BF50">rxdco_eth_pmd_status_1</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO ETH PMD Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000274</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EE827C960200C5C9">rxdco_eth_pmd_status_2</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO ETH PMD Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000278</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C7E9432CF67D8398">rxdco_eth_pmd_status_3</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO ETH PMD Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000027c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C3FD9E801D8EC8F7">rxdco_override_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000280</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A2CC17A653A4B818">rxdco_override_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000284</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4A560888D43F1D72">rxdco_override_ctrl_2</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000288</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6986873EBF261FC8">rxdco_override_ctrl_3</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000028c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_107D7A8A5CBF7FB6">rxdco_override_ctrl_4</a>  </b></td>
        <td class="unboxed sdescmap">RX DCO control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000290</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_521B7FD1178842CE">rxphdt_override_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">Overrides for digital slicer sar-data threshold</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000294</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4B2438638721E699">rxdco_override_status_0</a>  </b></td>
        <td class="unboxed sdescmap">RxDCO Override Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000298</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_06F826241FD60D98">rxdco_override_status_1</a>  </b></td>
        <td class="unboxed sdescmap">RxDCO Override Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000029c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A434848AA8E9AE47">rxdco_override_status_2</a>  </b></td>
        <td class="unboxed sdescmap">RxDCO Override Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C3BB22A7636D8B33">rxdco_override_status_3</a>  </b></td>
        <td class="unboxed sdescmap">RxDCO Override Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F0C49EC6F1458497">rxdco_override_status_4</a>  </b></td>
        <td class="unboxed sdescmap">RxDCO Override Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CADC45EE2E398954">rxphdt_override_status_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx Phase Detector Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5DF5A0C9FBEE8664">rx_adc_spare</a>  </b></td>
        <td class="unboxed sdescmap">Rx ADC Spare</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C4CE480E930B088E">rx_ckm_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">Clock Measurment Ctrl </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4D14207BB3AE8FE7">rx_ckm_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">Clock Measurment Ctrl </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_780BA674BB352FB8">rx_ckm_ctrl_2</a>  </b></td>
        <td class="unboxed sdescmap">Clock Measurment Ctrl </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9D24BA7E90AD32E8">rx_ckm_status</a>  </b></td>
        <td class="unboxed sdescmap">Clock Measurment Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_566A7C0DA2F45B5A">rxbist_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx Bist Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3C17D25CB545B49F">rxbist_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx Bist Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_679ADD69B73EF1C4">rxbist_seed</a>  </b></td>
        <td class="unboxed sdescmap">Rx Bist Seed</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_36CD94FC2FFA62CC">rxbist_udp_vf00</a>  </b></td>
        <td class="unboxed sdescmap">RxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C0BC386343CB9A24">rxbist_udp_vf01</a>  </b></td>
        <td class="unboxed sdescmap">RxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_627EDF21A538191F">rxbist_udp_vf02</a>  </b></td>
        <td class="unboxed sdescmap">RxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F597BF4E6E55961B">rxbist_udp_vf03</a>  </b></td>
        <td class="unboxed sdescmap">RxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1815E3355E583D8D">rxbist_udp_vf04</a>  </b></td>
        <td class="unboxed sdescmap">RxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C2D7F0F5DFB9CC7B">rxbist_udp_vf05</a>  </b></td>
        <td class="unboxed sdescmap">RxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_941ADF65449D6337">rxbist_udp_vf06</a>  </b></td>
        <td class="unboxed sdescmap">RxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_895680C8F4F5E9AE">rxbist_udp_vf07</a>  </b></td>
        <td class="unboxed sdescmap">RxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7825FF6907172670">rxbist_udp_vf08</a>  </b></td>
        <td class="unboxed sdescmap">RxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_244634C0BAAD9271">rxbist_udp_vf09</a>  </b></td>
        <td class="unboxed sdescmap">RxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5C0C7D63FD6D42FF">rxbist_errcount_status_0</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Error Count Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9769ABC6D9B70320">rxbist_errcount_status_1</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Error Count Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_94353A8C4DDEFAB4">rxbist_errcount_status_2</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Error Count Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000300</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3549DC369100BF91">rxbist_errcount_status_3</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Error Count Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000304</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5DC7AA6FCCB9DA0F">rxbist_status_datachkcount</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Check Counter Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000308</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C0A967B225C1AC30">rxbist_data_status_0</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000030c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BCF18C0490BB9D31">rxbist_data_status_1</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000310</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_89089E09B21DA0D2">rxbist_data_status_2</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000314</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_00AA5C456A06464D">rxbist_data_status_3</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000318</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2638D9DCEF5936BB">rxbist_data_status_4</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000031c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_099074FA0B2E0EEE">rxbist_data_status_5</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000320</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_34FFF64EE25B2AD4">rxbist_data_status_6</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000324</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F674C149DA1F5DE1">rxbist_data_status_7</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000328</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D72ACCAA43452378">rxbist_data_status_8</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000032c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C7FAAE1563CE71FF">rxbist_data_status_9</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000330</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_22F9DEE3C948B583">rxbist_data_status_10</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000334</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3A86FE830D9FD0B4">rxbist_data_status_11</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000338</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FF2ECD7371757F32">rxbist_data_status_12</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000033c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_42D7D28F1A9608EC">rxbist_data_status_13</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000340</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FA7E39C9DA49071C">rxbist_data_status_14</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000344</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2D7064AFB99AF04D">rxbist_data_status_15</a>  </b></td>
        <td class="unboxed sdescmap">RxBist Data Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000348</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_22FDC6A0A7E5CF90">rx_affe_coeff_set_status_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx AFFE Coeffecient Set Control Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000034c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0190F031CE5F27E9">rx_affe_coeff_set_status_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx AFFE Coeffecient Set Control Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000350</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8C48E62EA336C6E7">rx_affe_coeff_set_override_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx AFFE Coeffecient Set Control Override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000354</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F50E98D647164965">rx_affe_coeff_set_override_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx AFFE Coeffecient Set Control Override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000358</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5D5D3BD36F832C05">rx_ops_if_status_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx OPS Control Interface Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000035c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_23707DF6AA7C4C5A">rx_ops_if_status_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx OPS Control Interface Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000360</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6936E93B4BEB5D5B">rx_ops_if_status_2</a>  </b></td>
        <td class="unboxed sdescmap">Rx OPS Control Interface Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000364</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3834C047C4B7C18C">rx_ops_if_override_0</a>  </b></td>
        <td class="unboxed sdescmap">Rx OPS Control Interface Override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000368</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ABACFFCCF36E37CB">rx_ops_if_override_1</a>  </b></td>
        <td class="unboxed sdescmap">Rx OPS Control Interface Override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000036c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_26578E11CBBD7756">rx_ops_if_override_2</a>  </b></td>
        <td class="unboxed sdescmap">Rx OPS Control Interface Override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000370</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_80EC195FFE1CE9B4">rx_scratchy_0</a>  </b></td>
        <td class="unboxed sdescmap">Orchy RX scratch register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000374</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D24BFA7CF3D30550">rx_scratchy_1</a>  </b></td>
        <td class="unboxed sdescmap">Orchy RX scratch register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000378</td>
        <td class="unboxed addr">0x000003ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000400</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D2DA263DD3FB9314">rx_cdr_general_control</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_general_control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000404</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_47BE790A3E76218C">rx_cdr_div0_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_div0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000408</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_010D3C12FAB7C54B">rx_cdr_div0_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_div0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000040c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_574F0E0064EA16B9">rx_cdr_div0_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_div0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000410</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1CB46BAC92D05665">rx_cdr_div0_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_div0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000414</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D73C3AAFC0B2BCFD">rx_cdr_div0_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_div0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000418</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_75CF4B15021A490E">rx_cdr_frac_lock0_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_frac_lock0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000041c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F898C8430A8EAB43">rx_cdr_frac_lock0_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_frac_lock0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000420</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A76572641E978558">rx_cdr_frac_lock0_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_frac_lock0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000424</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_38B4E8F40756425F">rx_cdr_frac_lock0_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_frac_lock0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000428</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_195537F8EE448C2F">rx_cdr_frac_lock0_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_frac_lock0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000042c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AC6E834228F587D1">rx_cdr_frac_lock1_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_frac_lock1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000430</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_394BF43BE81C8AB3">rx_cdr_frac_lock1_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_frac_lock1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000434</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CDB181B99362CAE2">rx_cdr_frac_lock1_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_frac_lock1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000438</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4458676BF4C45DF9">rx_cdr_frac_lock1_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_frac_lock1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000043c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8E420D8C6071B70F">rx_cdr_frac_lock1_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_frac_lock1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000440</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4D7E38D5E5979BE3">rx_cdr_lockfsm_control_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_lockfsm_control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000444</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_45C884BC391CA8BD">rx_cdr_lockfsm_control_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_lockfsm_control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000448</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CC36EA44D0B96297">rx_cdr_lockfsm_control_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_lockfsm_control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000044c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB562B960B583CC3">rx_cdr_lockfsm_control_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_lockfsm_control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000450</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_28A807B52D53266D">rx_cdr_lockfsm_control_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_lockfsm_control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000454</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B0674FC23E3864E9">rx_cdr_lockfsm_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_lockfsm_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000458</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C3DA7F996F924A85">rx_cdr_tap_ovrd</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_tap_ovrd</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000045c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2BFD11FAB9D36093">rx_cdr_dfx_dco_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_dfx_dco</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000460</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A27E854719B29F95">rx_cdr_dfx_dco_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_dfx_dco</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000464</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DAE56A988CFB5102">rx_cdr_dfx_dco_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_dfx_dco</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000468</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_508116F93DB7407A">rx_cdr_dfx_dco_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_dfx_dco</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000046c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_976C75F00FDD166D">rx_cdr_dfx_dco_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_dfx_dco</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000470</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D38FCA6494F8EAB5">rx_cdr_div1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_div1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000474</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3C39D7DD1003C556">rx_cdr_div1_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_div1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000478</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_66B774079604588B">rx_cdr_div1_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_div1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000047c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_54A38055BEA9BB6C">rx_cdr_div1_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_div1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000480</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9441D56969735873">rx_cdr_div1_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_div1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000484</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_01FBD1329BCD08BE">rx_cdr_div1_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_div1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000488</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AA120CBF6A12B1F3">rx_cdr_cntr_bist_settings</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_cntr_bist_settings</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000048c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FC3B297835C54C59">rx_cdr_calib0_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000490</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B239775093343BC">rx_cdr_calib0_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000494</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6418BD7C5F55FDAF">rx_cdr_calib0_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000498</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_97AFDDE2D53C00DD">rx_cdr_calib0_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000049c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C4971C1C52EAD400">rx_cdr_calib0_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_90942A234C3DD0DD">rx_cdr_calib1_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EDD74F0A8814312B">rx_cdr_calib1_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F2C97283B596324A">rx_cdr_calib1_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0A3EB49F84965287">rx_cdr_calib1_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_97FA283179213C5F">rx_cdr_calib1_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4AD41E71B7F05878">rx_cdr_calib2_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_36D3364B85B0BE99">rx_cdr_calib2_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B3199A0521E58370">rx_cdr_calib2_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8720788924E5270F">rx_cdr_calib2_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_222C2779635842CB">rx_cdr_calib2_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1A10F5E7B852D4EE">rx_cdr_calib3_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F649851A3B9E9959">rx_cdr_calib3_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C497FBABA72E310A">rx_cdr_calib3_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_84071A89156AD3E9">rx_cdr_calib3_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A74A768B48A7E356">rx_cdr_calib3_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1FE8FEBD85553533">rx_cdr_temp_tracking_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_temp_tracking</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_434FCFD7210AC18F">rx_cdr_temp_tracking_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_temp_tracking</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FF110008B052F595">rx_cdr_temp_tracking_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_temp_tracking</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_58EBDB63489C0BBE">rx_cdr_temp_tracking_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_temp_tracking</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E30F947591562E8">rx_cdr_temp_tracking_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_temp_tracking</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9388798760361579">rx_cdr_main_fsm_control_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_main_fsm_control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FCB992B04FA4D928">rx_cdr_main_fsm_control_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_main_fsm_control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DF4A9A88A546C675">rx_cdr_main_fsm_control_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_main_fsm_control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_04C661BC48171BDC">rx_cdr_main_fsm_control_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_main_fsm_control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000500</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_191BC682A3591300">rx_cdr_main_fsm_control_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_main_fsm_control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000504</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E66D18F5343EA814">rx_cdr_ana_control1_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ana_control1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000508</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA913E314E7AF483">rx_cdr_ana_control1_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ana_control1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000050c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C5BD8BC927B0C12A">rx_cdr_ana_control1_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ana_control1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000510</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0FB045C15C8FAEAE">rx_cdr_ana_control1_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ana_control1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000514</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93D372975339EC5D">rx_cdr_ana_control1_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ana_control1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000518</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C8FC7FCD1989ACBF">rx_cdr_ana_control2_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ana_control2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000051c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_70F6F2AC06975B20">rx_cdr_ana_control2_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ana_control2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000520</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_45D23ED1A223189B">rx_cdr_ana_control2_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ana_control2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000524</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_918892B552AA24B7">rx_cdr_ana_control2_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ana_control2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000528</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DDCB735A4544AB71">rx_cdr_ana_control2_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ana_control2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000052c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B8C26B9C57B00CA5">rx_cdr_ana_control3_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ana_control3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000530</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_64C4BE019ED4B22B">rx_cdr_ana_control3_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ana_control3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000534</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E246B1088C957A5D">rx_cdr_ana_control3_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ana_control3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000538</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D3FD84214B631C16">rx_cdr_ana_control3_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ana_control3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000053c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CE83D8654A0D35B0">rx_cdr_ana_control3_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ana_control3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000540</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B3C8147303D37139">rx_cdr_dfx0_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_dfx0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000544</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3DA058F87EFB203F">rx_cdr_dfx0_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_dfx0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000548</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0CA8892A60C9C311">rx_cdr_dfx0_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_dfx0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000054c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_741F29E32B762017">rx_cdr_dfx0_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_dfx0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000550</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C8F21AB44D273C1C">rx_cdr_dfx0_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_dfx0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000554</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2491FCB117E9F1FA">rx_cdr_dfx1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_dfx1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000558</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CEFC5F13E0A907C3">rx_cdr_ldo0_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ldo0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000055c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93601A0E267CC141">rx_cdr_ldo0_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ldo0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000560</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_314C7D44C823435B">rx_cdr_ldo0_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ldo0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000564</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_61846674E2E67E0C">rx_cdr_ldo0_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ldo0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000568</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F93759539C38D401">rx_cdr_ldo0_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ldo0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000056c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EC92212D04007312">rx_cdr_ldo1_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ldo1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000570</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B2D0565B1C2CF0EE">rx_cdr_ldo1_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ldo1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000574</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_316E96720CC2E4F2">rx_cdr_ldo1_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ldo1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000578</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_35DEE892A85E84C4">rx_cdr_ldo1_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ldo1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000057c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4DCEBE57972E12CD">rx_cdr_ldo1_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ldo1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000580</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_07F40B9CFF00992B">rx_cdr_ldo2_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ldo2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000584</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FA00A04FD6C68373">rx_cdr_ldo2_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ldo2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000588</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_446B57CD879F184A">rx_cdr_ldo2_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ldo2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000058c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_27A55D9FCC15BCCF">rx_cdr_ldo2_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ldo2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000590</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6903F869B58AF71B">rx_cdr_ldo2_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ldo2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000594</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1B68413BC75A4879">rx_cdr_ldo_status</a>  </b></td>
        <td class="unboxed sdescmap">Rx CDR LDO Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000598</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7222832DE279DBA8">rx_cdr_adl0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_adl0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000059c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_815A4B85D1944736">rx_cdr_adl1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_adl1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3F4D85FC6818B95C">rx_cdr_kvcc0_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_72476A9057A0331E">rx_cdr_kvcc0_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8FB0CA1F6E355162">rx_cdr_kvcc0_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6688E7D604E313B4">rx_cdr_kvcc0_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9991D0635A56C336">rx_cdr_kvcc0_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CF58869F0DAFB4BA">rx_cdr_kvcc1_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F3310392BBFEBDE6">rx_cdr_kvcc1_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DDD685897A40A07E">rx_cdr_kvcc1_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_382FF4269B6A6536">rx_cdr_kvcc1_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4EB995077E8F21F3">rx_cdr_kvcc1_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ABD4B7CC0BC9E577">rx_cdr_kvcc2_muxd0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_23DAD95CAEAC0622">rx_cdr_kvcc2_muxd1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E225E094ED980B9E">rx_cdr_kvcc2_muxd2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BC895FDBBF2E851D">rx_cdr_kvcc2_muxd3</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6F9D9EB823A14CF1">rx_cdr_kvcc2_muxd4</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AA2A194787CF19CC">rx_cdr_uxppm_control0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_uxppm_control0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ADE752FC16E07D81">rx_cdr_uxppm_control1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_uxppm_control1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FD27524336F346E6">rx_cdr_uxppm_watchdog</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_uxppm_watchdog</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F8E4E1837C1D505C">rx_cdr_brkppm_control0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_brkppm_control0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6CB4DB9A71C74EEE">rx_cdr_brkppm_control1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_brkppm_control1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5EF144599CE7B6B7">rx_cdr_fine_prop_control0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_fine_prop_control0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_351AB71D21C15845">rx_cdr_fine_prop_control1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_fine_prop_control1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E54086A3CAC4E282">rx_cdr_fine_prop_control2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_fine_prop_control2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8F8F942FE4382AF0">rx_cdr_fine_prop_hi_gain_control0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_fine_prop_control1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000600</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D6FB57C0CB7FF234">rx_cdr_fine_prop_hi_gain_control1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_fine_prop_control2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000604</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_586F85E897C78E56">rx_cdr_fine_prop_lo_gain_control0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_fine_prop_control1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000608</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CF06F5739C6DDEA2">rx_cdr_fine_prop_lo_gain_control1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_fine_prop_control2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000060c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E2E91ADEECA9513D">rx_cdr_qpd_accum_mask_hi</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_qpd_accum_mask_hi</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000610</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_086C4C2CB4C5AB49">rx_cdr_qpd_accum_mask_lo</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_qpd_accum_mask_lo</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000614</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_357B31326644FB01">rx_cdr_qpd_accum_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_qpd_accum_ctrl</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000618</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_794A72D31394356E">rx_cdr_bbpd_accum_mask</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_bbpd_accum_mask</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000061c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_37800C81054A3AA2">rx_cdr_bbpd_accum_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_bbpd_accum_ctrl</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000620</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_55F2FF44434C3D33">rx_cdr_rw_spare0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_rw_spare0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000624</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5AA08C432EC7EE25">rx_cdr_fine_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_fine_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000628</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C198A38898C834C7">rx_cdr_brkppm_status0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_brkppm_status0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000062c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6A7C46EBCBBD15DE">rx_cdr_brkppm_status1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_brkppm_status1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000630</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_888091F6452CD731">rx_cdr_brkppm_status2</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_brkppm_status2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000634</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2C9B94DF3632A1B3">rx_cdr_uxppm_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_uxppm_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000638</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93CB14A671A81203">rx_cdr_uxppm_test_0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_uxppm_test</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000063c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_24B3612EAF7D8411">rx_cdr_uxppm_test_1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_uxppm_test</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000640</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4A5C537D51F2F848">rx_cdr_calib_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_calib_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000644</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3D044C894418C7F3">rx_cdr_meas_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_meas_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000648</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F28CF8C0BB27BD45">rx_cdr_time2lock_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_time2lock_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000064c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2ECC48E240605611">rx_cdr_fracdiv_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_fracdiv_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000650</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8042CDA8B3CA85DD">rx_cdr_misc0_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_misc0_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000654</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B2A528E7C8F5C14">rx_cdr_misc1_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_misc1_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000658</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FF227A9D72393207">rx_cdr_cselfine_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_cselfine_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000065c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_88568D1CF1DBA3CA">rx_cdr_refgen_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_refgen_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000660</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B99ADB4D517B9C87">rx_cdr_misc3_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_misc3_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000664</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_33EE3C4A764C43FC">rx_cdr_kvcc_status_0</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000668</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD1D91B017316D01">rx_cdr_kvcc_status_1</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_kvcc_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000066c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_58FB0D221E95292B">rx_cdr_feedfwrdgain_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_feedfwrdgain_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000670</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ACE6B4D7FEE8ED94">rx_cdr_capture_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_capture_ctrl</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000674</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0C94CF22F3CE3F48">rx_cdr_vote_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_vote_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000678</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8C3EE81B6295473C">rx_cdr_code_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_code_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000067c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B32F3DDC1D689D5F">rx_cdr_ro_spare_ana2dig</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ro_spare_ana2dig</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000680</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F49E3A9E194F207F">rx_cdr_l2r_locktime</a>  </b></td>
        <td class="unboxed sdescmap">RxCDR Lock2Ref locktime</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000684</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AD4C29C206FEC080">rx_cdr_l2d_locktime</a>  </b></td>
        <td class="unboxed sdescmap">RxCDR Lock2Dat locktime</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000688</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C1ED684A02C0CCCC">rx_cdr_qpd_accum_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_qpd_accum_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000068c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E481D459690BF07">rx_cdr_bbpd_accum_status</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_bbpd_accum_status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000690</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_641104AA4DA14F0F">rx_cdr_ro_spare</a>  </b></td>
        <td class="unboxed sdescmap">rx_cdr_ro_spare</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000694</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0667C6710F7A7BD1">rx_mode_sel_cfg0</a>  </b></td>
        <td class="unboxed sdescmap">Rx Mode Sel Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000698</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_716DE800D2BF2020">rx_mode_sel_cfg1</a>  </b></td>
        <td class="unboxed sdescmap">Rx Mode Sel Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000069c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0D3ECED21B5B6B06">rx_mode_sel_cfg2</a>  </b></td>
        <td class="unboxed sdescmap">Rx Mode Sel Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D258B8BA43B7D933">rx_mode_sel_cfg3</a>  </b></td>
        <td class="unboxed sdescmap">Rx Mode Sel Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6711DABF8301879A">rx_mode_sel_cfg4</a>  </b></td>
        <td class="unboxed sdescmap">Rx Mode Sel Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8B96769A5E5DB6A2">rx_mode_sel_status0</a>  </b></td>
        <td class="unboxed sdescmap">Rx Mode Sel Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_072D6447AE9E7C78">rx_mode_sel_status1</a>  </b></td>
        <td class="unboxed sdescmap">Rx Mode Sel Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B512146404B2B4BF">rx_mode_sel_status2</a>  </b></td>
        <td class="unboxed sdescmap">Rx Mode Sel Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5D60F86335DCA1CF">rx_adcskewdet_calassist_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">Rx ADC Skew Det Calibration Assistance Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FA7BAC1D72D0AD5E">rx_adcskewdet_calassist_status</a>  </b></td>
        <td class="unboxed sdescmap">Rx ADC Skew Det Calibration Assistance Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EBF32B7FF92A0C6D">lane_chargepump_calassist_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">Lane Charge Pump Calibration Assistance Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B5375F698DFBD6B8">lane_chargepump_calassist_status</a>  </b></td>
        <td class="unboxed sdescmap">Lane Charge Pump Calibration Assistance Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DB2AFD9B38E8100E">rx_cmpout_calassist_ctrl0</a>  </b></td>
        <td class="unboxed sdescmap">Rx CmpOut Calibration Assistance Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD52E7225A611773">rx_cmpout_calassist_ctrl1</a>  </b></td>
        <td class="unboxed sdescmap">Rx CmpOut Calibration Assistance Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3005FE8AA3614B82">rx_cmpout_calassist_ctrl2</a>  </b></td>
        <td class="unboxed sdescmap">Rx CmpOut Calibration Assistance Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_05EC18913BCCBC84">rx_cmpout_calassist_ctrl3</a>  </b></td>
        <td class="unboxed sdescmap">Rx CmpOut Calibration Assistance Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9E1A11724DC680F6">rx_cmpout_calassist_ctrl4</a>  </b></td>
        <td class="unboxed sdescmap">Rx CmpOut Calibration Assistance Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_44818E035CE65C7A">rx_cmpout_calassist_ctrl5</a>  </b></td>
        <td class="unboxed sdescmap">Rx CmpOut Calibration Assistance Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_662AE5294A0A5951">rx_cmpout_calassist_status</a>  </b></td>
        <td class="unboxed sdescmap">Rx CmpOut Calibration Assistance Status</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000006e0</td>
        <td class="unboxed addr">0x000007db</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_77B3616BBF8B9EE2">rx_rw_spare_0</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9F030FA2A0FDE82E">rx_rw_spare_1</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FAE01B7600D895A1">rx_rw_spare_2</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8B0E388A7DF37EB6">rx_rw_spare_3</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EDAD36958EA3554B">rx_ro_spare_0</a>  </b></td>
        <td class="unboxed sdescmap">Spare RO register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_694EC9B382303898">rx_ro_spare_1</a>  </b></td>
        <td class="unboxed sdescmap">Spare RO register</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/dlnk/jesdabc0/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_RX_Q1/PMA_RX_regs</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_B20ABE2F55681E8D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) rx_car_cfg</span><br/>
      <span class="sdescdet">Rx clock and reset config</span><br/>
      <span class="ldescdet">Rx clock and reset config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f000</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">rxdco_pfd_updnsmpl_keepalive_slow_en_b</td>
        <td class="fldnorm" colspan="1">rxdco_dither_keepalive_slow_en_b</td>
        <td class="fldnorm" colspan="1">refckmux_rx_to_dpma_keepalive_slow_en_b</td>
        <td class="fldnorm" colspan="1">cdr_fbdiv_to_dpma_keepalive_slow_en_b</td>
        <td class="fldnorm" colspan="1">rxadcsar_clgc_rst_b_locovr</td>
        <td class="fldnorm" colspan="1">rxadcsar_locovren</td>
        <td class="fldnorm" colspan="1">rxclkxing_s2p_to_rxword_en_locovr</td>
        <td class="fldnorm" colspan="1">rxclkxing_locovren</td>
        <td class="fldnorm" colspan="2">rxcomp_clkdiv_ratio</td>
        <td class="fldnorm" colspan="1">rxclkgater_keepalive_en_b_locovr</td>
        <td class="fldnorm" colspan="1">rxclkgater_locovren</td>
        <td class="fldnorm" colspan="1">rxautoneg_wait_for_lock_disable</td>
        <td class="fldnorm" colspan="1">rxpostdiv_wait_for_lock_disable</td>
        <td class="fldnorm" colspan="1">rxpostdiv_keepalive_fast_sel</td>
        <td class="fldnorm" colspan="1">pma2pcsrxword_keepalive_fast_sel</td>
        <td class="fldnorm" colspan="1">rxclkautoneg_keepalive_en_b_locovr</td>
        <td class="fldnorm" colspan="1">rxclkpostdiv_keepalive_en_b_locovr</td>
        <td class="fldnorm" colspan="1">rxclkword_keepalive_en_b_locovr</td>
        <td class="fldnorm" colspan="1">rxclks2p_keepalive_en_b_locovr</td>
        <td class="fldnorm" colspan="1">rxclkautoneg_locovren</td>
        <td class="fldnorm" colspan="1">rxclkpostdiv_locovren</td>
        <td class="fldnorm" colspan="1">rxclkword_locovren</td>
        <td class="fldnorm" colspan="1">rxclks2p_locovren</td>
        <td class="fldnorm" colspan="1">rxfsm_cken_ovr</td>
        <td class="fldnorm" colspan="1">rxfsm_cken_ovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_pfd_updnsmpl_keepalive_slow_en_b</span><br/>
          <span class="sdescdet">rxdco_pfd_updnsmpl_keepalive_slow_en_b[25:25]</span><br/>
          <span class="ldescdet">DCO PFD UpDn Sample Clock. 0: keepalive clock, 1: DCO PFD UpDn Sample clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_dither_keepalive_slow_en_b</span><br/>
          <span class="sdescdet">rxdco_dither_keepalive_slow_en_b[24:24]</span><br/>
          <span class="ldescdet">DCO Dither Clock. 0: keepalive clock, 1: DCO Dither clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refckmux_rx_to_dpma_keepalive_slow_en_b</span><br/>
          <span class="sdescdet">refckmux_rx_to_dpma_keepalive_slow_en_b[23:23]</span><br/>
          <span class="ldescdet">RefCk Mux Rx Clock. 0: keepalive clock, 1: RefCk Mux Rx clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cdr_fbdiv_to_dpma_keepalive_slow_en_b</span><br/>
          <span class="sdescdet">cdr_fbdiv_to_dpma_keepalive_slow_en_b[22:22]</span><br/>
          <span class="ldescdet">CDR Feedback Div Clock. 0: keepalive clock, 1: CDR Feedback Div clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxadcsar_clgc_rst_b_locovr</span><br/>
          <span class="sdescdet">rxadcsar_clgc_rst_b_locovr[21:21]</span><br/>
          <span class="ldescdet">Rx ADC SAR CLGC Reset Override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxadcsar_locovren</span><br/>
          <span class="sdescdet">rxadcsar_locovren[20:20]</span><br/>
          <span class="ldescdet">Rx ADC SAR CLGC Reset Override Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclkxing_s2p_to_rxword_en_locovr</span><br/>
          <span class="sdescdet">rxclkxing_s2p_to_rxword_en_locovr[19:19]</span><br/>
          <span class="ldescdet">Set reset value to rst_adcsar_clgc_b_nt. When this is set to '1' the irst_adcsar_clgc_b_nt be forced to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclkxing_locovren</span><br/>
          <span class="sdescdet">rxclkxing_locovren[18:18]</span><br/>
          <span class="ldescdet">RX Clock Crossing S2P to RxWORD overrie enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcomp_clkdiv_ratio</span><br/>
          <span class="sdescdet">rxcomp_clkdiv_ratio[17:16]</span><br/>
          <span class="ldescdet">Rx calibration comparator sample clock divider.  It steps down the main clock to be used for calibration comparator in APMA\n0: div1; 1: div2; 2 div 4; 3; div 8</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclkgater_keepalive_en_b_locovr</span><br/>
          <span class="sdescdet">rxclkgater_keepalive_en_b_locovr[15:15]</span><br/>
          <span class="ldescdet">Rx Word Clock - keepalive clock gater override value.  When this is set to '0' the Rx Word clock will gate the o_ck_s2pword_clkgen_gated/o_ck_rx2tx_s2pword/o_ck_rxword/o_ck_rxdat_word_copy clocks.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclkgater_locovren</span><br/>
          <span class="sdescdet">rxclkgater_locovren[14:14]</span><br/>
          <span class="ldescdet">Rx Word clock keepalive clock gater ovrride enable.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxautoneg_wait_for_lock_disable</span><br/>
          <span class="sdescdet">rxautoneg_wait_for_lock_disable[13:13]</span><br/>
          <span class="ldescdet">Disable waiting for Rx CDR clock for Rx AutoNeg clock switch to PostDiv clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxpostdiv_wait_for_lock_disable</span><br/>
          <span class="sdescdet">rxpostdiv_wait_for_lock_disable[12:12]</span><br/>
          <span class="ldescdet">Disable waiting for Rx CDR clock for Rx Postdiv clock switch to PostDiv clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxpostdiv_keepalive_fast_sel</span><br/>
          <span class="sdescdet">rxpostdiv_keepalive_fast_sel[11:11]</span><br/>
          <span class="ldescdet">Select keepalive clock source for Rx Postdiv clock. 0 - keepalive slow; 1 - keepalive fast</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pma2pcsrxword_keepalive_fast_sel</span><br/>
          <span class="sdescdet">pma2pcsrxword_keepalive_fast_sel[10:10]</span><br/>
          <span class="ldescdet">Select keepalive clock source for pma2pcs rxword clock. 0 - keepalive slow; 1 - keepalive fast</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclkautoneg_keepalive_en_b_locovr</span><br/>
          <span class="sdescdet">rxclkautoneg_keepalive_en_b_locovr[9:9]</span><br/>
          <span class="ldescdet">Rx Autoneg Clock - keepalive clock enable override.  When this is set to '0' the Rx Word clock will be forced to run in keepalive clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclkpostdiv_keepalive_en_b_locovr</span><br/>
          <span class="sdescdet">rxclkpostdiv_keepalive_en_b_locovr[8:8]</span><br/>
          <span class="ldescdet">Rx PostDiv Clock - keepalive clock enable override.  When this is set to '0' the Rx Word clock will be forced to run in keepalive clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclkword_keepalive_en_b_locovr</span><br/>
          <span class="sdescdet">rxclkword_keepalive_en_b_locovr[7:7]</span><br/>
          <span class="ldescdet">Rx Word Clock - keepalive clock enable override.  When this is set to '0' the Rx Word clock will be forced to run in keepalive clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclks2p_keepalive_en_b_locovr</span><br/>
          <span class="sdescdet">rxclks2p_keepalive_en_b_locovr[6:6]</span><br/>
          <span class="ldescdet">Rx S2P Clock - keepalive clock enable override.  When this is set to '0' the Rx S2P clock will be forced to run in keepalive clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclkautoneg_locovren</span><br/>
          <span class="sdescdet">rxclkautoneg_locovren[5:5]</span><br/>
          <span class="ldescdet">Rx AutoNeg clock keepalive clock select ovrride enable.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclkpostdiv_locovren</span><br/>
          <span class="sdescdet">rxclkpostdiv_locovren[4:4]</span><br/>
          <span class="ldescdet">Rx PostDiv clock keepalive clock select ovrride enable.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclkword_locovren</span><br/>
          <span class="sdescdet">rxclkword_locovren[3:3]</span><br/>
          <span class="ldescdet">Rx Word clock keepalive clock select ovrride enable.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclks2p_locovren</span><br/>
          <span class="sdescdet">rxclks2p_locovren[2:2]</span><br/>
          <span class="ldescdet">Rx S2P clock keepalive clock select ovrride enable.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_cken_ovr</span><br/>
          <span class="sdescdet">rxfsm_cken_ovr[1:1]</span><br/>
          <span class="ldescdet">FSM clock enable override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_cken_ovren</span><br/>
          <span class="sdescdet">rxfsm_cken_ovren[0:0]</span><br/>
          <span class="ldescdet">FSM clock enable override enable.  When this is set, the FSM main clock can be disable/enable by cmn_fsm_cken_ovr.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8BED49612E56053D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) rx_car_cfg_ro</span><br/>
      <span class="sdescdet">Rx clock and reset config readback</span><br/>
      <span class="ldescdet">Rx clock and reset config readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f004</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="2">rxdco_pfd_updnsmpl_keepalive_slow_stat</td>
        <td class="fldnorm" colspan="2">rxdco_dither_keepalive_slow_stat</td>
        <td class="fldnorm" colspan="2">refckmux_rx_to_dpma_keepalive_slow_stat</td>
        <td class="fldnorm" colspan="2">cdr_fbdiv_to_dpma_keepalive_slow_stat</td>
        <td class="fldnorm" colspan="1">rxclkxing_s2p_to_rxword_en_loc</td>
        <td class="fldnorm" colspan="1">rxadcsar_clgc_rst_b_loc</td>
        <td class="fldnorm" colspan="2">rxclk_autoneg_stat</td>
        <td class="fldnorm" colspan="2">rxclk_postdiv_stat</td>
        <td class="fldnorm" colspan="2">rxpostdiv_keepalive_stat</td>
        <td class="fldnorm" colspan="2">rxclk_pma2pcsrxword_keepalive_stat</td>
        <td class="fldnorm" colspan="1">rxclkgater_keepalive_en_b_loc</td>
        <td class="fldnorm" colspan="1">rxclkautoneg_keepalive_en_b_loc</td>
        <td class="fldnorm" colspan="1">rxclkpostdiv_keepalive_en_b_loc</td>
        <td class="fldnorm" colspan="1">rxclkword_keepalive_en_b_loc</td>
        <td class="fldnorm" colspan="1">rxclks2p_keepalive_en_b_loc</td>
        <td class="fldnorm" colspan="2">rxclk_s2pword_stat</td>
        <td class="fldnorm" colspan="2">rxclk_rxword_stat</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_pfd_updnsmpl_keepalive_slow_stat</span><br/>
          <span class="sdescdet">rxdco_pfd_updnsmpl_keepalive_slow_stat[26:25]</span><br/>
          <span class="ldescdet">DCO PFD UpDn Sample Clock state. 2'b01: keepalive clock, 2'b10: DCO PFD UpDn Sample clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_dither_keepalive_slow_stat</span><br/>
          <span class="sdescdet">rxdco_dither_keepalive_slow_stat[24:23]</span><br/>
          <span class="ldescdet">DCO Dither Clock state. 2'b01: keepalive clock, 2'b10: DCO Dither clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refckmux_rx_to_dpma_keepalive_slow_stat</span><br/>
          <span class="sdescdet">refckmux_rx_to_dpma_keepalive_slow_stat[22:21]</span><br/>
          <span class="ldescdet">RefCk Mux Rx Clock state. 2'b01: keepalive clock, 2'b10: RefCk Mux Rx clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cdr_fbdiv_to_dpma_keepalive_slow_stat</span><br/>
          <span class="sdescdet">cdr_fbdiv_to_dpma_keepalive_slow_stat[20:19]</span><br/>
          <span class="ldescdet">CDR Feedback Div Clock state. 2'b01: keepalive clock, 2'b10: CDR Feedback Div clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclkxing_s2p_to_rxword_en_loc</span><br/>
          <span class="sdescdet">rxclkxing_s2p_to_rxword_en_loc[18:18]</span><br/>
          <span class="ldescdet">Set reset value to rst_adcsar_clgc_b_nt</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxadcsar_clgc_rst_b_loc</span><br/>
          <span class="sdescdet">rxadcsar_clgc_rst_b_loc[17:17]</span><br/>
          <span class="ldescdet">Rx ADC SAR CLGC Reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclk_autoneg_stat</span><br/>
          <span class="sdescdet">rxclk_autoneg_stat[16:15]</span><br/>
          <span class="ldescdet">Rx AutoNeg Clock state - 2'b01: keepalive clock, 2'b10, Rx AutoNeg clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclk_postdiv_stat</span><br/>
          <span class="sdescdet">rxclk_postdiv_stat[14:13]</span><br/>
          <span class="ldescdet">Rx Postdiv Clock state - 2'b01: keepalive clock, 2'b10, Rx Post Div clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxpostdiv_keepalive_stat</span><br/>
          <span class="sdescdet">rxpostdiv_keepalive_stat[12:11]</span><br/>
          <span class="ldescdet">Selected keepalive clock source for Rx Postdiv clock. 0 - keepalive slow; 1 - keepalive fast</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclk_pma2pcsrxword_keepalive_stat</span><br/>
          <span class="sdescdet">rxclk_pma2pcsrxword_keepalive_stat[10:9]</span><br/>
          <span class="ldescdet">Selected keepalive clock source for pma2pcs rxword clock. 2'b01 - keepalive slow; 2'b10 - keepalive fast</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclkgater_keepalive_en_b_loc</span><br/>
          <span class="sdescdet">rxclkgater_keepalive_en_b_loc[8:8]</span><br/>
          <span class="ldescdet">Rx Word Clock - keepalive clock gater enable.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclkautoneg_keepalive_en_b_loc</span><br/>
          <span class="sdescdet">rxclkautoneg_keepalive_en_b_loc[7:7]</span><br/>
          <span class="ldescdet">Rx AutoNeg Clock - keepalive clock enable.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclkpostdiv_keepalive_en_b_loc</span><br/>
          <span class="sdescdet">rxclkpostdiv_keepalive_en_b_loc[6:6]</span><br/>
          <span class="ldescdet">Rx PostDiv Clock - keepalive clock enable.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclkword_keepalive_en_b_loc</span><br/>
          <span class="sdescdet">rxclkword_keepalive_en_b_loc[5:5]</span><br/>
          <span class="ldescdet">Rx Word Clock - keepalive clock enable.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclks2p_keepalive_en_b_loc</span><br/>
          <span class="sdescdet">rxclks2p_keepalive_en_b_loc[4:4]</span><br/>
          <span class="ldescdet">Rx S2P Clock - keepalive clock enable.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclk_s2pword_stat</span><br/>
          <span class="sdescdet">rxclk_s2pword_stat[3:2]</span><br/>
          <span class="ldescdet">S2P Clock state.  2'b01: keepalive clock, 2'b10: S2P Word clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxclk_rxword_stat</span><br/>
          <span class="sdescdet">rxclk_rxword_stat[1:0]</span><br/>
          <span class="ldescdet">RX Clock state.  2'b01: keepalive clock, 2'b10: Rx Word clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_62F89360DD8026D2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) rx_scratch_pad_0</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f008</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_scratch_pad_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_scratch_pad_0</span><br/>
          <span class="sdescdet">rx_scratch_pad_0[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 0</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_645708716396A58A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) rx_scratch_pad_1</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f00c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_scratch_pad_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_scratch_pad_1</span><br/>
          <span class="sdescdet">rx_scratch_pad_1[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 1</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E13E972BCB65C7F4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) rx_scratch_pad_2</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f010</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_scratch_pad_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_scratch_pad_2</span><br/>
          <span class="sdescdet">rx_scratch_pad_2[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 2</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A556D25C744A0E57" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) rx_scratch_pad_3</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f014</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_scratch_pad_3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_scratch_pad_3</span><br/>
          <span class="sdescdet">rx_scratch_pad_3[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 3</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2CE9A11DD16A48B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) rx_scratch_pad_4</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f018</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_scratch_pad_4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_scratch_pad_4</span><br/>
          <span class="sdescdet">rx_scratch_pad_4[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 4</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5AF4C14DDB963C6B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) rx_scratch_pad_5</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f01c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_scratch_pad_5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_scratch_pad_5</span><br/>
          <span class="sdescdet">rx_scratch_pad_5[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 5</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B32356CBA1A75E9A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) rx_scratch_pad_6</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f020</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_scratch_pad_6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_scratch_pad_6</span><br/>
          <span class="sdescdet">rx_scratch_pad_6[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 6</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CA9D87F7B7BF0FB7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) rx_scratch_pad_7</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f024</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_scratch_pad_7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_scratch_pad_7</span><br/>
          <span class="sdescdet">rx_scratch_pad_7[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 7</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CDD5E8CB5EC3A6E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) rx_ctrl_0</span><br/>
      <span class="sdescdet">Rx Control</span><br/>
      <span class="ldescdet">Rx Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f028</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">rxadc_more_prebuf</td>
        <td class="fldnorm" colspan="1">tx2rxlb_buftimeden</td>
        <td class="fldnorm" colspan="2">rxsig_modulation_scheme_locovr</td>
        <td class="fldnorm" colspan="1">rxsig_modulation_scheme_locovren</td>
        <td class="fldnorm" colspan="1">rxdat_en_locovr</td>
        <td class="fldnorm" colspan="1">rxdat_locovren</td>
        <td class="fldnorm" colspan="8">rxlock2datatmr_short</td>
        <td class="fldnorm" colspan="8">rxlock2datatmr</td>
        <td class="fldnorm" colspan="1">tx2rxlb_en</td>
        <td class="fldnorm" colspan="1">rxoversample_en_locovr</td>
        <td class="fldnorm" colspan="1">rxoversample_locovren</td>
        <td class="fldnorm" colspan="1">rx_polarity</td>
        <td class="fldnorm" colspan="3">rx_pam_bitorder</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxadc_more_prebuf</span><br/>
          <span class="sdescdet">rxadc_more_prebuf[29:29]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx2rxlb_buftimeden</span><br/>
          <span class="sdescdet">tx2rxlb_buftimeden[28:28]</span><br/>
          <span class="ldescdet">Tx-to-Rx  buffer loopback enable override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsig_modulation_scheme_locovr</span><br/>
          <span class="sdescdet">rxsig_modulation_scheme_locovr[27:26]</span><br/>
          <span class="ldescdet">Rx signal modulation schcme override value.  0 - NRZ; 1 - PAM4; 2/3 - Not used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsig_modulation_scheme_locovren</span><br/>
          <span class="sdescdet">rxsig_modulation_scheme_locovren[25:25]</span><br/>
          <span class="ldescdet">Rx signal modulation schcme override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdat_en_locovr</span><br/>
          <span class="sdescdet">rxdat_en_locovr[24:24]</span><br/>
          <span class="ldescdet">Rx decoded data enable override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdat_locovren</span><br/>
          <span class="sdescdet">rxdat_locovren[23:23]</span><br/>
          <span class="ldescdet">Rx decoded data enable override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxlock2datatmr_short</span><br/>
          <span class="sdescdet">rxlock2datatmr_short[22:15]</span><br/>
          <span class="ldescdet">Rx lock-to-data timer (short vesion)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxlock2datatmr</span><br/>
          <span class="sdescdet">rxlock2datatmr[14:7]</span><br/>
          <span class="ldescdet">Rx lock-to-data timer</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx2rxlb_en</span><br/>
          <span class="sdescdet">tx2rxlb_en[6:6]</span><br/>
          <span class="ldescdet">Enable for Tx-to-Rx parallel loopback inside DPMA</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxoversample_en_locovr</span><br/>
          <span class="sdescdet">rxoversample_en_locovr[5:5]</span><br/>
          <span class="ldescdet">Rx oversample enable override value.  To override the pin i_rx_oversample_en_l[x]_a</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxoversample_locovren</span><br/>
          <span class="sdescdet">rxoversample_locovren[4:4]</span><br/>
          <span class="ldescdet">Rx oversample enable override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_polarity</span><br/>
          <span class="sdescdet">rx_polarity[3:3]</span><br/>
          <span class="ldescdet">Rx data polarity. Rx data will be inverted when this bit is set to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pam_bitorder</span><br/>
          <span class="sdescdet">rx_pam_bitorder[2:0]</span><br/>
          <span class="ldescdet">Rx PAM encoding bit order. Bit 0  - Flips Gray coded bits, Bit 1 - Flips precoded bits, Bit 2 - Flips inverted data (polarity) bits</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_619E4EF7A62B3F68" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) rx_ctrl_1</span><br/>
      <span class="sdescdet">Rx Control</span><br/>
      <span class="ldescdet">Rx Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f02c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="1">rx_pam_precode_en_locovr</td>
        <td class="fldnorm" colspan="1">rx_pam_precode_en_locovren</td>
        <td class="fldnorm" colspan="1">rx_pam_gray_en_locovr</td>
        <td class="fldnorm" colspan="1">rx_pam_gray_en_locovren</td>
        <td class="fldnorm" colspan="5">rx_frac_mode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pam_precode_en_locovr</span><br/>
          <span class="sdescdet">rx_pam_precode_en_locovr[8:8]</span><br/>
          <span class="ldescdet">Rx Precode enable override value. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pam_precode_en_locovren</span><br/>
          <span class="sdescdet">rx_pam_precode_en_locovren[7:7]</span><br/>
          <span class="ldescdet">Rx  Precode enable override enable.  When this is set to '1'. Rx enable will be controlled by Rx_pam_precode_en_locovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pam_gray_en_locovr</span><br/>
          <span class="sdescdet">rx_pam_gray_en_locovr[6:6]</span><br/>
          <span class="ldescdet">Rx  Gray enable override value. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pam_gray_en_locovren</span><br/>
          <span class="sdescdet">rx_pam_gray_en_locovren[5:5]</span><br/>
          <span class="ldescdet">Rx Gray Enable override enable.  When this is set to '1'. Rx Gray Enable will be controlled by Rx_pam_gray_en_locovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_frac_mode</span><br/>
          <span class="sdescdet">rx_frac_mode[4:0]</span><br/>
          <span class="ldescdet">Rx fractional mode.  Set this bit to 1 when Rx CDRtoRefclock ration is not even interger.  Bit[n] = Mode [n]</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C557ECC2FC911041" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) rx_ctrl_ro</span><br/>
      <span class="sdescdet">Rx Control readback</span><br/>
      <span class="ldescdet">Rx Control readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f030</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">rx_pam_precode_en_loc</td>
        <td class="fldnorm" colspan="1">rx_pam_gray_en_loc</td>
        <td class="fldnorm" colspan="2">rxsig_modulation_scheme_loc</td>
        <td class="fldnorm" colspan="1">rxdat_en_loc</td>
        <td class="fldnorm" colspan="1">rxoversample_en_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pam_precode_en_loc</span><br/>
          <span class="sdescdet">rx_pam_precode_en_loc[5:5]</span><br/>
          <span class="ldescdet">Rx Precode enable pre-override value.  This is from the pin, i_Rx_pam_precode_en_l[x]</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pam_gray_en_loc</span><br/>
          <span class="sdescdet">rx_pam_gray_en_loc[4:4]</span><br/>
          <span class="ldescdet">Rx Gray enable pre-override value.  This is from the pin, i_Rx_pam_gray_en_l[x]</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsig_modulation_scheme_loc</span><br/>
          <span class="sdescdet">rxsig_modulation_scheme_loc[3:2]</span><br/>
          <span class="ldescdet">Rx signal modulation schcme pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdat_en_loc</span><br/>
          <span class="sdescdet">rxdat_en_loc[1:1]</span><br/>
          <span class="ldescdet">Rx decoded data enable pre-override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxoversample_en_loc</span><br/>
          <span class="sdescdet">rxoversample_en_loc[0:0]</span><br/>
          <span class="ldescdet">Rx oversample enable pre-override value.  It can be used for DME-encoded AN frame or very slow data rates</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A979666D7AFA9C7C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) rxfsm_cfg</span><br/>
      <span class="sdescdet">Rx FSM control</span><br/>
      <span class="ldescdet">Rx FSM control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f034</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00143410</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf088888c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf088888c</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">rxfsm_shutdown_timeout_pow2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">rxfsm_calabort_pulse_width</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">rxdatapath_on_state</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">rx_synth_on_state</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">rx_on_state</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">rx_cmn_on_state</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">rxfsm_shutdown_timeout_en</td>
        <td class="fldnorm" colspan="1">rx_pg_disable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_shutdown_timeout_pow2</span><br/>
          <span class="sdescdet">rxfsm_shutdown_timeout_pow2[27:24]</span><br/>
          <span class="ldescdet">Main FSM shutdown timeout interval.  Value in power of 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_calabort_pulse_width</span><br/>
          <span class="sdescdet">rxfsm_calabort_pulse_width[22:20]</span><br/>
          <span class="ldescdet">Main FSM calibration abort pulse width</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatapath_on_state</span><br/>
          <span class="sdescdet">rxdatapath_on_state[18:16]</span><br/>
          <span class="ldescdet">Main FSM Datapath State</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_synth_on_state</span><br/>
          <span class="sdescdet">rx_synth_on_state[14:12]</span><br/>
          <span class="ldescdet">Main FSM CMN PLL ON State</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_on_state</span><br/>
          <span class="sdescdet">rx_on_state[10:8]</span><br/>
          <span class="ldescdet">Main FSM READY State</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cmn_on_state</span><br/>
          <span class="sdescdet">rx_cmn_on_state[6:4]</span><br/>
          <span class="ldescdet">Main FSM CMN ON State</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_shutdown_timeout_en</span><br/>
          <span class="sdescdet">rxfsm_shutdown_timeout_en[1:1]</span><br/>
          <span class="ldescdet">Main FSM shutdown timeout enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pg_disable</span><br/>
          <span class="sdescdet">rx_pg_disable[0:0]</span><br/>
          <span class="ldescdet">Main FSM power gated disable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5AA7031B93609B70" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(32 bit) rx_mem_ctrl</span><br/>
      <span class="sdescdet">Rx soft control</span><br/>
      <span class="ldescdet">Rx soft control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f038</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0088efe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0088efe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">rxmem_width</td>
        <td class="fldnorm" colspan="4">rxmem_rate_div</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">rxmem_rate_freq</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">rxmem_pstate</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">rxmem_rst_b</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="1">rxmem_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmem_width</span><br/>
          <span class="sdescdet">rxmem_width[28:24]</span><br/>
          <span class="ldescdet">Soft Rx Lane data width</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmem_rate_div</span><br/>
          <span class="sdescdet">rxmem_rate_div[23:20]</span><br/>
          <span class="ldescdet">Soft Rx Lane rate div rate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmem_rate_freq</span><br/>
          <span class="sdescdet">rxmem_rate_freq[18:16]</span><br/>
          <span class="ldescdet">Soft Rx Lane rate freq (Mode)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmem_pstate</span><br/>
          <span class="sdescdet">rxmem_pstate[14:12]</span><br/>
          <span class="ldescdet">Soft Rx Lane Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmem_rst_b</span><br/>
          <span class="sdescdet">rxmem_rst_b[8:8]</span><br/>
          <span class="ldescdet">Soft Rx Lane reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmem_en</span><br/>
          <span class="sdescdet">rxmem_en[0:0]</span><br/>
          <span class="ldescdet">Soft control enable.  To allow using register to power up/down OR  Rx Lane reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B0FED8FCC54BDDE4" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000003c</span> Register(32 bit) rx_mem_req_ctrl</span><br/>
      <span class="sdescdet">Rx soft control clear</span><br/>
      <span class="ldescdet">Rx soft control clear
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f03c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">rxmem_req</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmem_req</span><br/>
          <span class="sdescdet">rxmem_req[0:0]</span><br/>
          <span class="ldescdet">Soft control request to initiate the power up/down OR Rx Lane reset by register.  A return value of 0 when the request has completed</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8BD27318A710E825" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) rx_pll_sel_cfg</span><br/>
      <span class="sdescdet">Rx Rate Freq Remap to Clean up PLL</span><br/>
      <span class="ldescdet">Rx Rate Freq Remap to Clean up PLL
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f040</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x8000fc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x8000fc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">rx_pllmode_remap_emode</td>
        <td class="fldnorm" colspan="3">rx_pllmode_remap_dmode</td>
        <td class="fldnorm" colspan="3">rx_pllmode_remap_cmode</td>
        <td class="fldnorm" colspan="3">rx_pllmode_remap_bmode</td>
        <td class="fldnorm" colspan="3">rx_pllmode_remap_amode</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="2">rx_pll_sel_emode</td>
        <td class="fldnorm" colspan="2">rx_pll_sel_dmode</td>
        <td class="fldnorm" colspan="2">rx_pll_sel_cmode</td>
        <td class="fldnorm" colspan="2">rx_pll_sel_bmode</td>
        <td class="fldnorm" colspan="2">rx_pll_sel_amode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pllmode_remap_emode</span><br/>
          <span class="sdescdet">rx_pllmode_remap_emode[30:28]</span><br/>
          <span class="ldescdet">Mode E - Remap mode to CMNPLL Mode A/B  or TXPLL Mode A/B/C/D/E </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pllmode_remap_dmode</span><br/>
          <span class="sdescdet">rx_pllmode_remap_dmode[27:25]</span><br/>
          <span class="ldescdet">Mode D - Remap mode to CMNPLL Mode A/B  or TXPLL Mode A/B/C/D/E </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pllmode_remap_cmode</span><br/>
          <span class="sdescdet">rx_pllmode_remap_cmode[24:22]</span><br/>
          <span class="ldescdet">Mode C - Remap mode to CMNPLL Mode A/B  or TXPLL Mode A/B/C/D/E </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pllmode_remap_bmode</span><br/>
          <span class="sdescdet">rx_pllmode_remap_bmode[21:19]</span><br/>
          <span class="ldescdet">Mode B - Remap mode to CMNPLL Mode A/B  or TXPLL Mode A/B/C/D/E </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pllmode_remap_amode</span><br/>
          <span class="sdescdet">rx_pllmode_remap_amode[18:16]</span><br/>
          <span class="ldescdet">Mode A - Remap mode to CMNPLL Mode A/B or TXPLL Mode A/B/C/D/E </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pll_sel_emode</span><br/>
          <span class="sdescdet">rx_pll_sel_emode[9:8]</span><br/>
          <span class="ldescdet">Mode E - Rx Interface Selection between PLLs. 0 = CMNPLLA, 1 = CMNPLLB, 2 = TXPLL</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pll_sel_dmode</span><br/>
          <span class="sdescdet">rx_pll_sel_dmode[7:6]</span><br/>
          <span class="ldescdet">Mode D - Rx Interface Selection between PLLs. 0 = CMNPLLA, 1 = CMNPLLB, 2 = TXPLL</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pll_sel_cmode</span><br/>
          <span class="sdescdet">rx_pll_sel_cmode[5:4]</span><br/>
          <span class="ldescdet">Mode C - Rx Interface Selection between PLLs. 0 = CMNPLLA, 1 = CMNPLLB, 2 = TXPLL</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pll_sel_bmode</span><br/>
          <span class="sdescdet">rx_pll_sel_bmode[3:2]</span><br/>
          <span class="ldescdet">Mode B - Rx Interface Selection between PLLs. 0 = CMNPLLA, 1 = CMNPLLB, 2 = TXPLL</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pll_sel_amode</span><br/>
          <span class="sdescdet">rx_pll_sel_amode[1:0]</span><br/>
          <span class="ldescdet">Mode A - Rx Interface Selection between PLLs. 0 = CMNPLLA, 1 = CMNPLLB, 2 = TXPLL</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_22A7CEF23069E023" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) rxdco_postdivclk_ctrl_0</span><br/>
      <span class="sdescdet">Rx Postdiv clock config</span><br/>
      <span class="ldescdet">Rx Postdiv clock config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f044</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0028140a</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_soc_muxd2</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_soc_muxd1</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_soc_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_soc_muxd2</span><br/>
          <span class="sdescdet">rxdco_divrate_soc_muxd2[26:18]</span><br/>
          <span class="ldescdet">RXDCO Postdiv ratio (Integer) for SoC in Mode C</span></p>
          <p><b>Reset: </b>hex:0x00a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_soc_muxd1</span><br/>
          <span class="sdescdet">rxdco_divrate_soc_muxd1[17:9]</span><br/>
          <span class="ldescdet">RXDCO Postdiv ratio (Integer) for SoC in Mode B</span></p>
          <p><b>Reset: </b>hex:0x00a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_soc_muxd0</span><br/>
          <span class="sdescdet">rxdco_divrate_soc_muxd0[8:0]</span><br/>
          <span class="ldescdet">RXDCO  Postdiv ratio (Integer) for SoC in Mode A</span></p>
          <p><b>Reset: </b>hex:0x00a;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5A5EC1ECC695980B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) rxdco_postdivclk_ctrl_1</span><br/>
      <span class="sdescdet">Rx Postdiv clock config</span><br/>
      <span class="ldescdet">Rx Postdiv clock config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f048</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0028140a</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_autoneg_muxd0</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_soc_muxd4</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_soc_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_autoneg_muxd0</span><br/>
          <span class="sdescdet">rxdco_divrate_autoneg_muxd0[26:18]</span><br/>
          <span class="ldescdet">RXDCO autoneg divratio (Integer) in Mode A</span></p>
          <p><b>Reset: </b>hex:0x00a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_soc_muxd4</span><br/>
          <span class="sdescdet">rxdco_divrate_soc_muxd4[17:9]</span><br/>
          <span class="ldescdet">RXDCO  Postdiv ratio (Integer) for SoC in Mode E</span></p>
          <p><b>Reset: </b>hex:0x00a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_soc_muxd3</span><br/>
          <span class="sdescdet">rxdco_divrate_soc_muxd3[8:0]</span><br/>
          <span class="ldescdet">RXDCO  Postdiv ratio (Integer) for SoC in Mode D</span></p>
          <p><b>Reset: </b>hex:0x00a;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ECD0BDE94B009429" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) rxdco_postdivclk_ctrl_2</span><br/>
      <span class="sdescdet">Rx Postdiv clock config</span><br/>
      <span class="ldescdet">Rx Postdiv clock config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f04c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0028140a</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_autoneg_muxd3</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_autoneg_muxd2</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_autoneg_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_autoneg_muxd3</span><br/>
          <span class="sdescdet">rxdco_divrate_autoneg_muxd3[26:18]</span><br/>
          <span class="ldescdet">RXDCO autoneg divratio (Integer) in Mode D</span></p>
          <p><b>Reset: </b>hex:0x00a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_autoneg_muxd2</span><br/>
          <span class="sdescdet">rxdco_divrate_autoneg_muxd2[17:9]</span><br/>
          <span class="ldescdet">RXDCO autoneg divratio (Integer) in Mode C</span></p>
          <p><b>Reset: </b>hex:0x00a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_autoneg_muxd1</span><br/>
          <span class="sdescdet">rxdco_divrate_autoneg_muxd1[8:0]</span><br/>
          <span class="ldescdet">RXDCO autoneg divratio (Integer) in Mode B</span></p>
          <p><b>Reset: </b>hex:0x00a;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E60A5F0494568625" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) rxdco_postdivclk_ctrl_3</span><br/>
      <span class="sdescdet">Rx Postdiv clock config</span><br/>
      <span class="ldescdet">Rx Postdiv clock config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f050</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0140a00a</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_fbdiv_muxd1</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_fbdiv_muxd0</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_autoneg_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_fbdiv_muxd1</span><br/>
          <span class="sdescdet">rxdco_divrate_fbdiv_muxd1[26:18]</span><br/>
          <span class="ldescdet">RXDCO feedback divratio (Integer) in Mode B</span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_fbdiv_muxd0</span><br/>
          <span class="sdescdet">rxdco_divrate_fbdiv_muxd0[17:9]</span><br/>
          <span class="ldescdet">RXDCO feedback divratio (Integer) in Mode A</span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_autoneg_muxd4</span><br/>
          <span class="sdescdet">rxdco_divrate_autoneg_muxd4[8:0]</span><br/>
          <span class="ldescdet">RXDCO autoneg divratio (Integer) in Mode E</span></p>
          <p><b>Reset: </b>hex:0x00a;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_02B25002A491FCB7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) rxdco_postdivclk_ctrl_4</span><br/>
      <span class="sdescdet">Rx Postdiv clock config</span><br/>
      <span class="ldescdet">Rx Postdiv clock config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f054</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0140a050</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_fbdiv_muxd4</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_fbdiv_muxd3</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_fbdiv_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_fbdiv_muxd4</span><br/>
          <span class="sdescdet">rxdco_divrate_fbdiv_muxd4[26:18]</span><br/>
          <span class="ldescdet">RXDCO feedback divratio (Integer) in Mode E</span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_fbdiv_muxd3</span><br/>
          <span class="sdescdet">rxdco_divrate_fbdiv_muxd3[17:9]</span><br/>
          <span class="ldescdet">RXDCO feedback divratio (Integer) in Mode D</span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_fbdiv_muxd2</span><br/>
          <span class="sdescdet">rxdco_divrate_fbdiv_muxd2[8:0]</span><br/>
          <span class="ldescdet">RXDCO feedback divratio (Integer) in Mode C</span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1A87216C56EF94D8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000058</span> Register(32 bit) rxdco_postdivclk_ctrl_5</span><br/>
      <span class="sdescdet">Rx Postdiv clock config</span><br/>
      <span class="ldescdet">Rx Postdiv clock config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f058</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0028140a</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_dither_muxd2</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_dither_muxd1</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_dither_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_dither_muxd2</span><br/>
          <span class="sdescdet">rxdco_divrate_dither_muxd2[26:18]</span><br/>
          <span class="ldescdet">RXDCO dither divratio (Integer) in Mode C</span></p>
          <p><b>Reset: </b>hex:0x00a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_dither_muxd1</span><br/>
          <span class="sdescdet">rxdco_divrate_dither_muxd1[17:9]</span><br/>
          <span class="ldescdet">RXDCO dither divratio (Integer) in Mode B</span></p>
          <p><b>Reset: </b>hex:0x00a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_dither_muxd0</span><br/>
          <span class="sdescdet">rxdco_divrate_dither_muxd0[8:0]</span><br/>
          <span class="ldescdet">RXDCO dither divratio (Integer) in Mode A</span></p>
          <p><b>Reset: </b>hex:0x00a;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_03013785BA862ED0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000005c</span> Register(32 bit) rxdco_postdivclk_ctrl_6</span><br/>
      <span class="sdescdet">Rx Postdiv clock config</span><br/>
      <span class="ldescdet">Rx Postdiv clock config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f05c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000140a</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_dither_muxd4</td>
        <td class="fldnorm" colspan="9">rxdco_divrate_dither_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_dither_muxd4</span><br/>
          <span class="sdescdet">rxdco_divrate_dither_muxd4[17:9]</span><br/>
          <span class="ldescdet">RXDCO dither divratio (Integer) in Mode E</span></p>
          <p><b>Reset: </b>hex:0x00a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_dither_muxd3</span><br/>
          <span class="sdescdet">rxdco_divrate_dither_muxd3[8:0]</span><br/>
          <span class="ldescdet">RXDCO dither divratio (Integer) in Mode D</span></p>
          <p><b>Reset: </b>hex:0x00a;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4EF82A42019D88E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(32 bit) rxdco_postdivclk_ctrl_7</span><br/>
      <span class="sdescdet">Rx Postdiv clock config</span><br/>
      <span class="ldescdet">Rx Postdiv clock config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f060</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_dither_muxd4</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_dither_muxd3</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_dither_muxd2</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_dither_muxd1</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_dither_muxd0</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_fbdiv_muxd4</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_fbdiv_muxd3</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_fbdiv_muxd2</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_fbdiv_muxd1</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_fbdiv_muxd0</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_autoneg_muxd4</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_autoneg_muxd3</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_autoneg_muxd2</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_autoneg_muxd1</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_autoneg_muxd0</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_soc_muxd4</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_soc_muxd3</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_soc_muxd2</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_soc_muxd1</td>
        <td class="fldnorm" colspan="1">rxdco_divrate_p5_soc_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_dither_muxd4</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_dither_muxd4[19:19]</span><br/>
          <span class="ldescdet">RXDCO dither divratio 0.5 (fraction) in Mode E</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_dither_muxd3</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_dither_muxd3[18:18]</span><br/>
          <span class="ldescdet">RXDCO dither divratio 0.5 (fraction) in Mode D</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_dither_muxd2</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_dither_muxd2[17:17]</span><br/>
          <span class="ldescdet">RXDCO dither divratio 0.5 (fraction) in Mode C</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_dither_muxd1</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_dither_muxd1[16:16]</span><br/>
          <span class="ldescdet">RXDCO dither divratio 0.5 (fraction) in Mode B</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_dither_muxd0</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_dither_muxd0[15:15]</span><br/>
          <span class="ldescdet">RXDCO dither divratio 0.5 (fraction) in Mode A</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_fbdiv_muxd4</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_fbdiv_muxd4[14:14]</span><br/>
          <span class="ldescdet">RXDCO fbdiv divratio 0.5 (fraction) in Mode E</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_fbdiv_muxd3</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_fbdiv_muxd3[13:13]</span><br/>
          <span class="ldescdet">RXDCO fbdiv divratio 0.5 (fraction) in Mode D</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_fbdiv_muxd2</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_fbdiv_muxd2[12:12]</span><br/>
          <span class="ldescdet">RXDCO fbdiv divratio 0.5 (fraction) in Mode C</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_fbdiv_muxd1</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_fbdiv_muxd1[11:11]</span><br/>
          <span class="ldescdet">RXDCO fbdiv divratio 0.5 (fraction) in Mode B</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_fbdiv_muxd0</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_fbdiv_muxd0[10:10]</span><br/>
          <span class="ldescdet">RXDCO fbdiv divratio 0.5 (fraction) in Mode A</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_autoneg_muxd4</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_autoneg_muxd4[9:9]</span><br/>
          <span class="ldescdet">RXDCO autoneg divratio 0.5 (fraction) in Mode E</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_autoneg_muxd3</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_autoneg_muxd3[8:8]</span><br/>
          <span class="ldescdet">RXDCO autoneg divratio 0.5 (fraction) in Mode D</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_autoneg_muxd2</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_autoneg_muxd2[7:7]</span><br/>
          <span class="ldescdet">RXDCO autoneg divratio 0.5 (fraction) in Mode C</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_autoneg_muxd1</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_autoneg_muxd1[6:6]</span><br/>
          <span class="ldescdet">RXDCO autoneg divratio 0.5 (fraction) in Mode B</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_autoneg_muxd0</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_autoneg_muxd0[5:5]</span><br/>
          <span class="ldescdet">RXDCO autoneg divratio 0.5 (fraction) in Mode A</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_soc_muxd4</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_soc_muxd4[4:4]</span><br/>
          <span class="ldescdet">RXDCO div rate 0.5 (fraction) for SoC in Mode E</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_soc_muxd3</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_soc_muxd3[3:3]</span><br/>
          <span class="ldescdet">RXDCO div rate 0.5 (fraction) for SoC in Mode D</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_soc_muxd2</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_soc_muxd2[2:2]</span><br/>
          <span class="ldescdet">RXDCO div rate 0.5 (fraction) for SoC in Mode C</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_soc_muxd1</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_soc_muxd1[1:1]</span><br/>
          <span class="ldescdet">RXDCO div rate 0.5 (fraction) for SoC in Mode B</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_divrate_p5_soc_muxd0</span><br/>
          <span class="sdescdet">rxdco_divrate_p5_soc_muxd0[0:0]</span><br/>
          <span class="ldescdet">RXDCO div rate 0.5 (fraction) for SoC in Mode A</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E4A7AD3188D07730" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000064</span> Register(32 bit) rxdco_postdivclk_ctrl_8</span><br/>
      <span class="sdescdet">Rx Postdiv clock config</span><br/>
      <span class="ldescdet">Rx Postdiv clock config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f064</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="1">rx_autonegclken_muxd4</td>
        <td class="fldnorm" colspan="1">rx_autonegclken_muxd3</td>
        <td class="fldnorm" colspan="1">rx_autonegclken_muxd2</td>
        <td class="fldnorm" colspan="1">rx_autonegclken_muxd1</td>
        <td class="fldnorm" colspan="1">rx_autonegclken_muxd0</td>
        <td class="fldnorm" colspan="1">rx_postdivclken_muxd4</td>
        <td class="fldnorm" colspan="1">rx_postdivclken_muxd3</td>
        <td class="fldnorm" colspan="1">rx_postdivclken_muxd2</td>
        <td class="fldnorm" colspan="1">rx_postdivclken_muxd1</td>
        <td class="fldnorm" colspan="1">rx_postdivclken_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_autonegclken_muxd4</span><br/>
          <span class="sdescdet">rx_autonegclken_muxd4[9:9]</span><br/>
          <span class="ldescdet">Rx AutoNeg clock enable in Mode E</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_autonegclken_muxd3</span><br/>
          <span class="sdescdet">rx_autonegclken_muxd3[8:8]</span><br/>
          <span class="ldescdet">Rx AutoNeg clock enable in Mode D</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_autonegclken_muxd2</span><br/>
          <span class="sdescdet">rx_autonegclken_muxd2[7:7]</span><br/>
          <span class="ldescdet">Rx AutoNeg clock enable in Mode C</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_autonegclken_muxd1</span><br/>
          <span class="sdescdet">rx_autonegclken_muxd1[6:6]</span><br/>
          <span class="ldescdet">Rx AutoNeg clock enable in Mode B</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_autonegclken_muxd0</span><br/>
          <span class="sdescdet">rx_autonegclken_muxd0[5:5]</span><br/>
          <span class="ldescdet">Rx AutoNeg clock enable in Mode A</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_postdivclken_muxd4</span><br/>
          <span class="sdescdet">rx_postdivclken_muxd4[4:4]</span><br/>
          <span class="ldescdet">Rx PostDiv clock enable in Mode E</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_postdivclken_muxd3</span><br/>
          <span class="sdescdet">rx_postdivclken_muxd3[3:3]</span><br/>
          <span class="ldescdet">Rx PostDiv clock enable in Mode D</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_postdivclken_muxd2</span><br/>
          <span class="sdescdet">rx_postdivclken_muxd2[2:2]</span><br/>
          <span class="ldescdet">Rx PostDiv clock enable in Mode C</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_postdivclken_muxd1</span><br/>
          <span class="sdescdet">rx_postdivclken_muxd1[1:1]</span><br/>
          <span class="ldescdet">Rx PostDiv clock enable in Mode B</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_postdivclken_muxd0</span><br/>
          <span class="sdescdet">rx_postdivclken_muxd0[0:0]</span><br/>
          <span class="ldescdet">Rx PostDiv clock enable in Mode A</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_98DA7E99CF06BE8E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000068</span> Register(32 bit) rx_power_mng_ctrl</span><br/>
      <span class="sdescdet">Rx power management control</span><br/>
      <span class="ldescdet">Rx power management control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f068</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">rxfsm_pmu_req</td>
        <td class="fldnorm" colspan="1">rxfsm_pmu_req_en</td>
        <td class="fldnorm" colspan="4">rxpmu_rst_off_delay</td>
        <td class="fldnorm" colspan="4">rxpmu_restore_off_delay</td>
        <td class="fldnorm" colspan="4">rxpmu_restore_iso_on_delay</td>
        <td class="fldnorm" colspan="4">rxpmu_iso_off_delay</td>
        <td class="fldnorm" colspan="4">rxpmu_h8_rst_on_delay</td>
        <td class="fldnorm" colspan="4">rxpmu_h8_off_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_pmu_req</span><br/>
          <span class="sdescdet">rxfsm_pmu_req[25:25]</span><br/>
          <span class="ldescdet">PMU request override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_pmu_req_en</span><br/>
          <span class="sdescdet">rxfsm_pmu_req_en[24:24]</span><br/>
          <span class="ldescdet">PMU request override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxpmu_rst_off_delay</span><br/>
          <span class="sdescdet">rxpmu_rst_off_delay[23:20]</span><br/>
          <span class="ldescdet">PMU reset off delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxpmu_restore_off_delay</span><br/>
          <span class="sdescdet">rxpmu_restore_off_delay[19:16]</span><br/>
          <span class="ldescdet">PMU restore isolation off delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxpmu_restore_iso_on_delay</span><br/>
          <span class="sdescdet">rxpmu_restore_iso_on_delay[15:12]</span><br/>
          <span class="ldescdet">PMU restore isolation on delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxpmu_iso_off_delay</span><br/>
          <span class="sdescdet">rxpmu_iso_off_delay[11:8]</span><br/>
          <span class="ldescdet">PMU islolation off delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxpmu_h8_rst_on_delay</span><br/>
          <span class="sdescdet">rxpmu_h8_rst_on_delay[7:4]</span><br/>
          <span class="ldescdet">PMU hibrate rest on delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxpmu_h8_off_delay</span><br/>
          <span class="sdescdet">rxpmu_h8_off_delay[3:0]</span><br/>
          <span class="ldescdet">PMU hibrate off delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4630A98B62B805D7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000006c</span> Register(32 bit) rx_power_mng_status</span><br/>
      <span class="sdescdet">Rx power management status</span><br/>
      <span class="ldescdet">Rx power management status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f06c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff808</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff808</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="3">rxfsm_pmuif_state</td>
        <td class="fldnorm" colspan="4">rxfsm_pmu_state</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rxfsm_pmu_stat</td>
        <td class="fldnorm" colspan="1">rxfsm_pmu_pstate</td>
        <td class="fldnorm" colspan="1">rxfsm_pmu_ack</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_pmuif_state</span><br/>
          <span class="sdescdet">rxfsm_pmuif_state[10:8]</span><br/>
          <span class="ldescdet">Rx PMU i/f FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_pmu_state</span><br/>
          <span class="sdescdet">rxfsm_pmu_state[7:4]</span><br/>
          <span class="ldescdet">PMU FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_pmu_stat</span><br/>
          <span class="sdescdet">rxfsm_pmu_stat[2:2]</span><br/>
          <span class="ldescdet">PMU status.  0 - Idle; 1 - Isolation On</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_pmu_pstate</span><br/>
          <span class="sdescdet">rxfsm_pmu_pstate[1:1]</span><br/>
          <span class="ldescdet">PMU current Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_pmu_ack</span><br/>
          <span class="sdescdet">rxfsm_pmu_ack[0:0]</span><br/>
          <span class="ldescdet">PMU ack</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9B8B7FB2374B0032" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000070</span> Register(32 bit) rx_calduty_ctrl_0</span><br/>
      <span class="sdescdet">Rx duty cycle calibration control</span><br/>
      <span class="ldescdet">Rx duty cycle calibration control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f070</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x04104002</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="6">rxcaldutyctrl_i_div8_bin</td>
        <td class="fldnorm" colspan="6">rxcaldutyctrl_i_div4_bin</td>
        <td class="fldnorm" colspan="6">rxcaldutyctrl_i_div2_bin</td>
        <td class="fldnorm" colspan="6">rxcaldutyctrl_i_div1_bin</td>
        <td class="fldnorm" colspan="1">rxcaldutyctrl_calrun_duty</td>
        <td class="fldnorm" colspan="1">rxcaldutystat_done</td>
        <td class="fldnorm" colspan="1">rxcaldutyctrl_disable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcaldutyctrl_i_div8_bin</span><br/>
          <span class="sdescdet">rxcaldutyctrl_i_div8_bin[26:21]</span><br/>
          <span class="ldescdet">RxCalDutyCtrl I DIV8 bin</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcaldutyctrl_i_div4_bin</span><br/>
          <span class="sdescdet">rxcaldutyctrl_i_div4_bin[20:15]</span><br/>
          <span class="ldescdet">RxCalDutyCtrl I DIV4 bin</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcaldutyctrl_i_div2_bin</span><br/>
          <span class="sdescdet">rxcaldutyctrl_i_div2_bin[14:9]</span><br/>
          <span class="ldescdet">RxCalDutyCtrl I DIV2 bin</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcaldutyctrl_i_div1_bin</span><br/>
          <span class="sdescdet">rxcaldutyctrl_i_div1_bin[8:3]</span><br/>
          <span class="ldescdet">RxCalDutyCtrl I DIV1 bin</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcaldutyctrl_calrun_duty</span><br/>
          <span class="sdescdet">rxcaldutyctrl_calrun_duty[2:2]</span><br/>
          <span class="ldescdet">Rx duty cycle calibration run</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcaldutystat_done</span><br/>
          <span class="sdescdet">rxcaldutystat_done[1:1]</span><br/>
          <span class="ldescdet">RxCalDutyCtrl Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcaldutyctrl_disable</span><br/>
          <span class="sdescdet">rxcaldutyctrl_disable[0:0]</span><br/>
          <span class="ldescdet">Rx duty cycle calibration disable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3BFEEC88F7339600" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000074</span> Register(32 bit) rx_calduty_ctrl_1</span><br/>
      <span class="sdescdet">Rx duty cycle calibration control</span><br/>
      <span class="ldescdet">Rx duty cycle calibration control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f074</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00820800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="6">rxcaldutyctrl_q_div8_bin</td>
        <td class="fldnorm" colspan="6">rxcaldutyctrl_q_div4_bin</td>
        <td class="fldnorm" colspan="6">rxcaldutyctrl_q_div2_bin</td>
        <td class="fldnorm" colspan="6">rxcaldutyctrl_q_div1_bin</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcaldutyctrl_q_div8_bin</span><br/>
          <span class="sdescdet">rxcaldutyctrl_q_div8_bin[23:18]</span><br/>
          <span class="ldescdet">RxCalDutyCtrl Q DIV8 bin</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcaldutyctrl_q_div4_bin</span><br/>
          <span class="sdescdet">rxcaldutyctrl_q_div4_bin[17:12]</span><br/>
          <span class="ldescdet">RxCalDutyCtrl Q DIV4 bin</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcaldutyctrl_q_div2_bin</span><br/>
          <span class="sdescdet">rxcaldutyctrl_q_div2_bin[11:6]</span><br/>
          <span class="ldescdet">RxCalDutyCtrl Q DIV2 bin</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcaldutyctrl_q_div1_bin</span><br/>
          <span class="sdescdet">rxcaldutyctrl_q_div1_bin[5:0]</span><br/>
          <span class="ldescdet">RxCalDutyCtrl Q DIV1 bin</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DC4C7FF7F0C486EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000078</span> Register(32 bit) rx_calfsm_ctrl</span><br/>
      <span class="sdescdet">Rx Calibration Control</span><br/>
      <span class="ldescdet">Rx Calibration Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f078</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">rxcalidleoffsetfsmout_neg_en</td>
        <td class="fldnorm" colspan="1">rxcalidleoffsetfsmout_pos_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalidleoffsetfsmout_neg_en</span><br/>
          <span class="sdescdet">rxcalidleoffsetfsmout_neg_en[1:1]</span><br/>
          <span class="ldescdet">Rx Sqlch calibration request enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalidleoffsetfsmout_pos_en</span><br/>
          <span class="sdescdet">rxcalidleoffsetfsmout_pos_en[0:0]</span><br/>
          <span class="ldescdet">Rx Sqlch calibration request enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_636DEFF3F42ABE0C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000007c</span> Register(32 bit) rx_status_0</span><br/>
      <span class="sdescdet">Rx status</span><br/>
      <span class="ldescdet">Rx status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f07c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00040400</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00040400</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">rxfsm_main_ready</td>
        <td class="fldnorm" colspan="1">rxfsm_main_status</td>
        <td class="fldnorm" colspan="3">rxfsm_main_targ_rate_freq</td>
        <td class="fldnorm" colspan="3">rxfsm_main_targ_pstate</td>
        <td class="fldnorm" colspan="5">rxfsm_main_cur_width</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="4">rxfsm_main_cur_rate_div</td>
        <td class="fldnorm" colspan="3">rxfsm_main_cur_rate_freq</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">rxfsm_main_cur_pstate</td>
        <td class="fldnorm" colspan="4">rxfsm_main_state</td>
        <td class="fldnorm" colspan="2">rxfsm_main_ifcmn_state</td>
        <td class="fldnorm" colspan="1">rxfsm_main_cken_stat</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_ready</span><br/>
          <span class="sdescdet">rxfsm_main_ready[31:31]</span><br/>
          <span class="ldescdet">Main FSM ready  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_status</span><br/>
          <span class="sdescdet">rxfsm_main_status[30:30]</span><br/>
          <span class="ldescdet">Main FSM status.  This bit be set to 1 if FSM is in IDLE/PG/RST/PG_EXIT state.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_targ_rate_freq</span><br/>
          <span class="sdescdet">rxfsm_main_targ_rate_freq[29:27]</span><br/>
          <span class="ldescdet">Rx Main FSM target Rate Frequency (Mode)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_targ_pstate</span><br/>
          <span class="sdescdet">rxfsm_main_targ_pstate[26:24]</span><br/>
          <span class="ldescdet">Rx Main FSM target Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_cur_width</span><br/>
          <span class="sdescdet">rxfsm_main_cur_width[23:19]</span><br/>
          <span class="ldescdet">Rx Main FSM current Rate Width</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_cur_rate_div</span><br/>
          <span class="sdescdet">rxfsm_main_cur_rate_div[17:14]</span><br/>
          <span class="ldescdet">Rx Main FSM current Rate Div</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_cur_rate_freq</span><br/>
          <span class="sdescdet">rxfsm_main_cur_rate_freq[13:11]</span><br/>
          <span class="ldescdet">Rx Main FSM current Rate Frequency (Mode)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_cur_pstate</span><br/>
          <span class="sdescdet">rxfsm_main_cur_pstate[9:7]</span><br/>
          <span class="ldescdet">Rx Main FSM current Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_state</span><br/>
          <span class="sdescdet">rxfsm_main_state[6:3]</span><br/>
          <span class="ldescdet">Rx Main FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_ifcmn_state</span><br/>
          <span class="sdescdet">rxfsm_main_ifcmn_state[2:1]</span><br/>
          <span class="ldescdet">Rx Main-to-CMN I/F state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_cken_stat</span><br/>
          <span class="sdescdet">rxfsm_main_cken_stat[0:0]</span><br/>
          <span class="ldescdet">Rx main clock stat</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D51FE6AF7DE3809" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) rx_status_1</span><br/>
      <span class="sdescdet">Rx status</span><br/>
      <span class="ldescdet">Rx status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f080</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x01001000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x01001000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">rxdat_signaldetect</td>
        <td class="fldnorm" colspan="1">rxfsm_cal_is_ratewidthfsm_req</td>
        <td class="fldnorm" colspan="5">rxratewidth_width</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">rxfsm_rpu_state</td>
        <td class="fldnorm" colspan="4">rxfsm_cal_state</td>
        <td class="fldnorm" colspan="4">rxfsm_cal_cur_quad</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">rxfsm_cal_cur_pstate</td>
        <td class="fldnorm" colspan="5">rxfsm_main_targ_width</td>
        <td class="fldnorm" colspan="4">rxfsm_main_targ_rate_div</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdat_signaldetect</span><br/>
          <span class="sdescdet">rxdat_signaldetect[31:31]</span><br/>
          <span class="ldescdet">Rx signal delect</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_cal_is_ratewidthfsm_req</span><br/>
          <span class="sdescdet">rxfsm_cal_is_ratewidthfsm_req[30:30]</span><br/>
          <span class="ldescdet">CalMaster FSM request source.  This shows which FSM requests for CalMaster to start calibration/rpu sequence.  0 - From MainFSM; 1 - from Ratewidth FSM</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxratewidth_width</span><br/>
          <span class="sdescdet">rxratewidth_width[29:25]</span><br/>
          <span class="ldescdet">Rx Ratwidth width</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_rpu_state</span><br/>
          <span class="sdescdet">rxfsm_rpu_state[23:21]</span><br/>
          <span class="ldescdet">Rx RPU FSM State</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_cal_state</span><br/>
          <span class="sdescdet">rxfsm_cal_state[20:17]</span><br/>
          <span class="ldescdet">Rx CalMaster FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_cal_cur_quad</span><br/>
          <span class="sdescdet">rxfsm_cal_cur_quad[16:13]</span><br/>
          <span class="ldescdet">Rx CalMaster current Qaud</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_cal_cur_pstate</span><br/>
          <span class="sdescdet">rxfsm_cal_cur_pstate[11:9]</span><br/>
          <span class="ldescdet">Rx CalMaster current Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_targ_width</span><br/>
          <span class="sdescdet">rxfsm_main_targ_width[8:4]</span><br/>
          <span class="ldescdet">Rx Main FSM target Rate Width</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_targ_rate_div</span><br/>
          <span class="sdescdet">rxfsm_main_targ_rate_div[3:0]</span><br/>
          <span class="ldescdet">Rx Main FSM target Rate Div</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0AC70E87313FD315" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) rx_status_2</span><br/>
      <span class="sdescdet">Rx status</span><br/>
      <span class="ldescdet">Rx status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f084</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="2">rxfsm_main_ifsynth_state</td>
        <td class="fldnorm" colspan="1">rxcaldutybg_ready</td>
        <td class="fldnorm" colspan="1">rxcaldutybg_abort</td>
        <td class="fldnorm" colspan="1">rxratewidth_is_ratefreq</td>
        <td class="fldnorm" colspan="1">rxratewidth_is_width_only</td>
        <td class="fldnorm" colspan="1">rxratewidth_is_ratewidth</td>
        <td class="fldnorm" colspan="1">rxrpu_stepdir</td>
        <td class="fldnorm" colspan="4">rxrpu_state_quad</td>
        <td class="fldnorm" colspan="3">rxrpu_state_pstate</td>
        <td class="fldnorm" colspan="6">rxfsm_ratewidth_state</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="6">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_ifsynth_state</span><br/>
          <span class="sdescdet">rxfsm_main_ifsynth_state[20:19]</span><br/>
          <span class="ldescdet">Rx Main-to-CMN PLL I/F state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcaldutybg_ready</span><br/>
          <span class="sdescdet">rxcaldutybg_ready[18:18]</span><br/>
          <span class="ldescdet">Rx duty cycle background calibration ready</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcaldutybg_abort</span><br/>
          <span class="sdescdet">rxcaldutybg_abort[17:17]</span><br/>
          <span class="ldescdet">Rx duty cycle background calibration abort</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxratewidth_is_ratefreq</span><br/>
          <span class="sdescdet">rxratewidth_is_ratefreq[16:16]</span><br/>
          <span class="ldescdet">Ratewidth FSM rate freq change status.  This bit will be set to '1' when ratewidth fsm detect a change in rate_freq only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxratewidth_is_width_only</span><br/>
          <span class="sdescdet">rxratewidth_is_width_only[15:15]</span><br/>
          <span class="ldescdet">Ratewidth FSM width change status.  This bit will be set to '1' when ratewidth fsm detect a change in width only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxratewidth_is_ratewidth</span><br/>
          <span class="sdescdet">rxratewidth_is_ratewidth[14:14]</span><br/>
          <span class="ldescdet">Ratewidth FSM ratewidth change status.  This bit will be set to '1' when ratewidth fsm detect a change in rate_div, rate_freq or width</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_stepdir</span><br/>
          <span class="sdescdet">rxrpu_stepdir[13:13]</span><br/>
          <span class="ldescdet">RPU power up/down status.  0 - power down ; 1 - power up</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_state_quad</span><br/>
          <span class="sdescdet">rxrpu_state_quad[12:9]</span><br/>
          <span class="ldescdet">RPU curent Quad</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_state_pstate</span><br/>
          <span class="sdescdet">rxrpu_state_pstate[8:6]</span><br/>
          <span class="ldescdet">RPU curent Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_ratewidth_state</span><br/>
          <span class="sdescdet">rxfsm_ratewidth_state[5:0]</span><br/>
          <span class="ldescdet">Rx Ratwidth FSM state</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E5203D75731B7DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) rxpcs_pcie_ctrl</span><br/>
      <span class="sdescdet">PCIE Rx control</span><br/>
      <span class="ldescdet">PCIE Rx control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f088</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">pipepcs_l1ss_rxdet_en_ovr</td>
        <td class="fldnorm" colspan="1">pipepcs_l1ss_rxdet_en_ovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcs_l1ss_rxdet_en_ovr</span><br/>
          <span class="sdescdet">pipepcs_l1ss_rxdet_en_ovr[1:1]</span><br/>
          <span class="ldescdet">PCIE control Rx Detect Enable override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcs_l1ss_rxdet_en_ovren</span><br/>
          <span class="sdescdet">pipepcs_l1ss_rxdet_en_ovren[0:0]</span><br/>
          <span class="ldescdet">PCIE control Rx Detect Enable override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_81C34ED994D82726" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) rxpcs_pcie_ctrl_ro</span><br/>
      <span class="sdescdet">PCIE Rx control readback</span><br/>
      <span class="ldescdet">PCIE Rx control readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f08c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">pipepcs_l1ss_rxdet_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcs_l1ss_rxdet_en</span><br/>
          <span class="sdescdet">pipepcs_l1ss_rxdet_en[0:0]</span><br/>
          <span class="ldescdet">PCIE control Rx Detect Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B527C932ED2CC35" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) rxfsm_ratewidth_cfg_0</span><br/>
      <span class="sdescdet">Rx Ratewidth Config</span><br/>
      <span class="ldescdet">Rx Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f090</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00020102</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000009</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000009</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="12">rx_ratewidth_delay</td>
        <td class="fldnorm" colspan="12">rx_ratewidth_clk_delay</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_ratewidth_fastregpwrup_en</td>
        <td class="fldnorm" colspan="1">rx_ratewidth_clk_chk_disable</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_ratewidth_delay</span><br/>
          <span class="sdescdet">rx_ratewidth_delay[27:16]</span><br/>
          <span class="ldescdet">Ratewidth FSM delay </span></p>
          <p><b>Reset: </b>hex:0x002;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_ratewidth_clk_delay</span><br/>
          <span class="sdescdet">rx_ratewidth_clk_delay[15:4]</span><br/>
          <span class="ldescdet">Ratewidth FSM clock delay interval</span></p>
          <p><b>Reset: </b>hex:0x010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_ratewidth_fastregpwrup_en</span><br/>
          <span class="sdescdet">rx_ratewidth_fastregpwrup_en[2:2]</span><br/>
          <span class="ldescdet">Ratewidth FSM fast power acc</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_ratewidth_clk_chk_disable</span><br/>
          <span class="sdescdet">rx_ratewidth_clk_chk_disable[1:1]</span><br/>
          <span class="ldescdet">Disable clock check in Ratewidth FSM </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FD43E017FAFDB122" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) rxfsm_ratewidth_cfg_1</span><br/>
      <span class="sdescdet">Rx Ratewidth Config</span><br/>
      <span class="ldescdet">Rx Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f094</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000f005</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="12">rx_ratewidth_etr_on_delay</td>
        <td class="fldnorm" colspan="12">rx_ratewidth_etr_off_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_ratewidth_etr_on_delay</span><br/>
          <span class="sdescdet">rx_ratewidth_etr_on_delay[23:12]</span><br/>
          <span class="ldescdet">Ratewidth FSM ETR on delay</span></p>
          <p><b>Reset: </b>hex:0x00f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_ratewidth_etr_off_delay</span><br/>
          <span class="sdescdet">rx_ratewidth_etr_off_delay[11:0]</span><br/>
          <span class="ldescdet">Ratewidth FSM ETR off delay</span></p>
          <p><b>Reset: </b>hex:0x005;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C81A0BCACE78ACA2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000098</span> Register(32 bit) rxfsm_ratewidth_cfg_2</span><br/>
      <span class="sdescdet">Rx Ratewidth Config</span><br/>
      <span class="ldescdet">Rx Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f098</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00005005</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="12">rx_ratewidth_pd_off_delay</td>
        <td class="fldnorm" colspan="12">rx_ratewidth_pd_on_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_ratewidth_pd_off_delay</span><br/>
          <span class="sdescdet">rx_ratewidth_pd_off_delay[23:12]</span><br/>
          <span class="ldescdet">Ratewidth FSM power down off delay</span></p>
          <p><b>Reset: </b>hex:0x005;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_ratewidth_pd_on_delay</span><br/>
          <span class="sdescdet">rx_ratewidth_pd_on_delay[11:0]</span><br/>
          <span class="ldescdet">Ratewidth FSM power down on delay</span></p>
          <p><b>Reset: </b>hex:0x005;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D31C012D5EB2890F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000009c</span> Register(32 bit) rxfsm_ratewidth_cfg_3</span><br/>
      <span class="sdescdet">Rx Ratewidth Config</span><br/>
      <span class="ldescdet">Rx Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f09c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00005005</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="12">rx_ratewidth_rst_b0_off_delay</td>
        <td class="fldnorm" colspan="12">rx_ratewidth_rst_a_off_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_ratewidth_rst_b0_off_delay</span><br/>
          <span class="sdescdet">rx_ratewidth_rst_b0_off_delay[23:12]</span><br/>
          <span class="ldescdet">Ratewidth FSM reset group-B0 off delay</span></p>
          <p><b>Reset: </b>hex:0x005;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_ratewidth_rst_a_off_delay</span><br/>
          <span class="sdescdet">rx_ratewidth_rst_a_off_delay[11:0]</span><br/>
          <span class="ldescdet">Ratewidth FSM reset group-A off delay</span></p>
          <p><b>Reset: </b>hex:0x005;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_67DCD6845204F474" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) rxfsm_ratewidth_cfg_4</span><br/>
      <span class="sdescdet">Rx Ratewidth Config</span><br/>
      <span class="ldescdet">Rx Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0a0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00005005</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="12">rx_ratewidth_rst_b2_off_delay</td>
        <td class="fldnorm" colspan="12">rx_ratewidth_rst_b1_off_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_ratewidth_rst_b2_off_delay</span><br/>
          <span class="sdescdet">rx_ratewidth_rst_b2_off_delay[23:12]</span><br/>
          <span class="ldescdet">Ratewidth FSM reset group-B2 off delay</span></p>
          <p><b>Reset: </b>hex:0x005;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_ratewidth_rst_b1_off_delay</span><br/>
          <span class="sdescdet">rx_ratewidth_rst_b1_off_delay[11:0]</span><br/>
          <span class="ldescdet">Ratewidth FSM reset group-B1 off delay</span></p>
          <p><b>Reset: </b>hex:0x005;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A0B62EB73B3AC4E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) rxfsm_ratewidth_cfg_5</span><br/>
      <span class="sdescdet">Rx Ratewidth Config</span><br/>
      <span class="ldescdet">Rx Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0a4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000002</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="12">rx_ratewidth_cal_clear_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_ratewidth_cal_clear_delay</span><br/>
          <span class="sdescdet">rx_ratewidth_cal_clear_delay[11:0]</span><br/>
          <span class="ldescdet">Ratewidth calibration clear delay</span></p>
          <p><b>Reset: </b>hex:0x002;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4AA59D188DBC858" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a8</span> Register(32 bit) rxfsm_calmaster_pstate_cfg</span><br/>
      <span class="sdescdet">Rx Calibration Master config</span><br/>
      <span class="ldescdet">Rx Calibration Master config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0a8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="3">rxcalptr_pstate_sqlchosc</td>
        <td class="fldnorm" colspan="3">rxcalptr_pstate_sqlch</td>
        <td class="fldnorm" colspan="3">rxcalptr_pstate_calmasterbrkpt_event4</td>
        <td class="fldnorm" colspan="3">rxcalptr_pstate_calmasterbrkpt_event3</td>
        <td class="fldnorm" colspan="3">rxcalptr_pstate_calmasterbrkpt_event2</td>
        <td class="fldnorm" colspan="3">rxcalptr_pstate_calmasterbrkpt_event1</td>
        <td class="fldnorm" colspan="3">rxcalptr_pstate_calmasterbrkpt_event0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalptr_pstate_sqlchosc</span><br/>
          <span class="sdescdet">rxcalptr_pstate_sqlchosc[20:18]</span><br/>
          <span class="ldescdet">Squelch OSC calibration. Define the Pstate to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalptr_pstate_sqlch</span><br/>
          <span class="sdescdet">rxcalptr_pstate_sqlch[17:15]</span><br/>
          <span class="ldescdet">Squelch calibration. Define the Pstate to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalptr_pstate_calmasterbrkpt_event4</span><br/>
          <span class="sdescdet">rxcalptr_pstate_calmasterbrkpt_event4[14:12]</span><br/>
          <span class="ldescdet">CalMaster break point 4 Pstate.  Define the Pstate to start the interrupt event during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalptr_pstate_calmasterbrkpt_event3</span><br/>
          <span class="sdescdet">rxcalptr_pstate_calmasterbrkpt_event3[11:9]</span><br/>
          <span class="ldescdet">CalMaster break point 3 Pstate.  Define the Pstate to start the interrupt event during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalptr_pstate_calmasterbrkpt_event2</span><br/>
          <span class="sdescdet">rxcalptr_pstate_calmasterbrkpt_event2[8:6]</span><br/>
          <span class="ldescdet">CalMaster break point 2 Pstate.  Define the Pstate to start the interrupt event during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalptr_pstate_calmasterbrkpt_event1</span><br/>
          <span class="sdescdet">rxcalptr_pstate_calmasterbrkpt_event1[5:3]</span><br/>
          <span class="ldescdet">CalMaster break point 1 Pstate.  Define the Pstate to start the interrupt event during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalptr_pstate_calmasterbrkpt_event0</span><br/>
          <span class="sdescdet">rxcalptr_pstate_calmasterbrkpt_event0[2:0]</span><br/>
          <span class="ldescdet">CalMaster break point 0 Pstate.  Define the Pstate to start the interrupt event during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D99D0A0F60855045" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ac</span> Register(32 bit) rxfsm_calmaster_quad_cfg</span><br/>
      <span class="sdescdet">Rx Calibration Master config</span><br/>
      <span class="ldescdet">Rx Calibration Master config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0ac</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">rxcalptr_quad_sqlchosc</td>
        <td class="fldnorm" colspan="4">rxcalptr_quad_sqlch</td>
        <td class="fldnorm" colspan="4">rxcalptr_quad_calmasterbrkpt_event4</td>
        <td class="fldnorm" colspan="4">rxcalptr_quad_calmasterbrkpt_event3</td>
        <td class="fldnorm" colspan="4">rxcalptr_quad_calmasterbrkpt_event2</td>
        <td class="fldnorm" colspan="4">rxcalptr_quad_calmasterbrkpt_event1</td>
        <td class="fldnorm" colspan="4">rxcalptr_quad_calmasterbrkpt_event0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalptr_quad_sqlchosc</span><br/>
          <span class="sdescdet">rxcalptr_quad_sqlchosc[27:24]</span><br/>
          <span class="ldescdet">Squelch OSC calibration. Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalptr_quad_sqlch</span><br/>
          <span class="sdescdet">rxcalptr_quad_sqlch[23:20]</span><br/>
          <span class="ldescdet">Squelch calibration. Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalptr_quad_calmasterbrkpt_event4</span><br/>
          <span class="sdescdet">rxcalptr_quad_calmasterbrkpt_event4[19:16]</span><br/>
          <span class="ldescdet">CalMaster break point 4 Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalptr_quad_calmasterbrkpt_event3</span><br/>
          <span class="sdescdet">rxcalptr_quad_calmasterbrkpt_event3[15:12]</span><br/>
          <span class="ldescdet">CalMaster break point 3 Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalptr_quad_calmasterbrkpt_event2</span><br/>
          <span class="sdescdet">rxcalptr_quad_calmasterbrkpt_event2[11:8]</span><br/>
          <span class="ldescdet">CalMaster break point 2 Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalptr_quad_calmasterbrkpt_event1</span><br/>
          <span class="sdescdet">rxcalptr_quad_calmasterbrkpt_event1[7:4]</span><br/>
          <span class="ldescdet">CalMaster break point 1 Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalptr_quad_calmasterbrkpt_event0</span><br/>
          <span class="sdescdet">rxcalptr_quad_calmasterbrkpt_event0[3:0]</span><br/>
          <span class="ldescdet">CalMaster break point 0 Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EE32CDC054245E46" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) rx_calavg_ctrl_0</span><br/>
      <span class="sdescdet">CMN Calibration Average Control</span><br/>
      <span class="ldescdet">CMN Calibration Average Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0b0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="1">rxcalavg_cmpout_locovr</td>
        <td class="fldnorm" colspan="1">rxcalavg_locovren</td>
        <td class="fldnorm" colspan="1">rxcalavg_eng_start</td>
        <td class="fldnorm" colspan="5">rxcalavg_eng_probe_bit_sel</td>
        <td class="fldnorm" colspan="2">rxcalavg_eng_count_mode</td>
        <td class="fldnorm" colspan="2">rxcalavg_eng_bit_in_sel</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalavg_cmpout_locovr</span><br/>
          <span class="sdescdet">rxcalavg_cmpout_locovr[11:11]</span><br/>
          <span class="ldescdet">Calibration comprator output override.  To override the CMPOUT from APMA</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalavg_locovren</span><br/>
          <span class="sdescdet">rxcalavg_locovren[10:10]</span><br/>
          <span class="ldescdet">Calibration local override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalavg_eng_start</span><br/>
          <span class="sdescdet">rxcalavg_eng_start[9:9]</span><br/>
          <span class="ldescdet">Calibration start.  Trigger event to start the calibration when it is set to '1'</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalavg_eng_probe_bit_sel</span><br/>
          <span class="sdescdet">rxcalavg_eng_probe_bit_sel[8:4]</span><br/>
          <span class="ldescdet">Not used.  Reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalavg_eng_count_mode</span><br/>
          <span class="sdescdet">rxcalavg_eng_count_mode[3:2]</span><br/>
          <span class="ldescdet">Calibration counter stepping size when the source is asserted. 0x0: +1; all others: +0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalavg_eng_bit_in_sel</span><br/>
          <span class="sdescdet">rxcalavg_eng_bit_in_sel[1:0]</span><br/>
          <span class="ldescdet">Calibraiton source.  0x0: apma.cmn_comp_out; all others reseved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_84EB2DD659AD64E6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b4</span> Register(32 bit) rx_calavg_ctrl_1</span><br/>
      <span class="sdescdet">CMN Calibration Average Control</span><br/>
      <span class="ldescdet">Rx Calibration Average Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0b4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000100</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxcalavg_eng_limit</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalavg_eng_limit</span><br/>
          <span class="sdescdet">rxcalavg_eng_limit[31:0]</span><br/>
          <span class="ldescdet">Calibration window size.  Define the length of the window for calibration</span></p>
          <p><b>Reset: </b>hex:0x00000100;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_458FDD0874585A02" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b8</span> Register(32 bit) rx_calavg_ctrl_2</span><br/>
      <span class="sdescdet">CMN Calibration Average Control</span><br/>
      <span class="ldescdet">Rx Calibration Average Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0b8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxcalavg_eng_cnt</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalavg_eng_cnt</span><br/>
          <span class="sdescdet">rxcalavg_eng_cnt[31:0]</span><br/>
          <span class="ldescdet">Calibration average engine counter.  This indicates how many '1' has been detected within the calibration window</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_655B296D3ECD37D5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000bc</span> Register(32 bit) rx_cal_status</span><br/>
      <span class="sdescdet">Rx Calibration Status</span><br/>
      <span class="ldescdet">Rx Calibration Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0bc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="10">cal_freq_smpl_cntr_measured</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="10">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cal_freq_smpl_cntr_measured</span><br/>
          <span class="sdescdet">cal_freq_smpl_cntr_measured[9:0]</span><br/>
          <span class="ldescdet">Calibration Sample Counter</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_429570BC76F3E737" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c0</span> Register(32 bit) rx_calavg_status</span><br/>
      <span class="sdescdet">CMN Calibration Average Status</span><br/>
      <span class="ldescdet">CMN Calibration Average Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0c0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">rxcalavg_cmpout_loc</td>
        <td class="fldnorm" colspan="1">rxcalavg_eng_result</td>
        <td class="fldnorm" colspan="1">rxcalavg_eng_done</td>
        <td class="fldnorm" colspan="1">rxcalavg_cmpout</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalavg_cmpout_loc</span><br/>
          <span class="sdescdet">rxcalavg_cmpout_loc[3:3]</span><br/>
          <span class="ldescdet">Calibration comprator output pre-override.  The raw output of CMPOUT from APMA</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalavg_eng_result</span><br/>
          <span class="sdescdet">rxcalavg_eng_result[2:2]</span><br/>
          <span class="ldescdet">Rx calibration result.  Reports 1 when the number of '1' has been detected is more than half of rx_avg_eng_limit value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalavg_eng_done</span><br/>
          <span class="sdescdet">rxcalavg_eng_done[1:1]</span><br/>
          <span class="ldescdet">Rx calibration done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalavg_cmpout</span><br/>
          <span class="sdescdet">rxcalavg_cmpout[0:0]</span><br/>
          <span class="ldescdet">Rx calibration compare (feedback) signal</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3CEA304D15D89653" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c4</span> Register(32 bit) rxrpu_ctrl</span><br/>
      <span class="sdescdet">Rx RPU control</span><br/>
      <span class="ldescdet">Rx RPU control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0c4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">rxrpu_en_b</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_en_b</span><br/>
          <span class="sdescdet">rxrpu_en_b[0:0]</span><br/>
          <span class="ldescdet">RPU enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AC22D4AE1B8CC16B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c8</span> Register(32 bit) rxrpu_lut_cfg_0</span><br/>
      <span class="sdescdet">Rx RPU LUT </span><br/>
      <span class="ldescdet">Rx RPU LUT 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0c8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00100010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">rxrpu_evup_delay_lut_entry2</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">rxrpu_evup_delay_lut_entry1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_entry2</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_entry2[28:16]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 2.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_entry1</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_entry1[12:0]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 1.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7CE389A5066CAEDC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000cc</span> Register(32 bit) rxrpu_lut_cfg_1</span><br/>
      <span class="sdescdet">Rx RPU LUT </span><br/>
      <span class="ldescdet">Rx RPU LUT 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0cc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00100010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">rxrpu_evup_delay_lut_entry4</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">rxrpu_evup_delay_lut_entry3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_entry4</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_entry4[28:16]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 4.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_entry3</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_entry3[12:0]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 3.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F1A633033F9AF918" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) rxrpu_lut_cfg_2</span><br/>
      <span class="sdescdet">Rx RPU LUT </span><br/>
      <span class="ldescdet">Rx RPU LUT 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0d0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00100010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">rxrpu_evup_delay_lut_entry6</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">rxrpu_evup_delay_lut_entry5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_entry6</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_entry6[28:16]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 6.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_entry5</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_entry5[12:0]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 5.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_476EDF505C3CBB8F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d4</span> Register(32 bit) rxrpu_lut_cfg_3</span><br/>
      <span class="sdescdet">Rx RPU LUT </span><br/>
      <span class="ldescdet">Rx RPU LUT 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0d4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00100010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">rxrpu_evdn_delay_lut_entry1</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">rxrpu_evup_delay_lut_entry7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_entry1</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_entry1[28:16]</span><br/>
          <span class="ldescdet">RPU power down timer LUT - entry 1.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_entry7</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_entry7[12:0]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 7.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_15B0E12221307A93" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d8</span> Register(32 bit) rxrpu_lut_cfg_4</span><br/>
      <span class="sdescdet">Rx RPU LUT </span><br/>
      <span class="ldescdet">Rx RPU LUT 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0d8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00100010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">rxrpu_evdn_delay_lut_entry3</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">rxrpu_evdn_delay_lut_entry2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_entry3</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_entry3[28:16]</span><br/>
          <span class="ldescdet">RPU power down timer LUT - entry 3.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_entry2</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_entry2[12:0]</span><br/>
          <span class="ldescdet">RPU power down timer LUT - entry 2.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B9297674A8E1748E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000dc</span> Register(32 bit) rxrpu_evup_delay_cfg_0</span><br/>
      <span class="sdescdet">Rx power up event config</span><br/>
      <span class="ldescdet">Rx power up event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0dc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x09249249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q9</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q8</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q7</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q6</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q5</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q4</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q3</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q2</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q1</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q9</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q9[29:27]</span><br/>
          <span class="ldescdet">RPU power up event S0Q9 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q8</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q8[26:24]</span><br/>
          <span class="ldescdet">RPU power up event S0Q8 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q7</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q7[23:21]</span><br/>
          <span class="ldescdet">RPU power up event S0Q7 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q6</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q6[20:18]</span><br/>
          <span class="ldescdet">RPU power up event S0Q6 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q5</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q5[17:15]</span><br/>
          <span class="ldescdet">RPU power up event S0Q5 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q4</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q4[14:12]</span><br/>
          <span class="ldescdet">RPU power up event S0Q4 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q3</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q3[11:9]</span><br/>
          <span class="ldescdet">RPU power up event S0Q3 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q2</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q2[8:6]</span><br/>
          <span class="ldescdet">RPU power up event S0Q2 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q1</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q1[5:3]</span><br/>
          <span class="ldescdet">RPU power up event S0Q1 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q0</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q0[2:0]</span><br/>
          <span class="ldescdet">RPU power up event S0Q0 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4257E4F709A73385" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e0</span> Register(32 bit) rxrpu_evup_delay_cfg_1</span><br/>
      <span class="sdescdet">Rx power up event config</span><br/>
      <span class="ldescdet">Rx power up event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0e0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x09249249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q3</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q2</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q1</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q0</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q15</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q14</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q13</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q12</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q11</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s0q10</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q3</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q3[29:27]</span><br/>
          <span class="ldescdet">RPU power up event S1Q3 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q2</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q2[26:24]</span><br/>
          <span class="ldescdet">RPU power up event S1Q2 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q1</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q1[23:21]</span><br/>
          <span class="ldescdet">RPU power up event S1Q1 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q0</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q0[20:18]</span><br/>
          <span class="ldescdet">RPU power up event S1Q0 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q15</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q15[17:15]</span><br/>
          <span class="ldescdet">RPU power up event S0Q15 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q14</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q14[14:12]</span><br/>
          <span class="ldescdet">RPU power up event S0Q14 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q13</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q13[11:9]</span><br/>
          <span class="ldescdet">RPU power up event S0Q13 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q12</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q12[8:6]</span><br/>
          <span class="ldescdet">RPU power up event S0Q12 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q11</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q11[5:3]</span><br/>
          <span class="ldescdet">RPU power up event S0Q11 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s0q10</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s0q10[2:0]</span><br/>
          <span class="ldescdet">RPU power up event S0Q10 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_69F978F9C9A922B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e4</span> Register(32 bit) rxrpu_evup_delay_cfg_2</span><br/>
      <span class="sdescdet">Rx power up event config</span><br/>
      <span class="ldescdet">Rx power up event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0e4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x09249249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q13</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q12</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q11</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q10</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q9</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q8</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q7</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q6</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q5</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q13</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q13[29:27]</span><br/>
          <span class="ldescdet">RPU power up event S1Q13 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q12</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q12[26:24]</span><br/>
          <span class="ldescdet">RPU power up event S1Q12 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q11</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q11[23:21]</span><br/>
          <span class="ldescdet">RPU power up event S1Q11 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q10</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q10[20:18]</span><br/>
          <span class="ldescdet">RPU power up event S1Q10 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q9</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q9[17:15]</span><br/>
          <span class="ldescdet">RPU power up event S1Q9 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q8</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q8[14:12]</span><br/>
          <span class="ldescdet">RPU power up event S1Q8 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q7</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q7[11:9]</span><br/>
          <span class="ldescdet">RPU power up event S1Q7 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q6</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q6[8:6]</span><br/>
          <span class="ldescdet">RPU power up event S1Q6 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q5</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q5[5:3]</span><br/>
          <span class="ldescdet">RPU power up event S1Q5 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q4</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q4[2:0]</span><br/>
          <span class="ldescdet">RPU power up event S1Q4 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7056B81BDC107F1A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e8</span> Register(32 bit) rxrpu_evup_delay_cfg_3</span><br/>
      <span class="sdescdet">Rx power up event config</span><br/>
      <span class="ldescdet">Rx power up event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0e8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x09249249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q7</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q6</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q5</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q4</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q3</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q2</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q1</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q0</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q15</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s1q14</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q7</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q7[29:27]</span><br/>
          <span class="ldescdet">RPU power up event S2Q7 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q6</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q6[26:24]</span><br/>
          <span class="ldescdet">RPU power up event S2Q6 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q5</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q5[23:21]</span><br/>
          <span class="ldescdet">RPU power up event S2Q5 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q4</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q4[20:18]</span><br/>
          <span class="ldescdet">RPU power up event S2Q4 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q3</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q3[17:15]</span><br/>
          <span class="ldescdet">RPU power up event S2Q3 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q2</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q2[14:12]</span><br/>
          <span class="ldescdet">RPU power up event S2Q2 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q1</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q1[11:9]</span><br/>
          <span class="ldescdet">RPU power up event S2Q1 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q0</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q0[8:6]</span><br/>
          <span class="ldescdet">RPU power up event S2Q0 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q15</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q15[5:3]</span><br/>
          <span class="ldescdet">RPU power up event S1Q15 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s1q14</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s1q14[2:0]</span><br/>
          <span class="ldescdet">RPU power up event S1Q14 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B6F6990FF708748B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ec</span> Register(32 bit) rxrpu_evup_delay_cfg_4</span><br/>
      <span class="sdescdet">Rx power up event config</span><br/>
      <span class="ldescdet">Rx power up event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0ec</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x09249249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q1</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q0</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q15</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q14</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q13</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q12</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q11</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q10</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q9</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s2q8</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q1</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q1[29:27]</span><br/>
          <span class="ldescdet">RPU power up event S3Q1 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q0</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q0[26:24]</span><br/>
          <span class="ldescdet">RPU power up event S3Q0 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q15</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q15[23:21]</span><br/>
          <span class="ldescdet">RPU power up event S2Q15 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q14</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q14[20:18]</span><br/>
          <span class="ldescdet">RPU power up event S2Q14 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q13</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q13[17:15]</span><br/>
          <span class="ldescdet">RPU power up event S2Q13 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q12</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q12[14:12]</span><br/>
          <span class="ldescdet">RPU power up event S2Q12 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q11</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q11[11:9]</span><br/>
          <span class="ldescdet">RPU power up event S2Q11 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q10</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q10[8:6]</span><br/>
          <span class="ldescdet">RPU power up event S2Q10 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q9</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q9[5:3]</span><br/>
          <span class="ldescdet">RPU power up event S2Q9 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s2q8</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s2q8[2:0]</span><br/>
          <span class="ldescdet">RPU power up event S2Q8 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_52AE70924A495A85" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f0</span> Register(32 bit) rxrpu_evup_delay_cfg_5</span><br/>
      <span class="sdescdet">Rx power up event config</span><br/>
      <span class="ldescdet">Rx power up event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0f0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x09249249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q11</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q10</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q9</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q8</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q7</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q6</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q5</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q4</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q3</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q11</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q11[29:27]</span><br/>
          <span class="ldescdet">RPU power up event S3Q11 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q10</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q10[26:24]</span><br/>
          <span class="ldescdet">RPU power up event S3Q10 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q9</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q9[23:21]</span><br/>
          <span class="ldescdet">RPU power up event S3Q9 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q8</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q8[20:18]</span><br/>
          <span class="ldescdet">RPU power up event S3Q8 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q7</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q7[17:15]</span><br/>
          <span class="ldescdet">RPU power up event S3Q7 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q6</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q6[14:12]</span><br/>
          <span class="ldescdet">RPU power up event S3Q6 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q5</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q5[11:9]</span><br/>
          <span class="ldescdet">RPU power up event S3Q5 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q4</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q4[8:6]</span><br/>
          <span class="ldescdet">RPU power up event S3Q4 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q3</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q3[5:3]</span><br/>
          <span class="ldescdet">RPU power up event S3Q3 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q2</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q2[2:0]</span><br/>
          <span class="ldescdet">RPU power up event S3Q2 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2F08434DD882FDB4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f4</span> Register(32 bit) rxrpu_evup_delay_cfg_6</span><br/>
      <span class="sdescdet">Rx power up event config</span><br/>
      <span class="ldescdet">Rx power up event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0f4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00049249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s5q0</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s4q1</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s4q0</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q15</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q14</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q13</td>
        <td class="fldnorm" colspan="3">rxrpu_evup_delay_lut_sel_s3q12</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s5q0</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s5q0[20:18]</span><br/>
          <span class="ldescdet">RPU power up event S5Q0 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s4q1</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s4q1[17:15]</span><br/>
          <span class="ldescdet">RPU power up event S4Q1 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s4q0</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s4q0[14:12]</span><br/>
          <span class="ldescdet">RPU power up event S4Q0 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q15</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q15[11:9]</span><br/>
          <span class="ldescdet">RPU power up event S3Q15 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q14</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q14[8:6]</span><br/>
          <span class="ldescdet">RPU power up event S3Q14 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q13</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q13[5:3]</span><br/>
          <span class="ldescdet">RPU power up event S3Q13 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evup_delay_lut_sel_s3q12</span><br/>
          <span class="sdescdet">rxrpu_evup_delay_lut_sel_s3q12[2:0]</span><br/>
          <span class="ldescdet">RPU power up event S3Q12 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_820B2B204A3B6D28" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f8</span> Register(32 bit) rxrpu_evdn_delay_cfg_0</span><br/>
      <span class="sdescdet">Rx power down event config</span><br/>
      <span class="ldescdet">Rx power down event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0f8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x55555555</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q15</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q14</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q13</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q12</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q11</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q10</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q9</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q8</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q7</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q6</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q5</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q4</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q3</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q2</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q1</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s0q0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q15</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q15[31:30]</span><br/>
          <span class="ldescdet">RPU power down event S0Q15 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q14</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q14[29:28]</span><br/>
          <span class="ldescdet">RPU power down event S0Q14 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q13</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q13[27:26]</span><br/>
          <span class="ldescdet">RPU power down event S0Q13 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q12</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q12[25:24]</span><br/>
          <span class="ldescdet">RPU power down event S0Q12 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q11</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q11[23:22]</span><br/>
          <span class="ldescdet">RPU power down event S0Q11 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q10</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q10[21:20]</span><br/>
          <span class="ldescdet">RPU power down event S0Q10 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q9</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q9[19:18]</span><br/>
          <span class="ldescdet">RPU power down event S0Q9 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q8</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q8[17:16]</span><br/>
          <span class="ldescdet">RPU power down event S0Q8 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q7</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q7[15:14]</span><br/>
          <span class="ldescdet">RPU power down event S0Q7 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q6</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q6[13:12]</span><br/>
          <span class="ldescdet">RPU power down event S0Q6 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q5</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q5[11:10]</span><br/>
          <span class="ldescdet">RPU power down event S0Q5 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q4</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q4[9:8]</span><br/>
          <span class="ldescdet">RPU power down event S0Q4 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q3</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q3[7:6]</span><br/>
          <span class="ldescdet">RPU power down event S0Q3 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q2</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q2[5:4]</span><br/>
          <span class="ldescdet">RPU power down event S0Q2 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q1</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q1[3:2]</span><br/>
          <span class="ldescdet">RPU power down event S0Q1 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s0q0</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s0q0[1:0]</span><br/>
          <span class="ldescdet">RPU power down event S0Q0 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_36BE54134037B6EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000fc</span> Register(32 bit) rxrpu_evdn_delay_cfg_1</span><br/>
      <span class="sdescdet">Rx power down event config</span><br/>
      <span class="ldescdet">Rx power down event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f0fc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x55555555</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q15</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q14</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q13</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q12</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q11</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q10</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q9</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q8</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q7</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q6</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q5</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q4</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q3</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q2</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q1</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s1q0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q15</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q15[31:30]</span><br/>
          <span class="ldescdet">RPU power down event S1Q15 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q14</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q14[29:28]</span><br/>
          <span class="ldescdet">RPU power down event S1Q14 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q13</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q13[27:26]</span><br/>
          <span class="ldescdet">RPU power down event S1Q13 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q12</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q12[25:24]</span><br/>
          <span class="ldescdet">RPU power down event S1Q12 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q11</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q11[23:22]</span><br/>
          <span class="ldescdet">RPU power down event S1Q11 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q10</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q10[21:20]</span><br/>
          <span class="ldescdet">RPU power down event S1Q10 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q9</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q9[19:18]</span><br/>
          <span class="ldescdet">RPU power down event S1Q9 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q8</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q8[17:16]</span><br/>
          <span class="ldescdet">RPU power down event S1Q8 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q7</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q7[15:14]</span><br/>
          <span class="ldescdet">RPU power down event S1Q7 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q6</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q6[13:12]</span><br/>
          <span class="ldescdet">RPU power down event S1Q6 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q5</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q5[11:10]</span><br/>
          <span class="ldescdet">RPU power down event S1Q5 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q4</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q4[9:8]</span><br/>
          <span class="ldescdet">RPU power down event S1Q4 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q3</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q3[7:6]</span><br/>
          <span class="ldescdet">RPU power down event S1Q3 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q2</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q2[5:4]</span><br/>
          <span class="ldescdet">RPU power down event S1Q2 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q1</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q1[3:2]</span><br/>
          <span class="ldescdet">RPU power down event S1Q1 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s1q0</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s1q0[1:0]</span><br/>
          <span class="ldescdet">RPU power down event S1Q0 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_67C235E413FC8E68" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) rxrpu_evdn_delay_cfg_2</span><br/>
      <span class="sdescdet">Rx power down event config</span><br/>
      <span class="ldescdet">Rx power down event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f100</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x55555555</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q15</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q14</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q13</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q12</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q11</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q10</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q9</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q8</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q7</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q6</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q5</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q4</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q3</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q2</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q1</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s2q0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q15</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q15[31:30]</span><br/>
          <span class="ldescdet">RPU power down event S2Q15 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q14</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q14[29:28]</span><br/>
          <span class="ldescdet">RPU power down event S2Q14 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q13</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q13[27:26]</span><br/>
          <span class="ldescdet">RPU power down event S2Q13 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q12</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q12[25:24]</span><br/>
          <span class="ldescdet">RPU power down event S2Q12 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q11</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q11[23:22]</span><br/>
          <span class="ldescdet">RPU power down event S2Q11 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q10</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q10[21:20]</span><br/>
          <span class="ldescdet">RPU power down event S2Q10 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q9</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q9[19:18]</span><br/>
          <span class="ldescdet">RPU power down event S2Q9 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q8</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q8[17:16]</span><br/>
          <span class="ldescdet">RPU power down event S2Q8 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q7</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q7[15:14]</span><br/>
          <span class="ldescdet">RPU power down event S2Q7 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q6</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q6[13:12]</span><br/>
          <span class="ldescdet">RPU power down event S2Q6 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q5</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q5[11:10]</span><br/>
          <span class="ldescdet">RPU power down event S2Q5 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q4</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q4[9:8]</span><br/>
          <span class="ldescdet">RPU power down event S2Q4 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q3</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q3[7:6]</span><br/>
          <span class="ldescdet">RPU power down event S2Q3 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q2</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q2[5:4]</span><br/>
          <span class="ldescdet">RPU power down event S2Q2 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q1</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q1[3:2]</span><br/>
          <span class="ldescdet">RPU power down event S2Q1 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s2q0</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s2q0[1:0]</span><br/>
          <span class="ldescdet">RPU power down event S2Q0 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3C968CC37216CBBD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) rxrpu_evdn_delay_cfg_3</span><br/>
      <span class="sdescdet">Rx power down event config</span><br/>
      <span class="ldescdet">Rx power down event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f104</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x55555555</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q15</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q14</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q13</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q12</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q11</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q10</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q9</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q8</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q7</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q6</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q5</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q4</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q3</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q2</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q1</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s3q0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q15</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q15[31:30]</span><br/>
          <span class="ldescdet">RPU power down event S3Q15 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q14</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q14[29:28]</span><br/>
          <span class="ldescdet">RPU power down event S3Q14 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q13</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q13[27:26]</span><br/>
          <span class="ldescdet">RPU power down event S3Q13 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q12</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q12[25:24]</span><br/>
          <span class="ldescdet">RPU power down event S3Q12 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q11</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q11[23:22]</span><br/>
          <span class="ldescdet">RPU power down event S3Q11 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q10</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q10[21:20]</span><br/>
          <span class="ldescdet">RPU power down event S3Q10 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q9</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q9[19:18]</span><br/>
          <span class="ldescdet">RPU power down event S3Q9 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q8</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q8[17:16]</span><br/>
          <span class="ldescdet">RPU power down event S3Q8 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q7</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q7[15:14]</span><br/>
          <span class="ldescdet">RPU power down event S3Q7 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q6</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q6[13:12]</span><br/>
          <span class="ldescdet">RPU power down event S3Q6 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q5</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q5[11:10]</span><br/>
          <span class="ldescdet">RPU power down event S3Q5 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q4</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q4[9:8]</span><br/>
          <span class="ldescdet">RPU power down event S3Q4 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q3</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q3[7:6]</span><br/>
          <span class="ldescdet">RPU power down event S3Q3 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q2</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q2[5:4]</span><br/>
          <span class="ldescdet">RPU power down event S3Q2 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q1</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q1[3:2]</span><br/>
          <span class="ldescdet">RPU power down event S3Q1 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s3q0</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s3q0[1:0]</span><br/>
          <span class="ldescdet">RPU power down event S3Q0 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_538ED19411B547AD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) rxrpu_evdn_delay_cfg_4</span><br/>
      <span class="sdescdet">Rx power down event config</span><br/>
      <span class="ldescdet">Rx power down event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f108</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000015</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s5q0</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s4q1</td>
        <td class="fldnorm" colspan="2">rxrpu_evdn_delay_lut_sel_s4q0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s5q0</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s5q0[5:4]</span><br/>
          <span class="ldescdet">RPU power down event S5Q0 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s4q1</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s4q1[3:2]</span><br/>
          <span class="ldescdet">RPU power down event S4q1 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpu_evdn_delay_lut_sel_s4q0</span><br/>
          <span class="sdescdet">rxrpu_evdn_delay_lut_sel_s4q0[1:0]</span><br/>
          <span class="ldescdet">RPU power down event S4q0 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F435D997E4F74141" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) rx_rpu_event_cfg_0</span><br/>
      <span class="sdescdet">Rx  event config</span><br/>
      <span class="ldescdet">Rx  event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f10c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0003ffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpubrkpt_event0_up_ptr_s</td>
        <td class="fldnorm" colspan="4">rxrpubrkpt_event0_up_ptr_q</td>
        <td class="fldnorm" colspan="2">rxrpubrkpt_event0_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpubrkpt_event0_dn_ptr_s</td>
        <td class="fldnorm" colspan="4">rxrpubrkpt_event0_dn_ptr_q</td>
        <td class="fldnorm" colspan="2">rxrpubrkpt_event0_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event0_up_ptr_s</span><br/>
          <span class="sdescdet">rxrpubrkpt_event0_up_ptr_s[17:15]</span><br/>
          <span class="ldescdet">RPU break point 0 in power up pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event0_up_ptr_q</span><br/>
          <span class="sdescdet">rxrpubrkpt_event0_up_ptr_q[14:11]</span><br/>
          <span class="ldescdet">RPU break point 0 in power up pointer q state</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event0_up_cfg</span><br/>
          <span class="sdescdet">rxrpubrkpt_event0_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU break point 0 in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event0_dn_ptr_s</span><br/>
          <span class="sdescdet">rxrpubrkpt_event0_dn_ptr_s[8:6]</span><br/>
          <span class="ldescdet">RPU break point 0 in power down pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event0_dn_ptr_q</span><br/>
          <span class="sdescdet">rxrpubrkpt_event0_dn_ptr_q[5:2]</span><br/>
          <span class="ldescdet">RPU break point 0 in power down pointer q state</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event0_dn_cfg</span><br/>
          <span class="sdescdet">rxrpubrkpt_event0_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU break point 0 in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0E28312B1770B235" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) rx_rpu_event_cfg_1</span><br/>
      <span class="sdescdet">Rx  event config</span><br/>
      <span class="ldescdet">Rx  event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f110</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0003ffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpubrkpt_event1_up_ptr_s</td>
        <td class="fldnorm" colspan="4">rxrpubrkpt_event1_up_ptr_q</td>
        <td class="fldnorm" colspan="2">rxrpubrkpt_event1_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpubrkpt_event1_dn_ptr_s</td>
        <td class="fldnorm" colspan="4">rxrpubrkpt_event1_dn_ptr_q</td>
        <td class="fldnorm" colspan="2">rxrpubrkpt_event1_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event1_up_ptr_s</span><br/>
          <span class="sdescdet">rxrpubrkpt_event1_up_ptr_s[17:15]</span><br/>
          <span class="ldescdet">RPU break point 1 in power up pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event1_up_ptr_q</span><br/>
          <span class="sdescdet">rxrpubrkpt_event1_up_ptr_q[14:11]</span><br/>
          <span class="ldescdet">RPU break point 1 in power up pointer q state</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event1_up_cfg</span><br/>
          <span class="sdescdet">rxrpubrkpt_event1_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU break point 1 in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event1_dn_ptr_s</span><br/>
          <span class="sdescdet">rxrpubrkpt_event1_dn_ptr_s[8:6]</span><br/>
          <span class="ldescdet">RPU break point 1 in power down pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event1_dn_ptr_q</span><br/>
          <span class="sdescdet">rxrpubrkpt_event1_dn_ptr_q[5:2]</span><br/>
          <span class="ldescdet">RPU break point 1 in power down pointer q state</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event1_dn_cfg</span><br/>
          <span class="sdescdet">rxrpubrkpt_event1_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU break point 1 in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_354646B9242DF38E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000114</span> Register(32 bit) rx_rpu_event_cfg_2</span><br/>
      <span class="sdescdet">Rx  event config</span><br/>
      <span class="ldescdet">Rx  event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f114</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0003ffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpubrkpt_event2_up_ptr_s</td>
        <td class="fldnorm" colspan="4">rxrpubrkpt_event2_up_ptr_q</td>
        <td class="fldnorm" colspan="2">rxrpubrkpt_event2_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpubrkpt_event2_dn_ptr_s</td>
        <td class="fldnorm" colspan="4">rxrpubrkpt_event2_dn_ptr_q</td>
        <td class="fldnorm" colspan="2">rxrpubrkpt_event2_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event2_up_ptr_s</span><br/>
          <span class="sdescdet">rxrpubrkpt_event2_up_ptr_s[17:15]</span><br/>
          <span class="ldescdet">RPU break point 2 in power up pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event2_up_ptr_q</span><br/>
          <span class="sdescdet">rxrpubrkpt_event2_up_ptr_q[14:11]</span><br/>
          <span class="ldescdet">RPU break point 2 in power up pointer q state</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event2_up_cfg</span><br/>
          <span class="sdescdet">rxrpubrkpt_event2_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU break point 2 in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event2_dn_ptr_s</span><br/>
          <span class="sdescdet">rxrpubrkpt_event2_dn_ptr_s[8:6]</span><br/>
          <span class="ldescdet">RPU break point 2 in power down pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event2_dn_ptr_q</span><br/>
          <span class="sdescdet">rxrpubrkpt_event2_dn_ptr_q[5:2]</span><br/>
          <span class="ldescdet">RPU break point 2 in power down pointer q state</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event2_dn_cfg</span><br/>
          <span class="sdescdet">rxrpubrkpt_event2_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU break point 2 in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_92170ECC306A20CF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000118</span> Register(32 bit) rx_rpu_event_cfg_3</span><br/>
      <span class="sdescdet">Rx  event config</span><br/>
      <span class="ldescdet">Rx  event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f118</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0003ffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpubrkpt_event3_up_ptr_s</td>
        <td class="fldnorm" colspan="4">rxrpubrkpt_event3_up_ptr_q</td>
        <td class="fldnorm" colspan="2">rxrpubrkpt_event3_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpubrkpt_event3_dn_ptr_s</td>
        <td class="fldnorm" colspan="4">rxrpubrkpt_event3_dn_ptr_q</td>
        <td class="fldnorm" colspan="2">rxrpubrkpt_event3_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event3_up_ptr_s</span><br/>
          <span class="sdescdet">rxrpubrkpt_event3_up_ptr_s[17:15]</span><br/>
          <span class="ldescdet">RPU break point 3 in power up pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event3_up_ptr_q</span><br/>
          <span class="sdescdet">rxrpubrkpt_event3_up_ptr_q[14:11]</span><br/>
          <span class="ldescdet">RPU break point 3 in power up pointer q state</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event3_up_cfg</span><br/>
          <span class="sdescdet">rxrpubrkpt_event3_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU break point 3 in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event3_dn_ptr_s</span><br/>
          <span class="sdescdet">rxrpubrkpt_event3_dn_ptr_s[8:6]</span><br/>
          <span class="ldescdet">RPU break point 3 in power down pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event3_dn_ptr_q</span><br/>
          <span class="sdescdet">rxrpubrkpt_event3_dn_ptr_q[5:2]</span><br/>
          <span class="ldescdet">RPU break point 3 in power down pointer q state</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event3_dn_cfg</span><br/>
          <span class="sdescdet">rxrpubrkpt_event3_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU break point 3 in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_235647437FE7A3D5" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000011c</span> Register(32 bit) rx_rpu_event_cfg_4</span><br/>
      <span class="sdescdet">Rx  event config</span><br/>
      <span class="ldescdet">Rx  event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f11c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0003ffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpubrkpt_event4_up_ptr_s</td>
        <td class="fldnorm" colspan="4">rxrpubrkpt_event4_up_ptr_q</td>
        <td class="fldnorm" colspan="2">rxrpubrkpt_event4_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpubrkpt_event4_dn_ptr_s</td>
        <td class="fldnorm" colspan="4">rxrpubrkpt_event4_dn_ptr_q</td>
        <td class="fldnorm" colspan="2">rxrpubrkpt_event4_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event4_up_ptr_s</span><br/>
          <span class="sdescdet">rxrpubrkpt_event4_up_ptr_s[17:15]</span><br/>
          <span class="ldescdet">RPU break point 4 in power up pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event4_up_ptr_q</span><br/>
          <span class="sdescdet">rxrpubrkpt_event4_up_ptr_q[14:11]</span><br/>
          <span class="ldescdet">RPU break point 4 in power up pointer q state</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event4_up_cfg</span><br/>
          <span class="sdescdet">rxrpubrkpt_event4_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU break point 4 in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event4_dn_ptr_s</span><br/>
          <span class="sdescdet">rxrpubrkpt_event4_dn_ptr_s[8:6]</span><br/>
          <span class="ldescdet">RPU break point 4 in power down pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event4_dn_ptr_q</span><br/>
          <span class="sdescdet">rxrpubrkpt_event4_dn_ptr_q[5:2]</span><br/>
          <span class="ldescdet">RPU break point 4 in power down pointer q state</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_event4_dn_cfg</span><br/>
          <span class="sdescdet">rxrpubrkpt_event4_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU break point 4 in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A2230A24D4F4BD52" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000120</span> Register(32 bit) rx_rpu_event_cfg_5</span><br/>
      <span class="sdescdet">Rx RPU event config</span><br/>
      <span class="ldescdet">Rx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f120</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001bee3</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpuctl_clkgater_keepalive_up_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_clkgater_keepalive_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_clkgater_keepalive_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpuctl_clkgater_keepalive_dn_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_clkgater_keepalive_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_clkgater_keepalive_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_clkgater_keepalive_up_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_clkgater_keepalive_up_ptr0_s[17:15]</span><br/>
          <span class="ldescdet">RPU timer for clkgater keepalive clock select in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_clkgater_keepalive_up_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_clkgater_keepalive_up_ptr0_q[14:11]</span><br/>
          <span class="ldescdet">RPU timer for clkgater keepalive clock select in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_clkgater_keepalive_up_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_clkgater_keepalive_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU timer for clkgater keepalive clock select in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_clkgater_keepalive_dn_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_clkgater_keepalive_dn_ptr0_s[8:6]</span><br/>
          <span class="ldescdet">RPU timer for clkgater keepalive clock select in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_clkgater_keepalive_dn_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_clkgater_keepalive_dn_ptr0_q[5:2]</span><br/>
          <span class="ldescdet">RPU timer for clkgater keepalive clock select in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_clkgater_keepalive_dn_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_clkgater_keepalive_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for clkgater keepalive clock select in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5BE15D4F934A0A5E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000124</span> Register(32 bit) rx_rpu_event_cfg_6</span><br/>
      <span class="sdescdet">Rx RPU event config</span><br/>
      <span class="ldescdet">Rx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f124</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001bee3</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpuctl_s2p_keepalive_up_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_s2p_keepalive_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_s2p_keepalive_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpuctl_s2p_keepalive_dn_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_s2p_keepalive_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_s2p_keepalive_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_s2p_keepalive_up_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_s2p_keepalive_up_ptr0_s[17:15]</span><br/>
          <span class="ldescdet">RPU timer for s2p keepalive clock select in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_s2p_keepalive_up_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_s2p_keepalive_up_ptr0_q[14:11]</span><br/>
          <span class="ldescdet">RPU timer for s2p keepalive clock select in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_s2p_keepalive_up_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_s2p_keepalive_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU timer for s2p keepalive clock select in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_s2p_keepalive_dn_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_s2p_keepalive_dn_ptr0_s[8:6]</span><br/>
          <span class="ldescdet">RPU timer for s2p keepalive clock select in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_s2p_keepalive_dn_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_s2p_keepalive_dn_ptr0_q[5:2]</span><br/>
          <span class="ldescdet">RPU timer for s2p keepalive clock select in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_s2p_keepalive_dn_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_s2p_keepalive_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for s2p keepalive clock select in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EF9E4BAFB55DE908" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000128</span> Register(32 bit) rx_rpu_event_cfg_7</span><br/>
      <span class="sdescdet">Rx RPU event config</span><br/>
      <span class="ldescdet">Rx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f128</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001bee3</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpuctl_word_keepalive_up_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_word_keepalive_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_word_keepalive_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpuctl_word_keepalive_dn_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_word_keepalive_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_word_keepalive_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_word_keepalive_up_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_word_keepalive_up_ptr0_s[17:15]</span><br/>
          <span class="ldescdet">RPU timer for word keepalive clock select in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_word_keepalive_up_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_word_keepalive_up_ptr0_q[14:11]</span><br/>
          <span class="ldescdet">RPU timer for word keepalive clock select in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_word_keepalive_up_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_word_keepalive_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU timer for word keepalive clock select in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_word_keepalive_dn_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_word_keepalive_dn_ptr0_s[8:6]</span><br/>
          <span class="ldescdet">RPU timer for word keepalive clock select in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_word_keepalive_dn_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_word_keepalive_dn_ptr0_q[5:2]</span><br/>
          <span class="ldescdet">RPU timer for word keepalive clock select in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_word_keepalive_dn_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_word_keepalive_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for word keepalive clock select in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AAC2ADCA1330C746" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000012c</span> Register(32 bit) rx_rpu_event_cfg_8</span><br/>
      <span class="sdescdet">Rx RPU event config</span><br/>
      <span class="ldescdet">Rx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f12c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001bee3</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpuctl_xing_s2p_to_word_en_up_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_xing_s2p_to_word_en_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_xing_s2p_to_word_en_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpuctl_xing_s2p_to_word_en_dn_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_xing_s2p_to_word_en_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_xing_s2p_to_word_en_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_xing_s2p_to_word_en_up_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_xing_s2p_to_word_en_up_ptr0_s[17:15]</span><br/>
          <span class="ldescdet">RPU timer for Xing between s2p to word enable clock select in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_xing_s2p_to_word_en_up_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_xing_s2p_to_word_en_up_ptr0_q[14:11]</span><br/>
          <span class="ldescdet">RPU timer for Xing between s2p to word enable clock select in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_xing_s2p_to_word_en_up_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_xing_s2p_to_word_en_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU timer for Xing between s2p to word enable clock select in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_xing_s2p_to_word_en_dn_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_xing_s2p_to_word_en_dn_ptr0_s[8:6]</span><br/>
          <span class="ldescdet">RPU timer for Xing between s2p to word enable clock select in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_xing_s2p_to_word_en_dn_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_xing_s2p_to_word_en_dn_ptr0_q[5:2]</span><br/>
          <span class="ldescdet">RPU timer for Xing between s2p to word enable clock select in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_xing_s2p_to_word_en_dn_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_xing_s2p_to_word_en_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for Xing between s2p to word enable clock select in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DD6165A968BB506B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000130</span> Register(32 bit) rx_rpu_event_cfg_9</span><br/>
      <span class="sdescdet">Rx RPU event config</span><br/>
      <span class="ldescdet">Rx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f130</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001c6e3</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpuctl_postdiv_keepalive_up_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_postdiv_keepalive_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_postdiv_keepalive_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpuctl_postdiv_keepalive_dn_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_postdiv_keepalive_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_postdiv_keepalive_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_postdiv_keepalive_up_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_postdiv_keepalive_up_ptr0_s[17:15]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_postdiv_keepalive_up_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_postdiv_keepalive_up_ptr0_q[14:11]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_postdiv_keepalive_up_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_postdiv_keepalive_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_postdiv_keepalive_dn_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_postdiv_keepalive_dn_ptr0_s[8:6]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_postdiv_keepalive_dn_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_postdiv_keepalive_dn_ptr0_q[5:2]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_postdiv_keepalive_dn_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_postdiv_keepalive_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F334A026DD6770A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000134</span> Register(32 bit) rx_rpu_event_cfg_10</span><br/>
      <span class="sdescdet">Rx RPU event config</span><br/>
      <span class="ldescdet">Rx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f134</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001c6e3</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpuctl_autoneg_keepalive_up_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_autoneg_keepalive_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_autoneg_keepalive_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpuctl_autoneg_keepalive_dn_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_autoneg_keepalive_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_autoneg_keepalive_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_autoneg_keepalive_up_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_autoneg_keepalive_up_ptr0_s[17:15]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_autoneg_keepalive_up_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_autoneg_keepalive_up_ptr0_q[14:11]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_autoneg_keepalive_up_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_autoneg_keepalive_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_autoneg_keepalive_dn_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_autoneg_keepalive_dn_ptr0_s[8:6]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_autoneg_keepalive_dn_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_autoneg_keepalive_dn_ptr0_q[5:2]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_autoneg_keepalive_dn_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_autoneg_keepalive_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_27956DF580CA3BD5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000138</span> Register(32 bit) rx_rpu_event_cfg_11</span><br/>
      <span class="sdescdet">Rx RPU event config</span><br/>
      <span class="ldescdet">Rx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f138</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001bee3</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpuctl_rx_termhiz_en_up_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_rx_termhiz_en_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_rx_termhiz_en_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpuctl_rx_termhiz_en_dn_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_rx_termhiz_en_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_rx_termhiz_en_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rx_termhiz_en_up_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_rx_termhiz_en_up_ptr0_s[17:15]</span><br/>
          <span class="ldescdet">RPU timer for rx termination enable in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rx_termhiz_en_up_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_rx_termhiz_en_up_ptr0_q[14:11]</span><br/>
          <span class="ldescdet">RPU timer for rx termination enable in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rx_termhiz_en_up_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_rx_termhiz_en_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU timer for rx termination enable in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rx_termhiz_en_dn_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_rx_termhiz_en_dn_ptr0_s[8:6]</span><br/>
          <span class="ldescdet">RPU timer for rx termination enable in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rx_termhiz_en_dn_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_rx_termhiz_en_dn_ptr0_q[5:2]</span><br/>
          <span class="ldescdet">RPU timer for rx termination enable in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rx_termhiz_en_dn_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_rx_termhiz_en_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for rx termination enable in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4A2F561C5E4122F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000013c</span> Register(32 bit) rx_rpu_event_cfg_12</span><br/>
      <span class="sdescdet">Rx RPU event config</span><br/>
      <span class="ldescdet">Rx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f13c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001bee3</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpuctl_cal_clear_up_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_cal_clear_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_cal_clear_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpuctl_cal_clear_dn_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_cal_clear_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_cal_clear_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_clear_up_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_cal_clear_up_ptr0_s[17:15]</span><br/>
          <span class="ldescdet">RPU timer for calibration clear in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_clear_up_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_cal_clear_up_ptr0_q[14:11]</span><br/>
          <span class="ldescdet">RPU timer for calibration clear in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_clear_up_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_cal_clear_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU timer for calibration clear in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_clear_dn_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_cal_clear_dn_ptr0_s[8:6]</span><br/>
          <span class="ldescdet">RPU timer for calibration clear in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_clear_dn_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_cal_clear_dn_ptr0_q[5:2]</span><br/>
          <span class="ldescdet">RPU timer for calibration clear in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_clear_dn_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_cal_clear_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for calibration clear in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F93DA5AE9BB0C49E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000140</span> Register(32 bit) rx_rpu_event_cfg_13</span><br/>
      <span class="sdescdet">Rx RPU event config</span><br/>
      <span class="ldescdet">Rx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f140</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x6edf70e3</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="3">rxrpuctl_cal_sqlch_init_up_ptr1_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_cal_sqlch_init_up_ptr1_q</td>
        <td class="fldnorm" colspan="3">rxrpuctl_cal_sqlch_init_up_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_cal_sqlch_init_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_cal_sqlch_init_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpuctl_cal_sqlch_init_dn_ptr1_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_cal_sqlch_init_dn_ptr1_q</td>
        <td class="fldnorm" colspan="3">rxrpuctl_cal_sqlch_init_dn_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_cal_sqlch_init_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_cal_sqlch_init_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_sqlch_init_up_ptr1_s</span><br/>
          <span class="sdescdet">rxrpuctl_cal_sqlch_init_up_ptr1_s[31:29]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration initiation in power up pointer 1 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_sqlch_init_up_ptr1_q</span><br/>
          <span class="sdescdet">rxrpuctl_cal_sqlch_init_up_ptr1_q[28:25]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration initiation in power up pointer 1 q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_sqlch_init_up_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_cal_sqlch_init_up_ptr0_s[24:22]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration initiation in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_sqlch_init_up_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_cal_sqlch_init_up_ptr0_q[21:18]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration initiation in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_sqlch_init_up_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_cal_sqlch_init_up_cfg[17:16]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration initiation in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_sqlch_init_dn_ptr1_s</span><br/>
          <span class="sdescdet">rxrpuctl_cal_sqlch_init_dn_ptr1_s[15:13]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration initiation in power down pointer 1 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_sqlch_init_dn_ptr1_q</span><br/>
          <span class="sdescdet">rxrpuctl_cal_sqlch_init_dn_ptr1_q[12:9]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration initiation in power down pointer 1 q state</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_sqlch_init_dn_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_cal_sqlch_init_dn_ptr0_s[8:6]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration initiation in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_sqlch_init_dn_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_cal_sqlch_init_dn_ptr0_q[5:2]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration initiation in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cal_sqlch_init_dn_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_cal_sqlch_init_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration initiation in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EDF315247249D872" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000144</span> Register(32 bit) rx_rpu_event_cfg_14</span><br/>
      <span class="sdescdet">Rx RPU event config</span><br/>
      <span class="ldescdet">Rx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f144</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001bee3</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpupd_sqlch_up_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpupd_sqlch_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpupd_sqlch_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpupd_sqlch_dn_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpupd_sqlch_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpupd_sqlch_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpupd_sqlch_up_ptr0_s</span><br/>
          <span class="sdescdet">rxrpupd_sqlch_up_ptr0_s[17:15]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration start in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpupd_sqlch_up_ptr0_q</span><br/>
          <span class="sdescdet">rxrpupd_sqlch_up_ptr0_q[14:11]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration start in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpupd_sqlch_up_cfg</span><br/>
          <span class="sdescdet">rxrpupd_sqlch_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration start in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpupd_sqlch_dn_ptr0_s</span><br/>
          <span class="sdescdet">rxrpupd_sqlch_dn_ptr0_s[8:6]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration start in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpupd_sqlch_dn_ptr0_q</span><br/>
          <span class="sdescdet">rxrpupd_sqlch_dn_ptr0_q[5:2]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration start in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpupd_sqlch_dn_cfg</span><br/>
          <span class="sdescdet">rxrpupd_sqlch_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for squelch calibration start in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_669D4531121507C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000148</span> Register(32 bit) rx_rpu_event_cfg_15</span><br/>
      <span class="sdescdet">Rx RPU event config</span><br/>
      <span class="ldescdet">Rx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f148</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00019ecf</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpuctl_cdr_fbdiv_to_dpma_up_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_cdr_fbdiv_to_dpma_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_cdr_fbdiv_to_dpma_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpuctl_cdr_fbdiv_to_dpma_dn_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_cdr_fbdiv_to_dpma_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_cdr_fbdiv_to_dpma_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cdr_fbdiv_to_dpma_up_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_cdr_fbdiv_to_dpma_up_ptr0_s[17:15]</span><br/>
          <span class="ldescdet">RPU timer for cdr fbdiv to dpma clock select in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cdr_fbdiv_to_dpma_up_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_cdr_fbdiv_to_dpma_up_ptr0_q[14:11]</span><br/>
          <span class="ldescdet">RPU timer for cdr fbdiv to dpma clock select in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cdr_fbdiv_to_dpma_up_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_cdr_fbdiv_to_dpma_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU timer for cdr fbdiv to dpma clock select in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cdr_fbdiv_to_dpma_dn_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_cdr_fbdiv_to_dpma_dn_ptr0_s[8:6]</span><br/>
          <span class="ldescdet">RPU timer for cdr fbdiv to dpma clock select in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cdr_fbdiv_to_dpma_dn_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_cdr_fbdiv_to_dpma_dn_ptr0_q[5:2]</span><br/>
          <span class="ldescdet">RPU timer for cdr fbdiv to dpma clock select in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cdr_fbdiv_to_dpma_dn_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_cdr_fbdiv_to_dpma_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for cdr fbdiv to dpma clock select in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_45CB8FFF0395FB62" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000014c</span> Register(32 bit) rx_rpu_event_cfg_16</span><br/>
      <span class="sdescdet">Rx RPU event config</span><br/>
      <span class="ldescdet">Rx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f14c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00019ecf</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpuctl_rxdco_dither_up_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_rxdco_dither_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_rxdco_dither_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpuctl_rxdco_dither_dn_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_rxdco_dither_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_rxdco_dither_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rxdco_dither_up_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_rxdco_dither_up_ptr0_s[17:15]</span><br/>
          <span class="ldescdet">RPU timer for rxdco dither clock select in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rxdco_dither_up_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_rxdco_dither_up_ptr0_q[14:11]</span><br/>
          <span class="ldescdet">RPU timer for rxdco dither clock select in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rxdco_dither_up_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_rxdco_dither_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU timer for rxdco dither clock select in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rxdco_dither_dn_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_rxdco_dither_dn_ptr0_s[8:6]</span><br/>
          <span class="ldescdet">RPU timer for rxdco dither clock select in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rxdco_dither_dn_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_rxdco_dither_dn_ptr0_q[5:2]</span><br/>
          <span class="ldescdet">RPU timer for rxdco dither clock select in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rxdco_dither_dn_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_rxdco_dither_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for rxdco dither clock select in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DD286367C33EF764" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000150</span> Register(32 bit) rx_rpu_event_cfg_17</span><br/>
      <span class="sdescdet">Rx RPU event config</span><br/>
      <span class="ldescdet">Rx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f150</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00019ecf</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpuctl_rxdco_pfd_updnsampl_up_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_rxdco_pfd_updnsampl_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_rxdco_pfd_updnsampl_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpuctl_rxdco_pfd_updnsampl_dn_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_rxdco_pfd_updnsampl_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_rxdco_pfd_updnsampl_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rxdco_pfd_updnsampl_up_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_rxdco_pfd_updnsampl_up_ptr0_s[17:15]</span><br/>
          <span class="ldescdet">RPU timer for rxdco pfd updnsampl clock select in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rxdco_pfd_updnsampl_up_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_rxdco_pfd_updnsampl_up_ptr0_q[14:11]</span><br/>
          <span class="ldescdet">RPU timer for rxdco pfd updnsampl clock select in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rxdco_pfd_updnsampl_up_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_rxdco_pfd_updnsampl_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU timer for rxdco pfd updnsampl clock select in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rxdco_pfd_updnsampl_dn_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_rxdco_pfd_updnsampl_dn_ptr0_s[8:6]</span><br/>
          <span class="ldescdet">RPU timer for rxdco pfd updnsampl clock select in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rxdco_pfd_updnsampl_dn_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_rxdco_pfd_updnsampl_dn_ptr0_q[5:2]</span><br/>
          <span class="ldescdet">RPU timer for rxdco pfd updnsampl clock select in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_rxdco_pfd_updnsampl_dn_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_rxdco_pfd_updnsampl_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for rxdco pfd updnsampl clock select in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6DF72A8AA94D19AD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000154</span> Register(32 bit) rx_rpu_event_cfg_18</span><br/>
      <span class="sdescdet">Rx RPU event config</span><br/>
      <span class="ldescdet">Rx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f154</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00019ecf</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpuctl_refckmux_rx_to_dpma_up_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_refckmux_rx_to_dpma_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_refckmux_rx_to_dpma_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpuctl_refckmux_rx_to_dpma_dn_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_refckmux_rx_to_dpma_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_refckmux_rx_to_dpma_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_refckmux_rx_to_dpma_up_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_refckmux_rx_to_dpma_up_ptr0_s[17:15]</span><br/>
          <span class="ldescdet">RPU timer for refckmux rx to dpma clock select in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_refckmux_rx_to_dpma_up_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_refckmux_rx_to_dpma_up_ptr0_q[14:11]</span><br/>
          <span class="ldescdet">RPU timer for refckmux rx to dpma clock select in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_refckmux_rx_to_dpma_up_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_refckmux_rx_to_dpma_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU timer for refckmux rx to dpma clock select in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_refckmux_rx_to_dpma_dn_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_refckmux_rx_to_dpma_dn_ptr0_s[8:6]</span><br/>
          <span class="ldescdet">RPU timer for refckmux rx to dpma clock select in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_refckmux_rx_to_dpma_dn_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_refckmux_rx_to_dpma_dn_ptr0_q[5:2]</span><br/>
          <span class="ldescdet">RPU timer for refckmux rx to dpma clock select in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_refckmux_rx_to_dpma_dn_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_refckmux_rx_to_dpma_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for refckmux rx to dpma clock select in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4C7B47E2A59F589B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000158</span> Register(32 bit) rx_rpu_event_cfg_19</span><br/>
      <span class="sdescdet">Rx RPU event config</span><br/>
      <span class="ldescdet">Rx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f158</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00019ecf</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="3">rxrpuctl_cdr_en_up_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_cdr_en_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_cdr_en_up_cfg</td>
        <td class="fldnorm" colspan="3">rxrpuctl_cdr_en_dn_ptr0_s</td>
        <td class="fldnorm" colspan="4">rxrpuctl_cdr_en_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">rxrpuctl_cdr_en_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cdr_en_up_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_cdr_en_up_ptr0_s[17:15]</span><br/>
          <span class="ldescdet">RPU timer for cdr en clock select in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cdr_en_up_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_cdr_en_up_ptr0_q[14:11]</span><br/>
          <span class="ldescdet">RPU timer for cdr en clock select in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cdr_en_up_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_cdr_en_up_cfg[10:9]</span><br/>
          <span class="ldescdet">RPU timer for cdr en clock select in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cdr_en_dn_ptr0_s</span><br/>
          <span class="sdescdet">rxrpuctl_cdr_en_dn_ptr0_s[8:6]</span><br/>
          <span class="ldescdet">RPU timer for cdr en clock select in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cdr_en_dn_ptr0_q</span><br/>
          <span class="sdescdet">rxrpuctl_cdr_en_dn_ptr0_q[5:2]</span><br/>
          <span class="ldescdet">RPU timer for cdr en clock select in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpuctl_cdr_en_dn_cfg</span><br/>
          <span class="sdescdet">rxrpuctl_cdr_en_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for cdr en clock select in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7057B2B48F20F449" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000015c</span> Register(32 bit) rxsigdet_ctrl_0</span><br/>
      <span class="sdescdet">Rx Signal Detect Control</span><br/>
      <span class="ldescdet">Rx Signal Detect Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f15c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rxsigdet_sigdet_debounce</td>
        <td class="fldnorm" colspan="1">rxeqsigdet_pause</td>
        <td class="fldnorm" colspan="2">rxsigdet_eiosdeten_type</td>
        <td class="fldnorm" colspan="2">rxsigdet_digtrancnten_type</td>
        <td class="fldnorm" colspan="2">rxsigdet_rxeqen_type</td>
        <td class="fldnorm" colspan="2">rxsigdet_rxeqen</td>
        <td class="fldnorm" colspan="3">rxsigdet_toggle_monitor_sel</td>
        <td class="fldnorm" colspan="1">rxsigdet_toggle_count_pause</td>
        <td class="fldnorm" colspan="1">rxsigdet_toggle_count_en</td>
        <td class="fldnorm" colspan="1">rxsigdet_rxleveldet_debounce_flush_en</td>
        <td class="fldnorm" colspan="3">rxsigdet_rxleveldet_debounce_upcount</td>
        <td class="fldnorm" colspan="3">rxsigdet_rxleveldet_debounce_dncount</td>
        <td class="fldnorm" colspan="5">rxsigdet_lfpsexit_delay</td>
        <td class="fldnorm" colspan="4">rxsigdet_fastlock_winsize</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_sigdet_debounce</span><br/>
          <span class="sdescdet">rxsigdet_sigdet_debounce[30:30]</span><br/>
          <span class="ldescdet">Rx signal detect debounce ctrl. 0 - Not deboucded (use raw signal); 1 - Debounced versions of leveldet and trandet is used </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqsigdet_pause</span><br/>
          <span class="sdescdet">rxeqsigdet_pause[29:29]</span><br/>
          <span class="ldescdet">Rx signal detection pause</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_eiosdeten_type</span><br/>
          <span class="sdescdet">rxsigdet_eiosdeten_type[28:27]</span><br/>
          <span class="ldescdet">EIOS detect type. Bit 0: 0 - NOT eiosdetsate; 1 - eiosdet_negedge.  Bit 1: 0 - eiosdetsate; 1 - eiosdet_posedge</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_digtrancnten_type</span><br/>
          <span class="sdescdet">rxsigdet_digtrancnten_type[26:25]</span><br/>
          <span class="ldescdet">Transition counter (digital) enable for entry.  bit 0: Enable Mode when cdr NOT locked to data. Bit 1: Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_rxeqen_type</span><br/>
          <span class="sdescdet">rxsigdet_rxeqen_type[24:23]</span><br/>
          <span class="ldescdet">RxEQ detect type: bit 0: 0: rxeq_sqlch; 1: rxeq_pedge. Bit 1: 0: NOT rxeq_sqlch; 1: rxeq_nedge</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_rxeqen</span><br/>
          <span class="sdescdet">rxsigdet_rxeqen[22:21]</span><br/>
          <span class="ldescdet">RxEq enable </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_toggle_monitor_sel</span><br/>
          <span class="sdescdet">rxsigdet_toggle_monitor_sel[20:18]</span><br/>
          <span class="ldescdet">Signal detect source.  0: rxeq_sqlch; 1: cdrlock2data; 2:leveldet; 3: ppmlockstat; 4: eiosdetstat; 5: trasncntout; 6: lfpsddet; 7: leveldet_stat</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_toggle_count_pause</span><br/>
          <span class="sdescdet">rxsigdet_toggle_count_pause[17:17]</span><br/>
          <span class="ldescdet">Pause the toggle counter</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_toggle_count_en</span><br/>
          <span class="sdescdet">rxsigdet_toggle_count_en[16:16]</span><br/>
          <span class="ldescdet">Initialize the toggle counter</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_rxleveldet_debounce_flush_en</span><br/>
          <span class="sdescdet">rxsigdet_rxleveldet_debounce_flush_en[15:15]</span><br/>
          <span class="ldescdet">Clears out the debouncer on lock2data to lock2ref transition when enabled </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_rxleveldet_debounce_upcount</span><br/>
          <span class="sdescdet">rxsigdet_rxleveldet_debounce_upcount[14:12]</span><br/>
          <span class="ldescdet">Rx Transition deglitch cycle up count</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_rxleveldet_debounce_dncount</span><br/>
          <span class="sdescdet">rxsigdet_rxleveldet_debounce_dncount[11:9]</span><br/>
          <span class="ldescdet">Rx Transition deglitch cycle down count</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_lfpsexit_delay</span><br/>
          <span class="sdescdet">rxsigdet_lfpsexit_delay[8:4]</span><br/>
          <span class="ldescdet">LFPS exti delay</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_fastlock_winsize</span><br/>
          <span class="sdescdet">rxsigdet_fastlock_winsize[3:0]</span><br/>
          <span class="ldescdet">CDR VCO initial gain window enable size.  Once data locked, a window is generated to tell the Vco to use a higher gain for a fixed programmable(4 bits) window size.  This would allow for faster convergence.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F603BE4B0089DFEF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000160</span> Register(32 bit) rxsigdet_ctrl_1</span><br/>
      <span class="sdescdet">Rx Signal Detect Control</span><br/>
      <span class="ldescdet">Rx Signal Detect Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f160</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x24110000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">sqlchdeb_thresh_cnt</td>
        <td class="fldnorm" colspan="4">sqlchdeb_ign_cnt</td>
        <td class="fldnorm" colspan="4">sqlchdeb_deb_status_cnt</td>
        <td class="fldnorm" colspan="4">sqlchdeb_deb_cnt</td>
        <td class="fldnorm" colspan="1">rxsigdet_l2d_tfer_done_mask</td>
        <td class="fldnorm" colspan="1">lfps_out_en</td>
        <td class="fldnorm" colspan="1">rxoptclfastlock_pin_sel</td>
        <td class="fldnorm" colspan="4">rxcdrvco_refpropgain_nom</td>
        <td class="fldnorm" colspan="1">rxoptclfastlock_rxdata_en</td>
        <td class="fldnorm" colspan="1">rxsigdet_tx2rxlb_eiosdetect_gater_en</td>
        <td class="fldnorm" colspan="1">rxsigdet_tmr_clksel</td>
        <td class="fldnorm" colspan="2">rxsigdet_rxeq_ctrl</td>
        <td class="fldnorm" colspan="2">rxsigdet_ppmdeten_type</td>
        <td class="fldnorm" colspan="2">rxsigdet_leveldeten_type</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sqlchdeb_thresh_cnt</span><br/>
          <span class="sdescdet">sqlchdeb_thresh_cnt[31:28]</span><br/>
          <span class="ldescdet">Sqlch debouncer - Number of consecutive times squelch is sampled to be de-asserted before pulsing octl_sqlch_exit_good</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sqlchdeb_ign_cnt</span><br/>
          <span class="sdescdet">sqlchdeb_ign_cnt[27:24]</span><br/>
          <span class="ldescdet">Sqlch debouncer - Number of cycles to wait between sampling the squelch signal</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sqlchdeb_deb_status_cnt</span><br/>
          <span class="sdescdet">sqlchdeb_deb_status_cnt[23:20]</span><br/>
          <span class="ldescdet">Sqlch debouncer - Number of positive edge of octl_sqlch_exit_good_debounced is sampled before asserting octl_sqlch_exit_good_debounced_status</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sqlchdeb_deb_cnt</span><br/>
          <span class="sdescdet">sqlchdeb_deb_cnt[19:16]</span><br/>
          <span class="ldescdet">Sqlch debouncer - Number of positive edge of octl_sqlch_exit_good is sampled within a 4k UI window before asserting octl_sqlch_exit_good_debounced</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_l2d_tfer_done_mask</span><br/>
          <span class="sdescdet">rxsigdet_l2d_tfer_done_mask[15:15]</span><br/>
          <span class="ldescdet">0 will mask off the l2d_tfer_done (L2D_LO state) into Rx Signal Detect Out. 1 will enable l2d_tfer_done into Rx Signal Detect Out.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lfps_out_en</span><br/>
          <span class="sdescdet">lfps_out_en[14:14]</span><br/>
          <span class="ldescdet">Enable LFPS detect flag to o_pipepcs_signaldetect_lfps_l[x]_a</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxoptclfastlock_pin_sel</span><br/>
          <span class="sdescdet">rxoptclfastlock_pin_sel[13:13]</span><br/>
          <span class="ldescdet">Rx Signal Detect Pin select. 0 - ictl_oversample; 1 - ictl_ovrencdrlock2data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcdrvco_refpropgain_nom</span><br/>
          <span class="sdescdet">rxcdrvco_refpropgain_nom[12:9]</span><br/>
          <span class="ldescdet">Rx Signal Detect - ref prop gain nomial</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxoptclfastlock_rxdata_en</span><br/>
          <span class="sdescdet">rxoptclfastlock_rxdata_en[8:8]</span><br/>
          <span class="ldescdet">Rx Signal Detect - fast lock data enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_tx2rxlb_eiosdetect_gater_en</span><br/>
          <span class="sdescdet">rxsigdet_tx2rxlb_eiosdetect_gater_en[7:7]</span><br/>
          <span class="ldescdet">Enabble this bit in Tx-to-Rx loopback to prevent  de-assert rxstandby on the PCS side</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_tmr_clksel</span><br/>
          <span class="sdescdet">rxsigdet_tmr_clksel[6:6]</span><br/>
          <span class="ldescdet">Number of cycles ictl_oregrxsigdet_cdrlock2data_a must be high before rxsigdet_cdrlock2data is asserted</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_rxeq_ctrl</span><br/>
          <span class="sdescdet">rxsigdet_rxeq_ctrl[5:4]</span><br/>
          <span class="ldescdet">RxEQ signal detect cotnrol.  0 - Raw signal data, 1 - Debounced signal, 2 - RxSigDet_CDRlock2data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_ppmdeten_type</span><br/>
          <span class="sdescdet">rxsigdet_ppmdeten_type[3:2]</span><br/>
          <span class="ldescdet">PPM detect type.  Bit 0: 0 - ppmlockstat_stat; 1 - ppmlock_pedge.  Bit 1: NOT ppmlockstat_stat; 1 - ppmlock_nedge</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_leveldeten_type</span><br/>
          <span class="sdescdet">rxsigdet_leveldeten_type[1:0]</span><br/>
          <span class="ldescdet">Level detect type.  Bit 0: 0 - leveldet_stat; 1 - leveldet_pedge.  Bit 1: NOT  leveldet_stat; 1 - leveldet_nedge</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C1A35787F5E6CAD9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000164</span> Register(32 bit) rxsigdet_ctrl_2</span><br/>
      <span class="sdescdet">Rx Signal Detect Control</span><br/>
      <span class="ldescdet">Rx Signal Detect Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f164</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="2">rxsigdet_digtrancnten_muxd4</td>
        <td class="fldnorm" colspan="2">rxsigdet_digtrancnten_muxd3</td>
        <td class="fldnorm" colspan="2">rxsigdet_digtrancnten_muxd2</td>
        <td class="fldnorm" colspan="2">rxsigdet_digtrancnten_muxd1</td>
        <td class="fldnorm" colspan="2">rxsigdet_digtrancnten_muxd0</td>
        <td class="fldnorm" colspan="2">rxsigdet_diglfpsdeten_muxd4</td>
        <td class="fldnorm" colspan="2">rxsigdet_diglfpsdeten_muxd3</td>
        <td class="fldnorm" colspan="2">rxsigdet_diglfpsdeten_muxd2</td>
        <td class="fldnorm" colspan="2">rxsigdet_diglfpsdeten_muxd1</td>
        <td class="fldnorm" colspan="2">rxsigdet_diglfpsdeten_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_digtrancnten_muxd4</span><br/>
          <span class="sdescdet">rxsigdet_digtrancnten_muxd4[19:18]</span><br/>
          <span class="ldescdet">Transition counter (digital) enable for entry and exit of cdr lock to data for Mode E. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_digtrancnten_muxd3</span><br/>
          <span class="sdescdet">rxsigdet_digtrancnten_muxd3[17:16]</span><br/>
          <span class="ldescdet">Transition counter (digital) enable for entry and exit of cdr lock to data for Mode D. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_digtrancnten_muxd2</span><br/>
          <span class="sdescdet">rxsigdet_digtrancnten_muxd2[15:14]</span><br/>
          <span class="ldescdet">Transition counter (digital) enable for entry and exit of cdr lock to data for Mode C. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_digtrancnten_muxd1</span><br/>
          <span class="sdescdet">rxsigdet_digtrancnten_muxd1[13:12]</span><br/>
          <span class="ldescdet">Transition counter (digital) enable for entry and exit of cdr lock to data for Mode B. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_digtrancnten_muxd0</span><br/>
          <span class="sdescdet">rxsigdet_digtrancnten_muxd0[11:10]</span><br/>
          <span class="ldescdet">Transition counter (digital) enable for entry and exit of cdr lock to data for Mode A. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_diglfpsdeten_muxd4</span><br/>
          <span class="sdescdet">rxsigdet_diglfpsdeten_muxd4[9:8]</span><br/>
          <span class="ldescdet">LFPS detection (digital) enable for entry and exit of cdr clock to data for Mode E.  Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_diglfpsdeten_muxd3</span><br/>
          <span class="sdescdet">rxsigdet_diglfpsdeten_muxd3[7:6]</span><br/>
          <span class="ldescdet">LFPS detection (digital) enable for entry and exit of cdr clock to data for Mode D.  Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_diglfpsdeten_muxd2</span><br/>
          <span class="sdescdet">rxsigdet_diglfpsdeten_muxd2[5:4]</span><br/>
          <span class="ldescdet">LFPS detection (digital) enable for entry and exit of cdr clock to data for Mode C.  Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_diglfpsdeten_muxd1</span><br/>
          <span class="sdescdet">rxsigdet_diglfpsdeten_muxd1[3:2]</span><br/>
          <span class="ldescdet">LFPS detection (digital) enable for entry and exit of cdr clock to data for Mode B.  Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_diglfpsdeten_muxd0</span><br/>
          <span class="sdescdet">rxsigdet_diglfpsdeten_muxd0[1:0]</span><br/>
          <span class="ldescdet">LFPS detection (digital) enable for entry and exit of cdr clock to data for Mode A.  Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B93CC068FE51526F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000168</span> Register(32 bit) rxsigdet_ctrl_3</span><br/>
      <span class="sdescdet">Rx Signal Detect Control</span><br/>
      <span class="ldescdet">Rx Signal Detect Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f168</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">rxsigdet_ppmdeten_muxd4</td>
        <td class="fldnorm" colspan="2">rxsigdet_ppmdeten_muxd3</td>
        <td class="fldnorm" colspan="2">rxsigdet_ppmdeten_muxd2</td>
        <td class="fldnorm" colspan="2">rxsigdet_ppmdeten_muxd1</td>
        <td class="fldnorm" colspan="2">rxsigdet_ppmdeten_muxd0</td>
        <td class="fldnorm" colspan="2">rxsigdet_leveldeten_muxd4</td>
        <td class="fldnorm" colspan="2">rxsigdet_leveldeten_muxd3</td>
        <td class="fldnorm" colspan="2">rxsigdet_leveldeten_muxd2</td>
        <td class="fldnorm" colspan="2">rxsigdet_leveldeten_muxd1</td>
        <td class="fldnorm" colspan="2">rxsigdet_leveldeten_muxd0</td>
        <td class="fldnorm" colspan="2">rxsigdet_eiosdeten_muxd4</td>
        <td class="fldnorm" colspan="2">rxsigdet_eiosdeten_muxd3</td>
        <td class="fldnorm" colspan="2">rxsigdet_eiosdeten_muxd2</td>
        <td class="fldnorm" colspan="2">rxsigdet_eiosdeten_muxd1</td>
        <td class="fldnorm" colspan="2">rxsigdet_eiosdeten_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_ppmdeten_muxd4</span><br/>
          <span class="sdescdet">rxsigdet_ppmdeten_muxd4[29:28]</span><br/>
          <span class="ldescdet">PPM detection (digital) enable for entry and exit of cdr lock to data for Mode E. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_ppmdeten_muxd3</span><br/>
          <span class="sdescdet">rxsigdet_ppmdeten_muxd3[27:26]</span><br/>
          <span class="ldescdet">PPM detection (digital) enable for entry and exit of cdr lock to data for Mode D. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_ppmdeten_muxd2</span><br/>
          <span class="sdescdet">rxsigdet_ppmdeten_muxd2[25:24]</span><br/>
          <span class="ldescdet">PPM detection (digital) enable for entry and exit of cdr lock to data for Mode C. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_ppmdeten_muxd1</span><br/>
          <span class="sdescdet">rxsigdet_ppmdeten_muxd1[23:22]</span><br/>
          <span class="ldescdet">PPM detection (digital) enable for entry and exit of cdr lock to data for Mode B. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_ppmdeten_muxd0</span><br/>
          <span class="sdescdet">rxsigdet_ppmdeten_muxd0[21:20]</span><br/>
          <span class="ldescdet">PPM detection (digital) enable for entry and exit of cdr lock to data for Mode A. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_leveldeten_muxd4</span><br/>
          <span class="sdescdet">rxsigdet_leveldeten_muxd4[19:18]</span><br/>
          <span class="ldescdet">Level detection (digital) enable for entry and exit of cdr lock to data for Mode E. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_leveldeten_muxd3</span><br/>
          <span class="sdescdet">rxsigdet_leveldeten_muxd3[17:16]</span><br/>
          <span class="ldescdet">Level detection (digital) enable for entry and exit of cdr lock to data for Mode D. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_leveldeten_muxd2</span><br/>
          <span class="sdescdet">rxsigdet_leveldeten_muxd2[15:14]</span><br/>
          <span class="ldescdet">Level detection (digital) enable for entry and exit of cdr lock to data for Mode C. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_leveldeten_muxd1</span><br/>
          <span class="sdescdet">rxsigdet_leveldeten_muxd1[13:12]</span><br/>
          <span class="ldescdet">Level detection (digital) enable for entry and exit of cdr lock to data for Mode B. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_leveldeten_muxd0</span><br/>
          <span class="sdescdet">rxsigdet_leveldeten_muxd0[11:10]</span><br/>
          <span class="ldescdet">Level detection (digital) enable for entry and exit of cdr lock to data for Mode A. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_eiosdeten_muxd4</span><br/>
          <span class="sdescdet">rxsigdet_eiosdeten_muxd4[9:8]</span><br/>
          <span class="ldescdet">EIOS detection (digital) enable for entry and exit of cdr lock to data for Mode E. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_eiosdeten_muxd3</span><br/>
          <span class="sdescdet">rxsigdet_eiosdeten_muxd3[7:6]</span><br/>
          <span class="ldescdet">EIOS detection (digital) enable for entry and exit of cdr lock to data for Mode D. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_eiosdeten_muxd2</span><br/>
          <span class="sdescdet">rxsigdet_eiosdeten_muxd2[5:4]</span><br/>
          <span class="ldescdet">EIOS detection (digital) enable for entry and exit of cdr lock to data for Mode C. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_eiosdeten_muxd1</span><br/>
          <span class="sdescdet">rxsigdet_eiosdeten_muxd1[3:2]</span><br/>
          <span class="ldescdet">EIOS detection (digital) enable for entry and exit of cdr lock to data for Mode B. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_eiosdeten_muxd0</span><br/>
          <span class="sdescdet">rxsigdet_eiosdeten_muxd0[1:0]</span><br/>
          <span class="ldescdet">EIOS detection (digital) enable for entry and exit of cdr lock to data for Mode A. Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7759D9E6A42D7800" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000016c</span> Register(32 bit) rxsigdet_ctrl_4</span><br/>
      <span class="sdescdet">Rx Signal Detect Control</span><br/>
      <span class="ldescdet">Rx Signal Detect Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f16c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfe000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfe000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="5">rxcdrvco_datapropgain_high_muxd4</td>
        <td class="fldnorm" colspan="5">rxcdrvco_datapropgain_high_muxd3</td>
        <td class="fldnorm" colspan="5">rxcdrvco_datapropgain_high_muxd2</td>
        <td class="fldnorm" colspan="5">rxcdrvco_datapropgain_high_muxd1</td>
        <td class="fldnorm" colspan="5">rxcdrvco_datapropgain_high_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[24:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcdrvco_datapropgain_high_muxd4</span><br/>
          <span class="sdescdet">rxcdrvco_datapropgain_high_muxd4[24:20]</span><br/>
          <span class="ldescdet">Rx signal detection  data prop gain upper boundary in Mode E</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcdrvco_datapropgain_high_muxd3</span><br/>
          <span class="sdescdet">rxcdrvco_datapropgain_high_muxd3[19:15]</span><br/>
          <span class="ldescdet">Rx signal detection  data prop gain upper boundary in Mode D</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcdrvco_datapropgain_high_muxd2</span><br/>
          <span class="sdescdet">rxcdrvco_datapropgain_high_muxd2[14:10]</span><br/>
          <span class="ldescdet">Rx signal detection  data prop gain upper boundary in Mode C</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcdrvco_datapropgain_high_muxd1</span><br/>
          <span class="sdescdet">rxcdrvco_datapropgain_high_muxd1[9:5]</span><br/>
          <span class="ldescdet">Rx signal detection  data prop gain upper boundary in Mode B</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcdrvco_datapropgain_high_muxd0</span><br/>
          <span class="sdescdet">rxcdrvco_datapropgain_high_muxd0[4:0]</span><br/>
          <span class="ldescdet">Rx signal detection  data prop gain upper boundary in Mode A</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_053D416F33824493" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000170</span> Register(32 bit) rxsigdet_ctrl_5</span><br/>
      <span class="sdescdet">Rx Signal Detect Control</span><br/>
      <span class="ldescdet">Rx Signal Detect Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f170</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfe000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfe000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="5">rxcdrvco_datapropgain_low_muxd4</td>
        <td class="fldnorm" colspan="5">rxcdrvco_datapropgain_low_muxd3</td>
        <td class="fldnorm" colspan="5">rxcdrvco_datapropgain_low_muxd2</td>
        <td class="fldnorm" colspan="5">rxcdrvco_datapropgain_low_muxd1</td>
        <td class="fldnorm" colspan="5">rxcdrvco_datapropgain_low_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[24:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcdrvco_datapropgain_low_muxd4</span><br/>
          <span class="sdescdet">rxcdrvco_datapropgain_low_muxd4[24:20]</span><br/>
          <span class="ldescdet">Rx signal detection  data prop gain lower boundary in Mode E</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcdrvco_datapropgain_low_muxd3</span><br/>
          <span class="sdescdet">rxcdrvco_datapropgain_low_muxd3[19:15]</span><br/>
          <span class="ldescdet">Rx signal detection  data prop gain lower boundary in Mode D</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcdrvco_datapropgain_low_muxd2</span><br/>
          <span class="sdescdet">rxcdrvco_datapropgain_low_muxd2[14:10]</span><br/>
          <span class="ldescdet">Rx signal detection  data prop gain lower boundary in Mode C</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcdrvco_datapropgain_low_muxd1</span><br/>
          <span class="sdescdet">rxcdrvco_datapropgain_low_muxd1[9:5]</span><br/>
          <span class="ldescdet">Rx signal detection  data prop gain lower boundary in Mode B</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcdrvco_datapropgain_low_muxd0</span><br/>
          <span class="sdescdet">rxcdrvco_datapropgain_low_muxd0[4:0]</span><br/>
          <span class="ldescdet">Rx signal detection  data prop gain lower boundary in Mode A</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_50ADF0AB8EFD5150" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000174</span> Register(32 bit) rxsigdet_ctrl_6</span><br/>
      <span class="sdescdet">Rx Signal Detect Control</span><br/>
      <span class="ldescdet">Rx Signal Detect Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f174</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_pd_varactor_preset_b_locovr</td>
        <td class="fldnorm" colspan="1">rx_pd_varactor_preset_b_locovren</td>
        <td class="fldnorm" colspan="1">rxcdrlock2data_to_cdr_locovr</td>
        <td class="fldnorm" colspan="1">rxcdrlock2data_to_cdr_locovren</td>
        <td class="fldnorm" colspan="1">rxsigdet_dndet_clear</td>
        <td class="fldnorm" colspan="1">rxsigdet_updet_clear</td>
        <td class="fldnorm" colspan="2">rxsigdet_voltenvdeten</td>
        <td class="fldnorm" colspan="2">rxsigdet_voltenvdeten_type</td>
        <td class="fldnorm" colspan="2">rxsigdet_fwdeten</td>
        <td class="fldnorm" colspan="1">rxsigdet_fwdetectstat</td>
        <td class="fldnorm" colspan="2">rxsigdet_fwdeten_type</td>
        <td class="fldnorm" colspan="1">rxsqlchdeb_sigdet_locovr</td>
        <td class="fldnorm" colspan="1">rxsigdetout_lock2data_noforce_ltr_locovr</td>
        <td class="fldnorm" colspan="1">rxsigdet_cdrlock2data_locovr</td>
        <td class="fldnorm" colspan="1">rxsigdetin_ovrencdrlock2data_locovr</td>
        <td class="fldnorm" colspan="1">rxsigdetin_ovrcdrlock2data_locovr</td>
        <td class="fldnorm" colspan="1">rxsigdetin_eiosdetectstat_locovr</td>
        <td class="fldnorm" colspan="1">trancntout_det_locovr</td>
        <td class="fldnorm" colspan="1">sqlchdebout_exit_good_debounced_status_locovr</td>
        <td class="fldnorm" colspan="1">sqlchdebout_exit_good_debounced_locovr</td>
        <td class="fldnorm" colspan="1">sqlchdebout_exit_good_locovr</td>
        <td class="fldnorm" colspan="1">rxsqlchdeb_locovren</td>
        <td class="fldnorm" colspan="1">rxsigdetout_locovren</td>
        <td class="fldnorm" colspan="1">rxsigdet_locovren</td>
        <td class="fldnorm" colspan="1">rxsigdetin_locovren</td>
        <td class="fldnorm" colspan="1">trancntout_locovren</td>
        <td class="fldnorm" colspan="1">sqlchdebout_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pd_varactor_preset_b_locovr</span><br/>
          <span class="sdescdet">rx_pd_varactor_preset_b_locovr[30:30]</span><br/>
          <span class="ldescdet">Varactor reset Override Value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pd_varactor_preset_b_locovren</span><br/>
          <span class="sdescdet">rx_pd_varactor_preset_b_locovren[29:29]</span><br/>
          <span class="ldescdet">Varactor reset Override Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcdrlock2data_to_cdr_locovr</span><br/>
          <span class="sdescdet">rxcdrlock2data_to_cdr_locovr[28:28]</span><br/>
          <span class="ldescdet">CDR Lock 2 Data Override Value - This override is isolated to CDR only.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcdrlock2data_to_cdr_locovren</span><br/>
          <span class="sdescdet">rxcdrlock2data_to_cdr_locovren[27:27]</span><br/>
          <span class="ldescdet">CDR Lock 2 Data Override - This override is isolated to CDR only.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_dndet_clear</span><br/>
          <span class="sdescdet">rxsigdet_dndet_clear[26:26]</span><br/>
          <span class="ldescdet">Clear sigdet RO FSM dndet sticky bit </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_updet_clear</span><br/>
          <span class="sdescdet">rxsigdet_updet_clear[25:25]</span><br/>
          <span class="ldescdet">Clear sigdet RO FSM updet sticky bit </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_voltenvdeten</span><br/>
          <span class="sdescdet">rxsigdet_voltenvdeten[24:23]</span><br/>
          <span class="ldescdet">Volt Envelope detection (digital) enable for entry and exit of cdr clock to data for Mode A.  Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_voltenvdeten_type</span><br/>
          <span class="sdescdet">rxsigdet_voltenvdeten_type[22:21]</span><br/>
          <span class="ldescdet">Volt Envelope  detect type. Bit 0: 0 - fwdetsate (from reg); 1 - fwdet_negedge.  Bit 1: 0 - NOT fwdetsate from Reg; 1 - fwdet_posedge</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_fwdeten</span><br/>
          <span class="sdescdet">rxsigdet_fwdeten[20:19]</span><br/>
          <span class="ldescdet">FW detection (digital) enable for entry and exit of cdr clock to data for Mode A.  Bit [0] = Enable Mode when cdr NOT locked to data; Bit [1] = Enable Mode when cdr locked to data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_fwdetectstat</span><br/>
          <span class="sdescdet">rxsigdet_fwdetectstat[18:18]</span><br/>
          <span class="ldescdet">FW Detected rx signal (from vref/vga/hist results)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_fwdeten_type</span><br/>
          <span class="sdescdet">rxsigdet_fwdeten_type[17:16]</span><br/>
          <span class="ldescdet">FW  detect type. Bit 0: 0 - fwdetsate (from reg); 1 - fwdet_negedge.  Bit 1: 0 - NOT fwdetsate from Reg; 1 - fwdet_posedge</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlchdeb_sigdet_locovr</span><br/>
          <span class="sdescdet">rxsqlchdeb_sigdet_locovr[15:15]</span><br/>
          <span class="ldescdet">Signal detect debouce signal detect override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdetout_lock2data_noforce_ltr_locovr</span><br/>
          <span class="sdescdet">rxsigdetout_lock2data_noforce_ltr_locovr[14:14]</span><br/>
          <span class="ldescdet">Signal detect lock-to-data No force lock-to-reference override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_cdrlock2data_locovr</span><br/>
          <span class="sdescdet">rxsigdet_cdrlock2data_locovr[13:13]</span><br/>
          <span class="ldescdet">Signal detect over CDR lock-to-data override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdetin_ovrencdrlock2data_locovr</span><br/>
          <span class="sdescdet">rxsigdetin_ovrencdrlock2data_locovr[12:12]</span><br/>
          <span class="ldescdet">Signal detect over CDR lock-to-data enable override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdetin_ovrcdrlock2data_locovr</span><br/>
          <span class="sdescdet">rxsigdetin_ovrcdrlock2data_locovr[11:11]</span><br/>
          <span class="ldescdet">Signal detect over CDR lock-to-data overrice enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdetin_eiosdetectstat_locovr</span><br/>
          <span class="sdescdet">rxsigdetin_eiosdetectstat_locovr[10:10]</span><br/>
          <span class="ldescdet">Signal detect EIOS detect status override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">trancntout_det_locovr</span><br/>
          <span class="sdescdet">trancntout_det_locovr[9:9]</span><br/>
          <span class="ldescdet">Tran Count detect override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sqlchdebout_exit_good_debounced_status_locovr</span><br/>
          <span class="sdescdet">sqlchdebout_exit_good_debounced_status_locovr[8:8]</span><br/>
          <span class="ldescdet">Sqlch debounce exit good debounced status override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sqlchdebout_exit_good_debounced_locovr</span><br/>
          <span class="sdescdet">sqlchdebout_exit_good_debounced_locovr[7:7]</span><br/>
          <span class="ldescdet">Sqlch debounce exit good debounced override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sqlchdebout_exit_good_locovr</span><br/>
          <span class="sdescdet">sqlchdebout_exit_good_locovr[6:6]</span><br/>
          <span class="ldescdet">Sqlch debounce exit good override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlchdeb_locovren</span><br/>
          <span class="sdescdet">rxsqlchdeb_locovren[5:5]</span><br/>
          <span class="ldescdet">Signal detect debouce signal detect override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdetout_locovren</span><br/>
          <span class="sdescdet">rxsigdetout_locovren[4:4]</span><br/>
          <span class="ldescdet">Signal detect lock-to-data No force lock-to-reference override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_locovren</span><br/>
          <span class="sdescdet">rxsigdet_locovren[3:3]</span><br/>
          <span class="ldescdet">Signal detect over CDR lock-to-data override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdetin_locovren</span><br/>
          <span class="sdescdet">rxsigdetin_locovren[2:2]</span><br/>
          <span class="ldescdet">Signal detect override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">trancntout_locovren</span><br/>
          <span class="sdescdet">trancntout_locovren[1:1]</span><br/>
          <span class="ldescdet">Tran Count detect override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sqlchdebout_locovren</span><br/>
          <span class="sdescdet">sqlchdebout_locovren[0:0]</span><br/>
          <span class="ldescdet">Sqlch debounce override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1AA8E493DD291C75" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000178</span> Register(32 bit) rxsigdet_ctrl_7</span><br/>
      <span class="sdescdet">Rx Signal Detect Control</span><br/>
      <span class="ldescdet">Rx Signal Detect Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f178</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="10">trancnt_on</td>
        <td class="fldnorm" colspan="10">trancnt_off</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">trancnt_on</span><br/>
          <span class="sdescdet">trancnt_on[19:10]</span><br/>
          <span class="ldescdet">ignal transition detect - on</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">trancnt_off</span><br/>
          <span class="sdescdet">trancnt_off[9:0]</span><br/>
          <span class="ldescdet">ignal transition detect - off</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7F286D547F2EB503" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000017c</span> Register(32 bit) rxsigdet_ctrl_ro</span><br/>
      <span class="sdescdet">Rx Signal Detect Control readback</span><br/>
      <span class="ldescdet">Rx Signal Detect Control readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f17c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="1">rx_pd_varactor_preset_b_loc</td>
        <td class="fldnorm" colspan="1">rxsqlchdeb_sigdet_loc</td>
        <td class="fldnorm" colspan="1">rxsigdetout_lock2data_noforce_ltr_loc</td>
        <td class="fldnorm" colspan="1">rxsigdet_cdrlock2data_to_cdr_loc</td>
        <td class="fldnorm" colspan="1">rxsigdet_cdrlock2data_loc</td>
        <td class="fldnorm" colspan="1">rxsigdetin_ovrencdrlock2data_loc</td>
        <td class="fldnorm" colspan="1">rxsigdetin_ovrcdrlock2data_loc</td>
        <td class="fldnorm" colspan="1">rxsigdetin_eiosdetectstat_loc</td>
        <td class="fldnorm" colspan="1">trancntout_det_loc</td>
        <td class="fldnorm" colspan="1">sqlchdebout_exit_good_debounced_status_loc</td>
        <td class="fldnorm" colspan="1">sqlchdebout_exit_good_debounced_loc</td>
        <td class="fldnorm" colspan="1">sqlchdebout_exit_good_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pd_varactor_preset_b_loc</span><br/>
          <span class="sdescdet">rx_pd_varactor_preset_b_loc[11:11]</span><br/>
          <span class="ldescdet">Varactor reset pre-override value - Base value is rxsigdet_cdrlock2data.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlchdeb_sigdet_loc</span><br/>
          <span class="sdescdet">rxsqlchdeb_sigdet_loc[10:10]</span><br/>
          <span class="ldescdet">Signal detect debouce signal detect pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdetout_lock2data_noforce_ltr_loc</span><br/>
          <span class="sdescdet">rxsigdetout_lock2data_noforce_ltr_loc[9:9]</span><br/>
          <span class="ldescdet">Signal detect lock-to-data No force lock-to-reference pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_cdrlock2data_to_cdr_loc</span><br/>
          <span class="sdescdet">rxsigdet_cdrlock2data_to_cdr_loc[8:8]</span><br/>
          <span class="ldescdet">Signal detect over CDR lock-to-data pre-override value to CDR.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_cdrlock2data_loc</span><br/>
          <span class="sdescdet">rxsigdet_cdrlock2data_loc[7:7]</span><br/>
          <span class="ldescdet">Signal detect over CDR lock-to-data pre-override value to lock2data timer.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdetin_ovrencdrlock2data_loc</span><br/>
          <span class="sdescdet">rxsigdetin_ovrencdrlock2data_loc[6:6]</span><br/>
          <span class="ldescdet">Signal detect over CDR lock-to-data enable pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdetin_ovrcdrlock2data_loc</span><br/>
          <span class="sdescdet">rxsigdetin_ovrcdrlock2data_loc[5:5]</span><br/>
          <span class="ldescdet">Signal detect over CDR lock-to-data overrice enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdetin_eiosdetectstat_loc</span><br/>
          <span class="sdescdet">rxsigdetin_eiosdetectstat_loc[4:4]</span><br/>
          <span class="ldescdet">Signal detect EIOS detect status pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">trancntout_det_loc</span><br/>
          <span class="sdescdet">trancntout_det_loc[3:3]</span><br/>
          <span class="ldescdet">Tran Count detect pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sqlchdebout_exit_good_debounced_status_loc</span><br/>
          <span class="sdescdet">sqlchdebout_exit_good_debounced_status_loc[2:2]</span><br/>
          <span class="ldescdet">Sqlch debounce exit good debounced status pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sqlchdebout_exit_good_debounced_loc</span><br/>
          <span class="sdescdet">sqlchdebout_exit_good_debounced_loc[1:1]</span><br/>
          <span class="ldescdet">Sqlch debounce exit good debounced pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sqlchdebout_exit_good_loc</span><br/>
          <span class="sdescdet">sqlchdebout_exit_good_loc[0:0]</span><br/>
          <span class="ldescdet">Sqlch debounce exit good pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_80BE300A95F8836F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000180</span> Register(32 bit) rxsigdet_status</span><br/>
      <span class="sdescdet">Rx Signal Detect Status</span><br/>
      <span class="ldescdet">Rx Signal Detect Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f180</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">rxsigdet_dndet_sticky</td>
        <td class="fldnorm" colspan="1">rxsigdet_updet_sticky</td>
        <td class="fldnorm" colspan="4">rxcdrvco_refpropgain</td>
        <td class="fldnorm" colspan="5">rxcdrvco_datapropgain</td>
        <td class="fldnorm" colspan="3">rxsqlchlfps_fsm_state</td>
        <td class="fldnorm" colspan="1">rxsigdetout_debounced_leveldet</td>
        <td class="fldnorm" colspan="1">rxsigdet_toggle_count_nedge_overflow</td>
        <td class="fldnorm" colspan="6">rxsigdet_toggle_count_nedge</td>
        <td class="fldnorm" colspan="1">rxsigdet_toggle_count_pedge_overflow</td>
        <td class="fldnorm" colspan="6">rxsigdet_toggle_count_pedge</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="6">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="6">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_dndet_sticky</span><br/>
          <span class="sdescdet">rxsigdet_dndet_sticky[28:28]</span><br/>
          <span class="ldescdet">Indication from sig Det FSM that Down happened ( clear with clear reg bit)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_updet_sticky</span><br/>
          <span class="sdescdet">rxsigdet_updet_sticky[27:27]</span><br/>
          <span class="ldescdet">Indication from sig Det FSM that Down happened ( clear with clear reg bit)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcdrvco_refpropgain</span><br/>
          <span class="sdescdet">rxcdrvco_refpropgain[26:23]</span><br/>
          <span class="ldescdet">Rx CDR VCO ref prop gain</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcdrvco_datapropgain</span><br/>
          <span class="sdescdet">rxcdrvco_datapropgain[22:18]</span><br/>
          <span class="ldescdet">Rx CDR VCO data prop gain</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlchlfps_fsm_state</span><br/>
          <span class="sdescdet">rxsqlchlfps_fsm_state[17:15]</span><br/>
          <span class="ldescdet">Rx LFPS Detect FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdetout_debounced_leveldet</span><br/>
          <span class="sdescdet">rxsigdetout_debounced_leveldet[14:14]</span><br/>
          <span class="ldescdet">Rx Signal Detection - debounce level detect</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_toggle_count_nedge_overflow</span><br/>
          <span class="sdescdet">rxsigdet_toggle_count_nedge_overflow[13:13]</span><br/>
          <span class="ldescdet">Rx Signal Detection - negative edge counter overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_toggle_count_nedge</span><br/>
          <span class="sdescdet">rxsigdet_toggle_count_nedge[12:7]</span><br/>
          <span class="ldescdet">Rx Signal Detection - negative edge counter</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_toggle_count_pedge_overflow</span><br/>
          <span class="sdescdet">rxsigdet_toggle_count_pedge_overflow[6:6]</span><br/>
          <span class="ldescdet">Rx Signal Detection - positive edge counter overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_toggle_count_pedge</span><br/>
          <span class="sdescdet">rxsigdet_toggle_count_pedge[5:0]</span><br/>
          <span class="ldescdet">Rx Signal Detection - positive edge counter</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8C7A05D1EC11D3D0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000184</span> Register(32 bit) rx_lfps_det_ctrl_0</span><br/>
      <span class="sdescdet">Rx LFPS Detect Control</span><br/>
      <span class="ldescdet">Rx LFPS Detect Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f184</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000012</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffe000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffe000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="19">-</td>
        <td class="fldnorm" colspan="1">rxsqlchlfps_debounce_type</td>
        <td class="fldnorm" colspan="1">rxsqlchlfps_dat_bitorder</td>
        <td class="fldnorm" colspan="5">rxsqlchlfps_cycle_thresh</td>
        <td class="fldnorm" colspan="3">rxsqlchlfps_consec_zero_thresh</td>
        <td class="fldnorm" colspan="3">rxsqlchlfps_consec_one_thresh</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="19">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlchlfps_debounce_type</span><br/>
          <span class="sdescdet">rxsqlchlfps_debounce_type[12:12]</span><br/>
          <span class="ldescdet">Dontrols type of debounce on the output of the lfps detection fsm routine to filter out glitches. 0 - need to complete lfps_cycle_thresh number of full lfps cycles before asserting lfps_detected; More robust but takes longer before octl_lfps_detected is asserted; 1 - need to complete lfps_cycle_thresh number of internal lfps_detected being 1, before asserting the output version of lfps_detected. Less robust but needs less time before octl_lfps_detected is asserted</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlchlfps_dat_bitorder</span><br/>
          <span class="sdescdet">rxsqlchlfps_dat_bitorder[11:11]</span><br/>
          <span class="ldescdet">Swaps the bit-order of the lfps data. This block requires msb to be the most recent bit. 0 - lsb is oldest bit; 1 - lsb is most recent bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlchlfps_cycle_thresh</span><br/>
          <span class="sdescdet">rxsqlchlfps_cycle_thresh[10:6]</span><br/>
          <span class="ldescdet">Controls the debounce threshold of the lfps detection routine. When debounce_type = 0, this controls the number of full lfps cycles to complete before asserting lfps_detected; when debounce_type = 1, this controls the number of cycles of the internal lfps_detected being before asseting the output version</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlchlfps_consec_zero_thresh</span><br/>
          <span class="sdescdet">rxsqlchlfps_consec_zero_thresh[5:3]</span><br/>
          <span class="ldescdet">Debouncer threshold for detecting 0. Need to detect this many consecutive zeroes before setting the debouncer output to 1</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlchlfps_consec_one_thresh</span><br/>
          <span class="sdescdet">rxsqlchlfps_consec_one_thresh[2:0]</span><br/>
          <span class="ldescdet">Debouncer threshold for for detecting 1. Need to detect this many consecutive ones before setting the debouncer output to 1</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C6763E6C66E93C76" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000188</span> Register(32 bit) rx_lfps_det_ctrl_1</span><br/>
      <span class="sdescdet">Rx LFPS Detect Control</span><br/>
      <span class="ldescdet">Rx LFPS Detect Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f188</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">rxsqlchlfps_zero_run_length_timeout</td>
        <td class="fldnorm" colspan="8">rxsqlchlfps_zero_run_length_thresh</td>
        <td class="fldnorm" colspan="8">rxsqlchlfps_one_run_length_timeout</td>
        <td class="fldnorm" colspan="8">rxsqlchlfps_one_run_length_thresh</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlchlfps_zero_run_length_timeout</span><br/>
          <span class="sdescdet">rxsqlchlfps_zero_run_length_timeout[31:24]</span><br/>
          <span class="ldescdet">Timer before the number of consecutive debounced 0 is exceed the timeout</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlchlfps_zero_run_length_thresh</span><br/>
          <span class="sdescdet">rxsqlchlfps_zero_run_length_thresh[23:16]</span><br/>
          <span class="ldescdet">Detect this many consecutive debounced 0s before confirming that it has been detected the high pulse of the lfps</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlchlfps_one_run_length_timeout</span><br/>
          <span class="sdescdet">rxsqlchlfps_one_run_length_timeout[15:8]</span><br/>
          <span class="ldescdet">Timer before the number of consecutive debounced 1 is exceed the timeout</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlchlfps_one_run_length_thresh</span><br/>
          <span class="sdescdet">rxsqlchlfps_one_run_length_thresh[7:0]</span><br/>
          <span class="ldescdet">Detect this many consecutive debounced 1s before confirming that it has been detected the high pulse of the lfps</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4FEE6FD529425580" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000018c</span> Register(32 bit) rx_sqlch_ctrl_0</span><br/>
      <span class="sdescdet">Sqlch Control</span><br/>
      <span class="ldescdet">Sqlch Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f18c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="1">rxsqlch_lfps_en</td>
        <td class="fldnorm" colspan="1">rxsqlch_rdacen</td>
        <td class="fldnorm" colspan="1">rxafesqcmshift_locovr</td>
        <td class="fldnorm" colspan="1">rxafesqcmshift_locovren</td>
        <td class="fldnorm" colspan="1">rxsqlch_cmnshift_en</td>
        <td class="fldnorm" colspan="1">rxsqlch_hiz_gates_cmnshift_en</td>
        <td class="fldnorm" colspan="2">sqlchdeb_sigdet_ctrl</td>
        <td class="fldnorm" colspan="1">sqlchdeb_en</td>
        <td class="fldnorm" colspan="2">sqlchdeb_ctrl</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_lfps_en</span><br/>
          <span class="sdescdet">rxsqlch_lfps_en[10:10]</span><br/>
          <span class="ldescdet">Squelch LFPS enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_rdacen</span><br/>
          <span class="sdescdet">rxsqlch_rdacen[9:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxafesqcmshift_locovr</span><br/>
          <span class="sdescdet">rxafesqcmshift_locovr[8:8]</span><br/>
          <span class="ldescdet">Squelch common shift override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxafesqcmshift_locovren</span><br/>
          <span class="sdescdet">rxafesqcmshift_locovren[7:7]</span><br/>
          <span class="ldescdet">Squelch common shift override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cmnshift_en</span><br/>
          <span class="sdescdet">rxsqlch_cmnshift_en[6:6]</span><br/>
          <span class="ldescdet">Squelch common shift enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_hiz_gates_cmnshift_en</span><br/>
          <span class="sdescdet">rxsqlch_hiz_gates_cmnshift_en[5:5]</span><br/>
          <span class="ldescdet">Squelch common shift enable gating</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sqlchdeb_sigdet_ctrl</span><br/>
          <span class="sdescdet">sqlchdeb_sigdet_ctrl[4:3]</span><br/>
          <span class="ldescdet">Controls what output from the squelch_debouncer block is fed to the dpma_rx_sigdet. 0 - exit_good_debounced; 1 - exit_good; 2 - exit_good_debounced_status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sqlchdeb_en</span><br/>
          <span class="sdescdet">sqlchdeb_en[2:2]</span><br/>
          <span class="ldescdet">Sqlch debounce enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sqlchdeb_ctrl</span><br/>
          <span class="sdescdet">sqlchdeb_ctrl[1:0]</span><br/>
          <span class="ldescdet">Controls which controls the squelch enable signal.  0 - static register (sqlchdeb_en); 1 - digital transition detector; 2 - ppm detector;  3 - eios detect</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_795F7245A498451B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000190</span> Register(32 bit) rx_sqlch_ctrl_1</span><br/>
      <span class="sdescdet">Sqlch Control</span><br/>
      <span class="ldescdet">Sqlch Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f190</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">rxsqlch_cont_dis</td>
        <td class="fldnorm" colspan="1">rxsqlch_cont_controller_mode</td>
        <td class="fldnorm" colspan="2">rxsqlch_cont_precal_time</td>
        <td class="fldnorm" colspan="2">rxsqlch_cont_postcal_time</td>
        <td class="fldnorm" colspan="6">rxsqlch_cont_pause</td>
        <td class="fldnorm" colspan="1">rxsqlch_cont_clr_errlog</td>
        <td class="fldnorm" colspan="13">rxsqlch_acqtime</td>
        <td class="fldnorm" colspan="2">rxsqlch_calctrl</td>
        <td class="fldnorm" colspan="4">rxsqlch_acqgain</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="13">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cont_dis</span><br/>
          <span class="sdescdet">rxsqlch_cont_dis[31:31]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cont_controller_mode</span><br/>
          <span class="sdescdet">rxsqlch_cont_controller_mode[30:30]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cont_precal_time</span><br/>
          <span class="sdescdet">rxsqlch_cont_precal_time[29:28]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cont_postcal_time</span><br/>
          <span class="sdescdet">rxsqlch_cont_postcal_time[27:26]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cont_pause</span><br/>
          <span class="sdescdet">rxsqlch_cont_pause[25:20]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cont_clr_errlog</span><br/>
          <span class="sdescdet">rxsqlch_cont_clr_errlog[19:19]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_acqtime</span><br/>
          <span class="sdescdet">rxsqlch_acqtime[18:6]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_calctrl</span><br/>
          <span class="sdescdet">rxsqlch_calctrl[5:4]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_acqgain</span><br/>
          <span class="sdescdet">rxsqlch_acqgain[3:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_856F44178C44C361" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000194</span> Register(32 bit) rx_sqlch_ctrl_2</span><br/>
      <span class="sdescdet">Sqlch Control</span><br/>
      <span class="ldescdet">Sqlch Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f194</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">rxsqlch_vrefsel_ovr_en</td>
        <td class="fldnorm" colspan="1">rxsqlch_polarity</td>
        <td class="fldnorm" colspan="2">rxsqlch_cont_quiet_time</td>
        <td class="fldnorm" colspan="2">rxsqlch_cont_cal_time</td>
        <td class="fldnorm" colspan="2">rxsqlch_cont_acq_pct</td>
        <td class="fldnorm" colspan="4">rxsqlch_cont_acq_gain</td>
        <td class="fldnorm" colspan="16">rxsqlch_caltimer</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_vrefsel_ovr_en</span><br/>
          <span class="sdescdet">rxsqlch_vrefsel_ovr_en[27:27]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_polarity</span><br/>
          <span class="sdescdet">rxsqlch_polarity[26:26]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cont_quiet_time</span><br/>
          <span class="sdescdet">rxsqlch_cont_quiet_time[25:24]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cont_cal_time</span><br/>
          <span class="sdescdet">rxsqlch_cont_cal_time[23:22]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cont_acq_pct</span><br/>
          <span class="sdescdet">rxsqlch_cont_acq_pct[21:20]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cont_acq_gain</span><br/>
          <span class="sdescdet">rxsqlch_cont_acq_gain[19:16]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_caltimer</span><br/>
          <span class="sdescdet">rxsqlch_caltimer[15:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9A738A89D3957D1B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000198</span> Register(32 bit) rx_sqlch_ctrl_3</span><br/>
      <span class="sdescdet">Sqlch Control</span><br/>
      <span class="ldescdet">Sqlch Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f198</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="16">rxsqlch_time_out</td>
        <td class="fldnorm" colspan="11">rxsqlch_ovrd_val</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="11">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_time_out</span><br/>
          <span class="sdescdet">rxsqlch_time_out[26:11]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_ovrd_val</span><br/>
          <span class="sdescdet">rxsqlch_ovrd_val[10:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E53CA76DC7D535C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000019c</span> Register(32 bit) rx_sqlch_ctrl_4</span><br/>
      <span class="sdescdet">Sqlch Control</span><br/>
      <span class="ldescdet">Sqlch Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f19c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">rxsqlch_clkgate_locovr</td>
        <td class="fldnorm" colspan="8">rxsqlch_vrefsel1_locovr</td>
        <td class="fldnorm" colspan="8">rxsqlch_vrefsel0_locovr</td>
        <td class="fldnorm" colspan="1">rxsqlch_cal_quiet_locovr</td>
        <td class="fldnorm" colspan="1">rxsqlch_cal_sel_locovr</td>
        <td class="fldnorm" colspan="1">rxsqlch_calen_locovr</td>
        <td class="fldnorm" colspan="1">rxsqlch_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_clkgate_locovr</span><br/>
          <span class="sdescdet">rxsqlch_clkgate_locovr[20:20]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_vrefsel1_locovr</span><br/>
          <span class="sdescdet">rxsqlch_vrefsel1_locovr[19:12]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_vrefsel0_locovr</span><br/>
          <span class="sdescdet">rxsqlch_vrefsel0_locovr[11:4]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cal_quiet_locovr</span><br/>
          <span class="sdescdet">rxsqlch_cal_quiet_locovr[3:3]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cal_sel_locovr</span><br/>
          <span class="sdescdet">rxsqlch_cal_sel_locovr[2:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_calen_locovr</span><br/>
          <span class="sdescdet">rxsqlch_calen_locovr[1:1]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_locovren</span><br/>
          <span class="sdescdet">rxsqlch_locovren[0:0]</span><br/>
          <span class="ldescdet">Rx Squelch override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0361B5C266612874" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a0</span> Register(32 bit) rx_sqlch_status</span><br/>
      <span class="sdescdet">Sqlch Status</span><br/>
      <span class="ldescdet">Sqlch Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1a0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">rxsqlch_clkgate_loc</td>
        <td class="fldnorm" colspan="8">rxsqlch_vrefsel1_loc</td>
        <td class="fldnorm" colspan="8">rxsqlch_vrefsel0_loc</td>
        <td class="fldnorm" colspan="1">rxsqlch_cal_quiet_loc</td>
        <td class="fldnorm" colspan="1">rxsqlch_cal_sel_loc</td>
        <td class="fldnorm" colspan="1">rxsqlch_calen_loc</td>
        <td class="fldnorm" colspan="1">rxsqlch_lgcy_cal_cmplt</td>
        <td class="fldnorm" colspan="2">rxsqlch_cont_errlog</td>
        <td class="fldnorm" colspan="1">rxsqlch_cont_cal_seq_active</td>
        <td class="fldnorm" colspan="1">rxsqlch_cal_fault1</td>
        <td class="fldnorm" colspan="1">rxsqlch_cal_fault0</td>
        <td class="fldnorm" colspan="1">rxafesqcmshift_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_clkgate_loc</span><br/>
          <span class="sdescdet">rxsqlch_clkgate_loc[26:26]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_vrefsel1_loc</span><br/>
          <span class="sdescdet">rxsqlch_vrefsel1_loc[25:18]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_vrefsel0_loc</span><br/>
          <span class="sdescdet">rxsqlch_vrefsel0_loc[17:10]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cal_quiet_loc</span><br/>
          <span class="sdescdet">rxsqlch_cal_quiet_loc[9:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cal_sel_loc</span><br/>
          <span class="sdescdet">rxsqlch_cal_sel_loc[8:8]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_calen_loc</span><br/>
          <span class="sdescdet">rxsqlch_calen_loc[7:7]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_lgcy_cal_cmplt</span><br/>
          <span class="sdescdet">rxsqlch_lgcy_cal_cmplt[6:6]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cont_errlog</span><br/>
          <span class="sdescdet">rxsqlch_cont_errlog[5:4]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cont_cal_seq_active</span><br/>
          <span class="sdescdet">rxsqlch_cont_cal_seq_active[3:3]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cal_fault1</span><br/>
          <span class="sdescdet">rxsqlch_cal_fault1[2:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsqlch_cal_fault0</span><br/>
          <span class="sdescdet">rxsqlch_cal_fault0[1:1]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxafesqcmshift_loc</span><br/>
          <span class="sdescdet">rxafesqcmshift_loc[0:0]</span><br/>
          <span class="ldescdet">Squelch common shift pre-override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0422EBF702E414A9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a4</span> Register(32 bit) rx_sqlchoscmeas_ctrl_0</span><br/>
      <span class="sdescdet">Squelch OSC measurment control</span><br/>
      <span class="ldescdet">Squelch OSC measurment control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1a4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscfsm_invert</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscfsm_runcount</td>
        <td class="fldnorm" colspan="4">rxcalsqlchoscfsm_lpfaxfine</td>
        <td class="fldnorm" colspan="4">rxcalsqlchoscfsm_lpfaxcoarse</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscfsm_finish_side</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscfsm_round</td>
        <td class="fldnorm" colspan="10">rxcalsqlchoscmeas_smpl_cnt</td>
        <td class="fldnorm" colspan="10">rxcalsqlchoscmeas_ref_cnt</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_invert</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_invert[31:31]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_runcount</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_runcount[30:30]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_lpfaxfine</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_lpfaxfine[29:26]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_lpfaxcoarse</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_lpfaxcoarse[25:22]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_finish_side</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_finish_side[21:21]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_round</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_round[20:20]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscmeas_smpl_cnt</span><br/>
          <span class="sdescdet">rxcalsqlchoscmeas_smpl_cnt[19:10]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscmeas_ref_cnt</span><br/>
          <span class="sdescdet">rxcalsqlchoscmeas_ref_cnt[9:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_860BF422DAF09031" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a8</span> Register(32 bit) rx_sqlchoscmeas_ctrl_1</span><br/>
      <span class="sdescdet">Squelch OSC measurment control</span><br/>
      <span class="ldescdet">Squelch OSC measurment control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1a8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rxcalsqlchoscfsm_lpflockdet_tolerance</td>
        <td class="fldnorm" colspan="16">rxcalsqlchoscfsm_lpflockdet_count</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_lpflockdet_tolerance</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_lpflockdet_tolerance[31:16]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_lpflockdet_count</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_lpflockdet_count[15:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C948FEC31AC9B871" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ac</span> Register(32 bit) rx_sqlchoscmeas_ctrl_2</span><br/>
      <span class="sdescdet">Squelch OSC measurment control</span><br/>
      <span class="ldescdet">Squelch OSC measurment control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1ac</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rxcalsqlchoscfsm_restore_delay</td>
        <td class="fldnorm" colspan="16">rxcalsqlchoscfsm_precalfsmstart_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_restore_delay</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_restore_delay[31:16]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_precalfsmstart_delay</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_precalfsmstart_delay[15:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FF18163306EE92B2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b0</span> Register(32 bit) rx_sqlchoscmeas_ctrl_3</span><br/>
      <span class="sdescdet">Squelch OSC measurment control</span><br/>
      <span class="ldescdet">Squelch OSC measurment control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1b0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffe000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffe000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="19">-</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscfsm_req_locovr</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscfsm_init_locovr</td>
        <td class="fldnorm" colspan="5">rxcalsqlchoscfsm_clear_locovr</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscfsm_locovren</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscmeas_req_locovr</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscmeas_locovren</td>
        <td class="fldnorm" colspan="3">rxcalsqlchoscmeas_settle_cnt</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="19">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_req_locovr</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_req_locovr[12:12]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_init_locovr</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_init_locovr[11:11]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_clear_locovr</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_clear_locovr[10:6]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_locovren</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_locovren[5:5]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscmeas_req_locovr</span><br/>
          <span class="sdescdet">rxcalsqlchoscmeas_req_locovr[4:4]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscmeas_locovren</span><br/>
          <span class="sdescdet">rxcalsqlchoscmeas_locovren[3:3]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscmeas_settle_cnt</span><br/>
          <span class="sdescdet">rxcalsqlchoscmeas_settle_cnt[2:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6E4BF959C05A2450" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b4</span> Register(32 bit) rx_sqlch_calfsm_ctrl</span><br/>
      <span class="sdescdet">Sqlch Calibration FSM Control</span><br/>
      <span class="ldescdet">Sqlch Calibration FSM Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1b4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="4">rxcalsqlchosc_trimcode_locovr</td>
        <td class="fldnorm" colspan="1">rxcalsqlchosc_locovren</td>
        <td class="fldnorm" colspan="1">rxcalsqlchfsmout_caldone_locovr</td>
        <td class="fldnorm" colspan="1">rxcalsqlchfsmout_locovren</td>
        <td class="fldnorm" colspan="1">rxcalsqlchfsm_req_locovr</td>
        <td class="fldnorm" colspan="1">rxcalsqlchfsm_clear_locovr</td>
        <td class="fldnorm" colspan="1">rxcalsqlchfsm_locovren</td>
        <td class="fldnorm" colspan="5">rxcalsqlchoscfsm_recal</td>
        <td class="fldnorm" colspan="4">rxcalsqlchoscfsm_initval</td>
        <td class="fldnorm" colspan="5">rxcalsqlchoscfsm_codeoffset</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchosc_trimcode_locovr</span><br/>
          <span class="sdescdet">rxcalsqlchosc_trimcode_locovr[23:20]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchosc_locovren</span><br/>
          <span class="sdescdet">rxcalsqlchosc_locovren[19:19]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchfsmout_caldone_locovr</span><br/>
          <span class="sdescdet">rxcalsqlchfsmout_caldone_locovr[18:18]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchfsmout_locovren</span><br/>
          <span class="sdescdet">rxcalsqlchfsmout_locovren[17:17]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchfsm_req_locovr</span><br/>
          <span class="sdescdet">rxcalsqlchfsm_req_locovr[16:16]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchfsm_clear_locovr</span><br/>
          <span class="sdescdet">rxcalsqlchfsm_clear_locovr[15:15]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchfsm_locovren</span><br/>
          <span class="sdescdet">rxcalsqlchfsm_locovren[14:14]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_recal</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_recal[13:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_initval</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_initval[8:5]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_codeoffset</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_codeoffset[4:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_63A142DC1657E0A8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b8</span> Register(32 bit) rx_sqlch_calfsm_status_0</span><br/>
      <span class="sdescdet">Sqlch Calibration FSM Status</span><br/>
      <span class="ldescdet">Sqlch Calibration FSM Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1b8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rxcalsqlchoscfsm_iter</td>
        <td class="fldnorm" colspan="4">rxcalsqlchoscfsm_fsmstate</td>
        <td class="fldnorm" colspan="4">rxcalsqlchoscfsm_r1_calcode</td>
        <td class="fldnorm" colspan="4">rxcalsqlchoscfsm_r0_calcode</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscmeas_ovr</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscmeas_ack</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscfsm_restore_avail</td>
        <td class="fldnorm" colspan="1">rxcalsqlchfsm_ack</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_iter</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_iter[31:16]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_fsmstate</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_fsmstate[15:12]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_r1_calcode</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_r1_calcode[11:8]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_r0_calcode</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_r0_calcode[7:4]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscmeas_ovr</span><br/>
          <span class="sdescdet">rxcalsqlchoscmeas_ovr[3:3]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscmeas_ack</span><br/>
          <span class="sdescdet">rxcalsqlchoscmeas_ack[2:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_restore_avail</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_restore_avail[1:1]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchfsm_ack</span><br/>
          <span class="sdescdet">rxcalsqlchfsm_ack[0:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D851E3F76D3B39F4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001bc</span> Register(32 bit) rx_sqlch_calfsm_status_1</span><br/>
      <span class="sdescdet">Sqlch Calibration FSM Status</span><br/>
      <span class="ldescdet">Sqlch Calibration FSM Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1bc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rxcalsqlchoscfsm_lpflockdetcount</td>
        <td class="fldnorm" colspan="16">rxcalsqlchoscfsm_lpflockdet</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO/V</td>
        <td class="accno" colspan="16">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_lpflockdetcount</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_lpflockdetcount[31:16]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_lpflockdet</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_lpflockdet[15:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DF1E32DF103FE977" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c0</span> Register(32 bit) rx_sqlch_calfsm_status_2</span><br/>
      <span class="sdescdet">Sqlch Calibration FSM Status</span><br/>
      <span class="ldescdet">Sqlch Calibration FSM Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1c0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="4">rxcalsqlchosc_trimcode_loc</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscfsm_req_loc</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscfsm_init_loc</td>
        <td class="fldnorm" colspan="5">rxcalsqlchoscfsm_clear_loc</td>
        <td class="fldnorm" colspan="1">rxcalsqlchfsmout_caldone_loc</td>
        <td class="fldnorm" colspan="1">rxcalsqlchfsm_req_loc</td>
        <td class="fldnorm" colspan="1">rxcalsqlchfsm_clear_loc</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscmeas_req_loc</td>
        <td class="fldnorm" colspan="1">rxcal_sqlcherr_rx</td>
        <td class="fldnorm" colspan="1">rxcalsqlchoscfsm_ack</td>
        <td class="fldnorm" colspan="6">rxcalsqlchoscfsm_lpfavg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="6">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchosc_trimcode_loc</span><br/>
          <span class="sdescdet">rxcalsqlchosc_trimcode_loc[22:19]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_req_loc</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_req_loc[18:18]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_init_loc</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_init_loc[17:17]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_clear_loc</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_clear_loc[16:12]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchfsmout_caldone_loc</span><br/>
          <span class="sdescdet">rxcalsqlchfsmout_caldone_loc[11:11]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchfsm_req_loc</span><br/>
          <span class="sdescdet">rxcalsqlchfsm_req_loc[10:10]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchfsm_clear_loc</span><br/>
          <span class="sdescdet">rxcalsqlchfsm_clear_loc[9:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscmeas_req_loc</span><br/>
          <span class="sdescdet">rxcalsqlchoscmeas_req_loc[8:8]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcal_sqlcherr_rx</span><br/>
          <span class="sdescdet">rxcal_sqlcherr_rx[7:7]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_ack</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_ack[6:6]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalsqlchoscfsm_lpfavg</span><br/>
          <span class="sdescdet">rxcalsqlchoscfsm_lpfavg[5:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_68797B649845C53F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c4</span> Register(32 bit) rx_control_override</span><br/>
      <span class="sdescdet">Rx Control Override</span><br/>
      <span class="ldescdet">Rx Control Override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1c4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">rxdat_modulation_scheme_ovr</td>
        <td class="fldnorm" colspan="1">rxdat_modulation_scheme_ovren</td>
        <td class="fldnorm" colspan="1">adp_pam4_en_ovr</td>
        <td class="fldnorm" colspan="1">adp_pam4_en_ovren</td>
        <td class="fldnorm" colspan="1">rxtermhiz_en_locovr</td>
        <td class="fldnorm" colspan="4">anarx_divrate_locovr</td>
        <td class="fldnorm" colspan="1">rxflxgate_force_rxeq_gate_locovr</td>
        <td class="fldnorm" colspan="1">rxeqcdr_force_ltr_locovr</td>
        <td class="fldnorm" colspan="1">lfps_det_locovr</td>
        <td class="fldnorm" colspan="1">cdrlock2data_optcl_gater_locovr</td>
        <td class="fldnorm" colspan="1">rxppm_lockstatus_locovr</td>
        <td class="fldnorm" colspan="1">rxppmlockstatus_sticky_locovr</td>
        <td class="fldnorm" colspan="1">rxdatapath_ready_locovr</td>
        <td class="fldnorm" colspan="3">rxratewidth_mode_locovr</td>
        <td class="fldnorm" colspan="1">rxtermhiz_en_locovren</td>
        <td class="fldnorm" colspan="1">anarx_locovren</td>
        <td class="fldnorm" colspan="1">rxflxgate_locovren</td>
        <td class="fldnorm" colspan="1">rxeqcdr_locovren</td>
        <td class="fldnorm" colspan="1">lfps_locovren</td>
        <td class="fldnorm" colspan="1">cdrlock2data_locovren</td>
        <td class="fldnorm" colspan="1">rxppm_locovren</td>
        <td class="fldnorm" colspan="1">rxppmlockstatus_locovren</td>
        <td class="fldnorm" colspan="1">rxdatapath_locovren</td>
        <td class="fldnorm" colspan="1">rxratewidth_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdat_modulation_scheme_ovr</span><br/>
          <span class="sdescdet">rxdat_modulation_scheme_ovr[29:28]</span><br/>
          <span class="ldescdet">Rx DataPath modulation scheme override.  0: NRZ; 1: PAM4; 2/3: Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdat_modulation_scheme_ovren</span><br/>
          <span class="sdescdet">rxdat_modulation_scheme_ovren[27:27]</span><br/>
          <span class="ldescdet">Rx DataPath modulation scheme override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adp_pam4_en_ovr</span><br/>
          <span class="sdescdet">adp_pam4_en_ovr[26:26]</span><br/>
          <span class="ldescdet">PAM4 Enable Override Value - Dedicated override for rx_eq</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adp_pam4_en_ovren</span><br/>
          <span class="sdescdet">adp_pam4_en_ovren[25:25]</span><br/>
          <span class="ldescdet">PAM4 Enable Override - Dedicated override for rx_eq</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxtermhiz_en_locovr</span><br/>
          <span class="sdescdet">rxtermhiz_en_locovr[24:24]</span><br/>
          <span class="ldescdet">Rx termination override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">anarx_divrate_locovr</span><br/>
          <span class="sdescdet">anarx_divrate_locovr[23:20]</span><br/>
          <span class="ldescdet">APMA rx divrate override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxflxgate_force_rxeq_gate_locovr</span><br/>
          <span class="sdescdet">rxflxgate_force_rxeq_gate_locovr[19:19]</span><br/>
          <span class="ldescdet">Gate off Rx data valid to rxbist override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqcdr_force_ltr_locovr</span><br/>
          <span class="sdescdet">rxeqcdr_force_ltr_locovr[18:18]</span><br/>
          <span class="ldescdet">RxEQ CDR force lock-to-reference override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lfps_det_locovr</span><br/>
          <span class="sdescdet">lfps_det_locovr[17:17]</span><br/>
          <span class="ldescdet">LFPS detect override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cdrlock2data_optcl_gater_locovr</span><br/>
          <span class="sdescdet">cdrlock2data_optcl_gater_locovr[16:16]</span><br/>
          <span class="ldescdet">CDR lock-to-data gater override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxppm_lockstatus_locovr</span><br/>
          <span class="sdescdet">rxppm_lockstatus_locovr[15:15]</span><br/>
          <span class="ldescdet">Rx PPM lock status override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxppmlockstatus_sticky_locovr</span><br/>
          <span class="sdescdet">rxppmlockstatus_sticky_locovr[14:14]</span><br/>
          <span class="ldescdet">Rx PPM sticky lock status override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatapath_ready_locovr</span><br/>
          <span class="sdescdet">rxdatapath_ready_locovr[13:13]</span><br/>
          <span class="ldescdet">Rx datapath ready override value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxratewidth_mode_locovr</span><br/>
          <span class="sdescdet">rxratewidth_mode_locovr[12:10]</span><br/>
          <span class="ldescdet">Rx ratewidth mode override value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxtermhiz_en_locovren</span><br/>
          <span class="sdescdet">rxtermhiz_en_locovren[9:9]</span><br/>
          <span class="ldescdet">Rx termination override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">anarx_locovren</span><br/>
          <span class="sdescdet">anarx_locovren[8:8]</span><br/>
          <span class="ldescdet">APMA rx override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxflxgate_locovren</span><br/>
          <span class="sdescdet">rxflxgate_locovren[7:7]</span><br/>
          <span class="ldescdet">Gate off Rx data valid to rxbist override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqcdr_locovren</span><br/>
          <span class="sdescdet">rxeqcdr_locovren[6:6]</span><br/>
          <span class="ldescdet">RxEQ CDR force lock-to-reference override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lfps_locovren</span><br/>
          <span class="sdescdet">lfps_locovren[5:5]</span><br/>
          <span class="ldescdet">LFPS detect override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cdrlock2data_locovren</span><br/>
          <span class="sdescdet">cdrlock2data_locovren[4:4]</span><br/>
          <span class="ldescdet">CDR lock-to-data gater override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxppm_locovren</span><br/>
          <span class="sdescdet">rxppm_locovren[3:3]</span><br/>
          <span class="ldescdet">Rx PPM lock status override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxppmlockstatus_locovren</span><br/>
          <span class="sdescdet">rxppmlockstatus_locovren[2:2]</span><br/>
          <span class="ldescdet">Rx PPM sticky lock status override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatapath_locovren</span><br/>
          <span class="sdescdet">rxdatapath_locovren[1:1]</span><br/>
          <span class="ldescdet">Rx datapath override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxratewidth_locovren</span><br/>
          <span class="sdescdet">rxratewidth_locovren[0:0]</span><br/>
          <span class="ldescdet">Rx ratewidth override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5A6CF2EAED322FFE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c8</span> Register(32 bit) rx_control_override_ro</span><br/>
      <span class="sdescdet">Rx Control Override readback</span><br/>
      <span class="ldescdet">Rx Control Override readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1c8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="fldnorm" colspan="1">rxtermhiz_en_loc</td>
        <td class="fldnorm" colspan="4">anarx_divrate_loc</td>
        <td class="fldnorm" colspan="1">rxflxgate_force_rxeq_gate_loc</td>
        <td class="fldnorm" colspan="1">rxeqcdr_force_ltr_loc</td>
        <td class="fldnorm" colspan="1">lfps_det_loc</td>
        <td class="fldnorm" colspan="1">cdrlock2data_optcl_gater_loc</td>
        <td class="fldnorm" colspan="1">rxppm_lockstatus_loc</td>
        <td class="fldnorm" colspan="1">rxppmlockstatus_sticky_loc</td>
        <td class="fldnorm" colspan="1">rxdatapath_ready_loc</td>
        <td class="fldnorm" colspan="3">rxratewidth_mode_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxtermhiz_en_loc</span><br/>
          <span class="sdescdet">rxtermhiz_en_loc[14:14]</span><br/>
          <span class="ldescdet">Rx termination pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">anarx_divrate_loc</span><br/>
          <span class="sdescdet">anarx_divrate_loc[13:10]</span><br/>
          <span class="ldescdet">APMA rx divrate pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxflxgate_force_rxeq_gate_loc</span><br/>
          <span class="sdescdet">rxflxgate_force_rxeq_gate_loc[9:9]</span><br/>
          <span class="ldescdet">Gate off Rx data valid to rxbist pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqcdr_force_ltr_loc</span><br/>
          <span class="sdescdet">rxeqcdr_force_ltr_loc[8:8]</span><br/>
          <span class="ldescdet">RxEQ CDR force lock-to-reference. Pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lfps_det_loc</span><br/>
          <span class="sdescdet">lfps_det_loc[7:7]</span><br/>
          <span class="ldescdet">LFPS detect.  Pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cdrlock2data_optcl_gater_loc</span><br/>
          <span class="sdescdet">cdrlock2data_optcl_gater_loc[6:6]</span><br/>
          <span class="ldescdet">CDR lock-to-data gater.  Pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxppm_lockstatus_loc</span><br/>
          <span class="sdescdet">rxppm_lockstatus_loc[5:5]</span><br/>
          <span class="ldescdet">Rx PPM lock status.  Pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxppmlockstatus_sticky_loc</span><br/>
          <span class="sdescdet">rxppmlockstatus_sticky_loc[4:4]</span><br/>
          <span class="ldescdet">Rx PPM sticky lock status.  Pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatapath_ready_loc</span><br/>
          <span class="sdescdet">rxdatapath_ready_loc[3:3]</span><br/>
          <span class="ldescdet">Rx datapath ready.  Pre-override value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxratewidth_mode_loc</span><br/>
          <span class="sdescdet">rxratewidth_mode_loc[2:0]</span><br/>
          <span class="ldescdet">Rx ratewidth mode.  Pre-override value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8642F9ADBF4BF8DF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001cc</span> Register(32 bit) rx_ctrl_out</span><br/>
      <span class="sdescdet">Rx Control Output</span><br/>
      <span class="ldescdet">Rx Control Output
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1cc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00001f00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0080</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="1">rxrstpdovr_aetrrx_afe_in_hiz_ovr_b</td>
        <td class="fldnorm" colspan="1">rxrstpdovr_aetrrx_afe_in_hiz_ovren</td>
        <td class="fldnorm" colspan="8">rxcalfoscfsm_recal</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rxsussqlch_enable</td>
        <td class="fldnorm" colspan="1">rxsussigdetout_ovr</td>
        <td class="fldnorm" colspan="1">rxsussigdetout_ovr_en</td>
        <td class="fldnorm" colspan="1">rxsigdet_sigdet_if_pin_src_sel</td>
        <td class="fldnorm" colspan="1">rxsigdet_lock2data_if_pin_src_sel</td>
        <td class="fldnorm" colspan="1">rxrstpdovr_apdrx_sqlch_ovr_b</td>
        <td class="fldnorm" colspan="1">rxrstpdovr_apdrx_sqlch_ovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrstpdovr_aetrrx_afe_in_hiz_ovr_b</span><br/>
          <span class="sdescdet">rxrstpdovr_aetrrx_afe_in_hiz_ovr_b[17:17]</span><br/>
          <span class="ldescdet">Rx AFE input hi-z termination override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrstpdovr_aetrrx_afe_in_hiz_ovren</span><br/>
          <span class="sdescdet">rxrstpdovr_aetrrx_afe_in_hiz_ovren[16:16]</span><br/>
          <span class="ldescdet">Rx AFE input hi-z termination override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalfoscfsm_recal</span><br/>
          <span class="sdescdet">rxcalfoscfsm_recal[15:8]</span><br/>
          <span class="ldescdet">Rx FOS calbration recalibration. Bit[n] = Mode [n]</span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsussqlch_enable</span><br/>
          <span class="sdescdet">rxsussqlch_enable[6:6]</span><br/>
          <span class="ldescdet">Rx Squelch enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsussigdetout_ovr</span><br/>
          <span class="sdescdet">rxsussigdetout_ovr[5:5]</span><br/>
          <span class="ldescdet">Rx signal detect out override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsussigdetout_ovr_en</span><br/>
          <span class="sdescdet">rxsussigdetout_ovr_en[4:4]</span><br/>
          <span class="ldescdet">Rx signal detect out override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_sigdet_if_pin_src_sel</span><br/>
          <span class="sdescdet">rxsigdet_sigdet_if_pin_src_sel[3:3]</span><br/>
          <span class="ldescdet">Rx signal detect pin source select</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsigdet_lock2data_if_pin_src_sel</span><br/>
          <span class="sdescdet">rxsigdet_lock2data_if_pin_src_sel[2:2]</span><br/>
          <span class="ldescdet">Rx lock2data pin source select</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrstpdovr_apdrx_sqlch_ovr_b</span><br/>
          <span class="sdescdet">rxrstpdovr_apdrx_sqlch_ovr_b[1:1]</span><br/>
          <span class="ldescdet">Rx squelch power down override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrstpdovr_apdrx_sqlch_ovren</span><br/>
          <span class="sdescdet">rxrstpdovr_apdrx_sqlch_ovren[0:0]</span><br/>
          <span class="ldescdet">Rx squelch power down override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_10DE52AA836ACBCD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d0</span> Register(32 bit) rx_margin_ctrl_0</span><br/>
      <span class="sdescdet">Rx Margin Control</span><br/>
      <span class="ldescdet">Rx Margin Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1d0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="10">rxmargin_jit_setup_delay</td>
        <td class="fldnorm" colspan="10">rxmargin_jit_enable_delay</td>
        <td class="fldnorm" colspan="10">rxmargin_jit_disable_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmargin_jit_setup_delay</span><br/>
          <span class="sdescdet">rxmargin_jit_setup_delay[29:20]</span><br/>
          <span class="ldescdet">RxMargin JIT setup delay</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmargin_jit_enable_delay</span><br/>
          <span class="sdescdet">rxmargin_jit_enable_delay[19:10]</span><br/>
          <span class="ldescdet">RxMargin JIT enable delay</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmargin_jit_disable_delay</span><br/>
          <span class="sdescdet">rxmargin_jit_disable_delay[9:0]</span><br/>
          <span class="ldescdet">RxMargin JIT disable delay</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EB004B66AB14909D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d4</span> Register(32 bit) rx_margin_ctrl_1</span><br/>
      <span class="sdescdet">Rx Margin Control</span><br/>
      <span class="ldescdet">Rx Margin Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1d4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="7">rxmarginin_flx_jit_offset</td>
        <td class="fldnorm" colspan="3">rxmargin_volt_offset_shift_d1</td>
        <td class="fldnorm" colspan="3">rxmargin_volt_offset_shift_d0</td>
        <td class="fldnorm" colspan="1">rxmargin_volt_forcel2d_en</td>
        <td class="fldnorm" colspan="2">rxmargin_volt_comp_mask</td>
        <td class="fldnorm" colspan="5">rxmargin_jit_offset_shift</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmarginin_flx_jit_offset</span><br/>
          <span class="sdescdet">rxmarginin_flx_jit_offset[20:14]</span><br/>
          <span class="ldescdet">RxMargin Flex Jit Offset (not used)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmargin_volt_offset_shift_d1</span><br/>
          <span class="sdescdet">rxmargin_volt_offset_shift_d1[13:11]</span><br/>
          <span class="ldescdet">RxMargin Volt offset shift d1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmargin_volt_offset_shift_d0</span><br/>
          <span class="sdescdet">rxmargin_volt_offset_shift_d0[10:8]</span><br/>
          <span class="ldescdet">RxMargin Volt offset shift d0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmargin_volt_forcel2d_en</span><br/>
          <span class="sdescdet">rxmargin_volt_forcel2d_en[7:7]</span><br/>
          <span class="ldescdet">RxMargin Volt force lock to data enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmargin_volt_comp_mask</span><br/>
          <span class="sdescdet">rxmargin_volt_comp_mask[6:5]</span><br/>
          <span class="ldescdet">RxMargin Volt Mask</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmargin_jit_offset_shift</span><br/>
          <span class="sdescdet">rxmargin_jit_offset_shift[4:0]</span><br/>
          <span class="ldescdet">RxMargin JIT offset shift</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A245AC317F76271F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d8</span> Register(32 bit) rx_margin_ctrl_2</span><br/>
      <span class="sdescdet">Rx Margin Control</span><br/>
      <span class="ldescdet">Rx Margin Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1d8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="2">rxmarginin_pam4_eye_sel_locovr</td>
        <td class="fldnorm" colspan="7">rxmarginin_offset_locovr</td>
        <td class="fldnorm" colspan="1">rxmarginin_mode_locovr</td>
        <td class="fldnorm" colspan="1">rxmarginin_offset_change_locovr</td>
        <td class="fldnorm" colspan="1">rxmarginin_direction_locovr</td>
        <td class="fldnorm" colspan="1">rxmarginin_start_locovr</td>
        <td class="fldnorm" colspan="1">rxmarginin_locovren</td>
        <td class="fldnorm" colspan="5">rxmargin_flx_jit_offset_shift</td>
        <td class="fldnorm" colspan="4">rxeqset_latch_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmarginin_pam4_eye_sel_locovr</span><br/>
          <span class="sdescdet">rxmarginin_pam4_eye_sel_locovr[22:21]</span><br/>
          <span class="ldescdet">RxMargin PAM4 eye select override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmarginin_offset_locovr</span><br/>
          <span class="sdescdet">rxmarginin_offset_locovr[20:14]</span><br/>
          <span class="ldescdet">RxMargin offset override</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmarginin_mode_locovr</span><br/>
          <span class="sdescdet">rxmarginin_mode_locovr[13:13]</span><br/>
          <span class="ldescdet">RxMargin mode override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmarginin_offset_change_locovr</span><br/>
          <span class="sdescdet">rxmarginin_offset_change_locovr[12:12]</span><br/>
          <span class="ldescdet">RxMargin offset change override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmarginin_direction_locovr</span><br/>
          <span class="sdescdet">rxmarginin_direction_locovr[11:11]</span><br/>
          <span class="ldescdet">RxMargin direction override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmarginin_start_locovr</span><br/>
          <span class="sdescdet">rxmarginin_start_locovr[10:10]</span><br/>
          <span class="ldescdet">RxMargin start override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmarginin_locovren</span><br/>
          <span class="sdescdet">rxmarginin_locovren[9:9]</span><br/>
          <span class="ldescdet">RxMargin control override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmargin_flx_jit_offset_shift</span><br/>
          <span class="sdescdet">rxmargin_flx_jit_offset_shift[8:4]</span><br/>
          <span class="ldescdet">RxMargin Flex Jit Offset Sfhit (not used)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqset_latch_delay</span><br/>
          <span class="sdescdet">rxeqset_latch_delay[3:0]</span><br/>
          <span class="ldescdet">RxEq Latch delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A5CD5DDDB8D2AD8F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001dc</span> Register(32 bit) rx_margin_status</span><br/>
      <span class="sdescdet">Rx Margin Status</span><br/>
      <span class="ldescdet">Rx Margin Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1dc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="2">rxmarginin_pam4_eye_sel_loc</td>
        <td class="fldnorm" colspan="7">rxmarginin_offset_loc</td>
        <td class="fldnorm" colspan="1">rxmarginin_mode_loc</td>
        <td class="fldnorm" colspan="1">rxmarginin_offset_change_loc</td>
        <td class="fldnorm" colspan="1">rxmarginin_direction_loc</td>
        <td class="fldnorm" colspan="1">rxmarginin_start_loc</td>
        <td class="fldnorm" colspan="1">rxeq_rxmargin_volt_running_status</td>
        <td class="fldnorm" colspan="2">rxmarginout_status_code_gray</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="7">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmarginin_pam4_eye_sel_loc</span><br/>
          <span class="sdescdet">rxmarginin_pam4_eye_sel_loc[15:14]</span><br/>
          <span class="ldescdet">RxMargin PAM4 eye select</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmarginin_offset_loc</span><br/>
          <span class="sdescdet">rxmarginin_offset_loc[13:7]</span><br/>
          <span class="ldescdet">RxMargin offset</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmarginin_mode_loc</span><br/>
          <span class="sdescdet">rxmarginin_mode_loc[6:6]</span><br/>
          <span class="ldescdet">RxMargin mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmarginin_offset_change_loc</span><br/>
          <span class="sdescdet">rxmarginin_offset_change_loc[5:5]</span><br/>
          <span class="ldescdet">RxMargin offset change</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmarginin_direction_loc</span><br/>
          <span class="sdescdet">rxmarginin_direction_loc[4:4]</span><br/>
          <span class="ldescdet">RxMargin direction</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmarginin_start_loc</span><br/>
          <span class="sdescdet">rxmarginin_start_loc[3:3]</span><br/>
          <span class="ldescdet">RxMargin start</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeq_rxmargin_volt_running_status</span><br/>
          <span class="sdescdet">rxeq_rxmargin_volt_running_status[2:2]</span><br/>
          <span class="ldescdet">RxMargin Volt Running status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmarginout_status_code_gray</span><br/>
          <span class="sdescdet">rxmarginout_status_code_gray[1:0]</span><br/>
          <span class="ldescdet">RxMargin Code Gray status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B3A9C7170F319B5E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e0</span> Register(32 bit) rx_input_pin_override</span><br/>
      <span class="sdescdet">Rx input pin override</span><br/>
      <span class="ldescdet">Rx input pin override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1e0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">pipepcspin_restore_b_locovr</td>
        <td class="fldnorm" colspan="1">pipepcspin_restore_b_locovren</td>
        <td class="fldnorm" colspan="1">pipepcspin_deeppm_req_b_locovr</td>
        <td class="fldnorm" colspan="1">pipepcspin_deeppm_req_b_locovren</td>
        <td class="fldnorm" colspan="1">rxeqpin_eyemeas_start_locovr</td>
        <td class="fldnorm" colspan="1">rxeqpin_eyemeas_start_locovren</td>
        <td class="fldnorm" colspan="1">rxeqpin_adaptation_start_locovr</td>
        <td class="fldnorm" colspan="1">rxeqpin_adaptation_start_locovren</td>
        <td class="fldnorm" colspan="1">rxeqpin_static_en_locovr</td>
        <td class="fldnorm" colspan="1">rxeqpin_static_en_locovren</td>
        <td class="fldnorm" colspan="3">rxeqpin_precal_code_sel_locovr</td>
        <td class="fldnorm" colspan="1">rxeqpin_precal_code_sel_locovren</td>
        <td class="fldnorm" colspan="1">pipepcspin_eq_training_locovr</td>
        <td class="fldnorm" colspan="1">pipepcspin_eq_training_locovren</td>
        <td class="fldnorm" colspan="1">pipepcspin_eq_inprogress_locovr</td>
        <td class="fldnorm" colspan="1">pipepcspin_eq_inprogress_locovren</td>
        <td class="fldnorm" colspan="1">pipepcspin_sris_en_locovr</td>
        <td class="fldnorm" colspan="1">pipepcspin_sris_en_locovren</td>
        <td class="fldnorm" colspan="1">pipepcspin_lfps_en_locovr</td>
        <td class="fldnorm" colspan="1">pipepcspin_lfps_en_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_restore_b_locovr</span><br/>
          <span class="sdescdet">pipepcspin_restore_b_locovr[21:21]</span><br/>
          <span class="ldescdet">PIPIE PCS Restore pin override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_restore_b_locovren</span><br/>
          <span class="sdescdet">pipepcspin_restore_b_locovren[20:20]</span><br/>
          <span class="ldescdet">PIPIE PCS Restore pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_deeppm_req_b_locovr</span><br/>
          <span class="sdescdet">pipepcspin_deeppm_req_b_locovr[19:19]</span><br/>
          <span class="ldescdet">PIPIE PCS Deep Power Management override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_deeppm_req_b_locovren</span><br/>
          <span class="sdescdet">pipepcspin_deeppm_req_b_locovren[18:18]</span><br/>
          <span class="ldescdet">PIPIE PCS Deep Power Management pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_eyemeas_start_locovr</span><br/>
          <span class="sdescdet">rxeqpin_eyemeas_start_locovr[17:17]</span><br/>
          <span class="ldescdet">RxEq Eye Measurment Start override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_eyemeas_start_locovren</span><br/>
          <span class="sdescdet">rxeqpin_eyemeas_start_locovren[16:16]</span><br/>
          <span class="ldescdet">RxEq Eye Measurment Start pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_adaptation_start_locovr</span><br/>
          <span class="sdescdet">rxeqpin_adaptation_start_locovr[15:15]</span><br/>
          <span class="ldescdet">RxEq Adaptation Start override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_adaptation_start_locovren</span><br/>
          <span class="sdescdet">rxeqpin_adaptation_start_locovren[14:14]</span><br/>
          <span class="ldescdet">RxEq Adaptation Start pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_static_en_locovr</span><br/>
          <span class="sdescdet">rxeqpin_static_en_locovr[13:13]</span><br/>
          <span class="ldescdet">RxEq Static Enable override </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_static_en_locovren</span><br/>
          <span class="sdescdet">rxeqpin_static_en_locovren[12:12]</span><br/>
          <span class="ldescdet">RxEq Static Enable pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_precal_code_sel_locovr</span><br/>
          <span class="sdescdet">rxeqpin_precal_code_sel_locovr[11:9]</span><br/>
          <span class="ldescdet">RxEq Pre-Cal Code Select override </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_precal_code_sel_locovren</span><br/>
          <span class="sdescdet">rxeqpin_precal_code_sel_locovren[8:8]</span><br/>
          <span class="ldescdet">RxEq Pre-Cal Code Select pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_eq_training_locovr</span><br/>
          <span class="sdescdet">pipepcspin_eq_training_locovr[7:7]</span><br/>
          <span class="ldescdet">PIPIE PCS Equalize Training override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_eq_training_locovren</span><br/>
          <span class="sdescdet">pipepcspin_eq_training_locovren[6:6]</span><br/>
          <span class="ldescdet">PIPIE PCS Equalize Training pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_eq_inprogress_locovr</span><br/>
          <span class="sdescdet">pipepcspin_eq_inprogress_locovr[5:5]</span><br/>
          <span class="ldescdet">PIPE PCS Equalize In-Progress override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_eq_inprogress_locovren</span><br/>
          <span class="sdescdet">pipepcspin_eq_inprogress_locovren[4:4]</span><br/>
          <span class="ldescdet">PIPE PCS Equalize In-Progress pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_sris_en_locovr</span><br/>
          <span class="sdescdet">pipepcspin_sris_en_locovr[3:3]</span><br/>
          <span class="ldescdet">PIPE PCS SRIS Enable override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_sris_en_locovren</span><br/>
          <span class="sdescdet">pipepcspin_sris_en_locovren[2:2]</span><br/>
          <span class="ldescdet">PIPE PCS SRIS Enable pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_lfps_en_locovr</span><br/>
          <span class="sdescdet">pipepcspin_lfps_en_locovr[1:1]</span><br/>
          <span class="ldescdet">PIPE PCS LFPS Enable override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_lfps_en_locovren</span><br/>
          <span class="sdescdet">pipepcspin_lfps_en_locovren[0:0]</span><br/>
          <span class="ldescdet">PIPE PCS LFPS Enable pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9F1978E6872956DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e4</span> Register(32 bit) rx_input_pin_preoverride</span><br/>
      <span class="sdescdet">Rx inputpin pre-override value</span><br/>
      <span class="ldescdet">Rx inputpin pre-override value
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1e4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="1">pipepcspin_restore_b_loc</td>
        <td class="fldnorm" colspan="1">pipepcspin_deeppm_req_b_loc</td>
        <td class="fldnorm" colspan="1">rxeqpin_eyemeas_start_loc</td>
        <td class="fldnorm" colspan="1">rxeqpin_adaptation_start_loc</td>
        <td class="fldnorm" colspan="1">rxeqpin_static_en_loc</td>
        <td class="fldnorm" colspan="3">rxeqpin_precal_code_sel_loc</td>
        <td class="fldnorm" colspan="1">pipepcspin_eq_training_loc</td>
        <td class="fldnorm" colspan="1">pipepcspin_eq_inprogress_loc</td>
        <td class="fldnorm" colspan="1">pipepcspin_sris_en_loc</td>
        <td class="fldnorm" colspan="1">pipepcspin_lfps_en_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_restore_b_loc</span><br/>
          <span class="sdescdet">pipepcspin_restore_b_loc[11:11]</span><br/>
          <span class="ldescdet">PIPIE PCS Restore pin pre-override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_deeppm_req_b_loc</span><br/>
          <span class="sdescdet">pipepcspin_deeppm_req_b_loc[10:10]</span><br/>
          <span class="ldescdet">PIPIE PCS Deep Power Management pre-override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_eyemeas_start_loc</span><br/>
          <span class="sdescdet">rxeqpin_eyemeas_start_loc[9:9]</span><br/>
          <span class="ldescdet">RxEq Eye Measurment Start pre-override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_adaptation_start_loc</span><br/>
          <span class="sdescdet">rxeqpin_adaptation_start_loc[8:8]</span><br/>
          <span class="ldescdet">RxEq Adaptation Start pre-override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_static_en_loc</span><br/>
          <span class="sdescdet">rxeqpin_static_en_loc[7:7]</span><br/>
          <span class="ldescdet">RxEq Static Enable pre-override </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_precal_code_sel_loc</span><br/>
          <span class="sdescdet">rxeqpin_precal_code_sel_loc[6:4]</span><br/>
          <span class="ldescdet">RxEq Pre-Cal Code Select pre-override </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_eq_training_loc</span><br/>
          <span class="sdescdet">pipepcspin_eq_training_loc[3:3]</span><br/>
          <span class="ldescdet">PIPIE PCS Equalize Training pre-override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_eq_inprogress_loc</span><br/>
          <span class="sdescdet">pipepcspin_eq_inprogress_loc[2:2]</span><br/>
          <span class="ldescdet">PIPE PCS Equalize In-Progress pre-override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_sris_en_loc</span><br/>
          <span class="sdescdet">pipepcspin_sris_en_loc[1:1]</span><br/>
          <span class="ldescdet">PIPE PCS SRIS Enable pre-override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_lfps_en_loc</span><br/>
          <span class="sdescdet">pipepcspin_lfps_en_loc[0:0]</span><br/>
          <span class="ldescdet">PIPE PCS LFPS Enable pre-override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D5A3924052EF7155" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e8</span> Register(32 bit) rx_output_pin_override_0</span><br/>
      <span class="sdescdet">Rx output pin override</span><br/>
      <span class="ldescdet">Rx output pin override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1e8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">pipepcspin_signaldetect_lfps_locovr</td>
        <td class="fldnorm" colspan="1">pipepcspin_signaldetect_lfps_locovren</td>
        <td class="fldnorm" colspan="1">rxdatpin_signaldetect_locovr</td>
        <td class="fldnorm" colspan="1">rxdatpin_signaldetect_locovren</td>
        <td class="fldnorm" colspan="1">rxdatpin_cdrlock2data_locovr</td>
        <td class="fldnorm" colspan="1">rxdatpin_cdrlock2data_locovren</td>
        <td class="fldnorm" colspan="1">pipepcspin_deeppm_ack_b_locovr</td>
        <td class="fldnorm" colspan="1">pipepcspin_deeppm_ack_b_locovren</td>
        <td class="fldnorm" colspan="1">rxeqpin_eyemeas_err_locovr</td>
        <td class="fldnorm" colspan="1">rxeqpin_eyemeas_err_locovren</td>
        <td class="fldnorm" colspan="1">rxeqpin_eyemeas_done_locovr</td>
        <td class="fldnorm" colspan="1">rxeqpin_eyemeas_done_locovren</td>
        <td class="fldnorm" colspan="14">rxeqpin_adaptation_best_eye_val_locovr</td>
        <td class="fldnorm" colspan="1">rxeqpin_adaptation_best_eye_val_locovren</td>
        <td class="fldnorm" colspan="1">rxeqpin_adaptation_done_locovr</td>
        <td class="fldnorm" colspan="1">rxeqpin_adaptation_done_locovren</td>
        <td class="fldnorm" colspan="1">rxpin_status_locovr</td>
        <td class="fldnorm" colspan="1">rxpin_status_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="14">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_signaldetect_lfps_locovr</span><br/>
          <span class="sdescdet">pipepcspin_signaldetect_lfps_locovr[30:30]</span><br/>
          <span class="ldescdet">o_pipepcs_signaldetect_lfps_l[x]_a output pin override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_signaldetect_lfps_locovren</span><br/>
          <span class="sdescdet">pipepcspin_signaldetect_lfps_locovren[29:29]</span><br/>
          <span class="ldescdet">o_pipepcs_signaldetect_lfps_l[x]_a output pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatpin_signaldetect_locovr</span><br/>
          <span class="sdescdet">rxdatpin_signaldetect_locovr[28:28]</span><br/>
          <span class="ldescdet">o_rxdat_signaldetect_l[x]_a output pin override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatpin_signaldetect_locovren</span><br/>
          <span class="sdescdet">rxdatpin_signaldetect_locovren[27:27]</span><br/>
          <span class="ldescdet">o_rxdat_signaldetect_l[x]_a output pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatpin_cdrlock2data_locovr</span><br/>
          <span class="sdescdet">rxdatpin_cdrlock2data_locovr[26:26]</span><br/>
          <span class="ldescdet">o_rxdat_cdrlock2data_l[x]_a output pin override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatpin_cdrlock2data_locovren</span><br/>
          <span class="sdescdet">rxdatpin_cdrlock2data_locovren[25:25]</span><br/>
          <span class="ldescdet">o_rxdat_cdrlock2data_l[x]_a output pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_deeppm_ack_b_locovr</span><br/>
          <span class="sdescdet">pipepcspin_deeppm_ack_b_locovr[24:24]</span><br/>
          <span class="ldescdet">o_pipepcs_deeppm_ack_l[x]_b_a output pin override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_deeppm_ack_b_locovren</span><br/>
          <span class="sdescdet">pipepcspin_deeppm_ack_b_locovren[23:23]</span><br/>
          <span class="ldescdet">o_pipepcs_deeppm_ack_l[x]_b_a output pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_eyemeas_err_locovr</span><br/>
          <span class="sdescdet">rxeqpin_eyemeas_err_locovr[22:22]</span><br/>
          <span class="ldescdet">o_rxeq_eyemeas_err_l[x]_a output pin override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_eyemeas_err_locovren</span><br/>
          <span class="sdescdet">rxeqpin_eyemeas_err_locovren[21:21]</span><br/>
          <span class="ldescdet">o_rxeq_eyemeas_err_l[x]_a output pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_eyemeas_done_locovr</span><br/>
          <span class="sdescdet">rxeqpin_eyemeas_done_locovr[20:20]</span><br/>
          <span class="ldescdet">o_rxeq_eyemeas_done_l[x]_a output pin override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_eyemeas_done_locovren</span><br/>
          <span class="sdescdet">rxeqpin_eyemeas_done_locovren[19:19]</span><br/>
          <span class="ldescdet">o_rxeq_eyemeas_done_l[x]_a output pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_adaptation_best_eye_val_locovr</span><br/>
          <span class="sdescdet">rxeqpin_adaptation_best_eye_val_locovr[18:5]</span><br/>
          <span class="ldescdet">o_rxeq_adaptation_best_eye_val_l[x]_ output pin override</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_adaptation_best_eye_val_locovren</span><br/>
          <span class="sdescdet">rxeqpin_adaptation_best_eye_val_locovren[4:4]</span><br/>
          <span class="ldescdet">o_rxeq_adaptation_best_eye_val_l[x]_ output pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_adaptation_done_locovr</span><br/>
          <span class="sdescdet">rxeqpin_adaptation_done_locovr[3:3]</span><br/>
          <span class="ldescdet">o_rxeq_adaptation_done_l[x]_a output pin override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_adaptation_done_locovren</span><br/>
          <span class="sdescdet">rxeqpin_adaptation_done_locovren[2:2]</span><br/>
          <span class="ldescdet">o_rxeq_adaptation_done_l[x]_a output pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxpin_status_locovr</span><br/>
          <span class="sdescdet">rxpin_status_locovr[1:1]</span><br/>
          <span class="ldescdet">o_rx_status_l[x]_a output pin override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxpin_status_locovren</span><br/>
          <span class="sdescdet">rxpin_status_locovren[0:0]</span><br/>
          <span class="ldescdet">o_rx_status_l[x]_a output pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_60EA7EB21826369D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ec</span> Register(32 bit) rx_output_pin_override_1</span><br/>
      <span class="sdescdet">Rx output pin override</span><br/>
      <span class="ldescdet">Rx output pin override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1ec</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="2">pipepcspin_rxmargin_status_gray_locovr</td>
        <td class="fldnorm" colspan="1">pipepcspin_rxmargin_status_gray_locovren</td>
        <td class="fldnorm" colspan="14">rxeqpin_eyemeas_val_locovr</td>
        <td class="fldnorm" colspan="1">rxeqpin_eyemeas_val_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="14">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_rxmargin_status_gray_locovr</span><br/>
          <span class="sdescdet">pipepcspin_rxmargin_status_gray_locovr[17:16]</span><br/>
          <span class="ldescdet">o_pipepcs_rxmargin_status_gray_l[x]_a output pin override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_rxmargin_status_gray_locovren</span><br/>
          <span class="sdescdet">pipepcspin_rxmargin_status_gray_locovren[15:15]</span><br/>
          <span class="ldescdet">o_pipepcs_rxmargin_status_gray_l[x]_a output pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_eyemeas_val_locovr</span><br/>
          <span class="sdescdet">rxeqpin_eyemeas_val_locovr[14:1]</span><br/>
          <span class="ldescdet">o_rxeq_eyemeas_val_l[x]_a output pin override</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_eyemeas_val_locovren</span><br/>
          <span class="sdescdet">rxeqpin_eyemeas_val_locovren[0:0]</span><br/>
          <span class="ldescdet">o_rxeq_eyemeas_val_l[x]_a output pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFD264CD8152710B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f0</span> Register(32 bit) rx_output_pin_preoverride_0</span><br/>
      <span class="sdescdet">Rx output pin pre-override value</span><br/>
      <span class="ldescdet">Rx output pin pre-override value
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1f0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="14">rxeqpin_eyemeas_val_loc</td>
        <td class="fldnorm" colspan="1">rxeqpin_eyemeas_err_loc</td>
        <td class="fldnorm" colspan="1">rxeqpin_eyemeas_done_loc</td>
        <td class="fldnorm" colspan="14">rxeqpin_adaptation_best_eye_val_loc</td>
        <td class="fldnorm" colspan="1">rxeqpin_adaptation_done_loc</td>
        <td class="fldnorm" colspan="1">rxpin_status_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="14">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="14">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_eyemeas_val_loc</span><br/>
          <span class="sdescdet">rxeqpin_eyemeas_val_loc[31:18]</span><br/>
          <span class="ldescdet">o_rxeq_eyemeas_val_l[x]_a output pin pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_eyemeas_err_loc</span><br/>
          <span class="sdescdet">rxeqpin_eyemeas_err_loc[17:17]</span><br/>
          <span class="ldescdet">o_rxeq_eyemeas_err_l[x]_a output pin pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_eyemeas_done_loc</span><br/>
          <span class="sdescdet">rxeqpin_eyemeas_done_loc[16:16]</span><br/>
          <span class="ldescdet">o_rxeq_eyemeas_done_l[x]_a output pin pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_adaptation_best_eye_val_loc</span><br/>
          <span class="sdescdet">rxeqpin_adaptation_best_eye_val_loc[15:2]</span><br/>
          <span class="ldescdet">o_rxeq_adaptation_best_eye_val_l[x]_ output pin pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxeqpin_adaptation_done_loc</span><br/>
          <span class="sdescdet">rxeqpin_adaptation_done_loc[1:1]</span><br/>
          <span class="ldescdet">o_rxeq_adaptation_done_l[x]_a output pin pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxpin_status_loc</span><br/>
          <span class="sdescdet">rxpin_status_loc[0:0]</span><br/>
          <span class="ldescdet">o_rx_status_l[x]_a output pin pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_497D3AFEDF666DCA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f4</span> Register(32 bit) rx_output_pin_preoverride_1</span><br/>
      <span class="sdescdet">Rx output pin pre-override value</span><br/>
      <span class="ldescdet">Rx output pin pre-override value
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1f4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="2">pipepcspin_rxmargin_status_gray_loc</td>
        <td class="fldnorm" colspan="1">pipepcspin_signaldetect_lfps_loc</td>
        <td class="fldnorm" colspan="1">rxdatpin_signaldetect_loc</td>
        <td class="fldnorm" colspan="1">rxdatpin_cdrlock2data_loc</td>
        <td class="fldnorm" colspan="1">pipepcspin_deeppm_ack_b_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_rxmargin_status_gray_loc</span><br/>
          <span class="sdescdet">pipepcspin_rxmargin_status_gray_loc[5:4]</span><br/>
          <span class="ldescdet">o_pipepcs_rxmargin_status_gray_l[x]_a output pin pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_signaldetect_lfps_loc</span><br/>
          <span class="sdescdet">pipepcspin_signaldetect_lfps_loc[3:3]</span><br/>
          <span class="ldescdet">o_pipepcs_signaldetect_lfps_l[x]_a output pin pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatpin_signaldetect_loc</span><br/>
          <span class="sdescdet">rxdatpin_signaldetect_loc[2:2]</span><br/>
          <span class="ldescdet">o_rxdat_signaldetect_l[x]_a output pin pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatpin_cdrlock2data_loc</span><br/>
          <span class="sdescdet">rxdatpin_cdrlock2data_loc[1:1]</span><br/>
          <span class="ldescdet">o_rxdat_cdrlock2data_l[x]_a output pin override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcspin_deeppm_ack_b_loc</span><br/>
          <span class="sdescdet">pipepcspin_deeppm_ack_b_loc[0:0]</span><br/>
          <span class="ldescdet">o_pipepcs_deeppm_ack_l[x]_b_a a output pin pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_27337DC490286F03" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f8</span> Register(32 bit) rx_brkpt_ctrl</span><br/>
      <span class="sdescdet">Rx break point control</span><br/>
      <span class="ldescdet">Rx break point control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1f8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="1">rxfsm_rst_brkpt_en_mask</td>
        <td class="fldnorm" colspan="1">rxfsm_rst_notify_en</td>
        <td class="fldnorm" colspan="5">rxratewidthbrkpt_en</td>
        <td class="fldnorm" colspan="1">rxcalmasterbrkpt_en</td>
        <td class="fldnorm" colspan="1">rxrpubrkpt_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_rst_brkpt_en_mask</span><br/>
          <span class="sdescdet">rxfsm_rst_brkpt_en_mask[8:8]</span><br/>
          <span class="ldescdet">Main FSM reset break point enable.  This bit can be enable only when txfsm_rst_notify_en is HIGH</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_rst_notify_en</span><br/>
          <span class="sdescdet">rxfsm_rst_notify_en[7:7]</span><br/>
          <span class="ldescdet">Main FSM reset notify enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxratewidthbrkpt_en</span><br/>
          <span class="sdescdet">rxratewidthbrkpt_en[6:2]</span><br/>
          <span class="ldescdet">RateWidth break point enable</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalmasterbrkpt_en</span><br/>
          <span class="sdescdet">rxcalmasterbrkpt_en[1:1]</span><br/>
          <span class="ldescdet">CalMaster break point enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_en</span><br/>
          <span class="sdescdet">rxrpubrkpt_en[0:0]</span><br/>
          <span class="ldescdet">RPU break point enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_85B3A0F4638B8879" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001fc</span> Register(32 bit) rx_brkpt_status</span><br/>
      <span class="sdescdet">Rx break point status</span><br/>
      <span class="ldescdet">Rx break point status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f1fc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">rxfsm_rst_notify_hit</td>
        <td class="fldnorm" colspan="1">rxratewidthbrkpt_hit</td>
        <td class="fldnorm" colspan="1">rxcalmasterbrkpt_hit</td>
        <td class="fldnorm" colspan="1">rxrpubrkpt_hit</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_rst_notify_hit</span><br/>
          <span class="sdescdet">rxfsm_rst_notify_hit[3:3]</span><br/>
          <span class="ldescdet">Main FSM reset notify status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxratewidthbrkpt_hit</span><br/>
          <span class="sdescdet">rxratewidthbrkpt_hit[2:2]</span><br/>
          <span class="ldescdet">RateWidth break point status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalmasterbrkpt_hit</span><br/>
          <span class="sdescdet">rxcalmasterbrkpt_hit[1:1]</span><br/>
          <span class="ldescdet">CalMaster break point status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_hit</span><br/>
          <span class="sdescdet">rxrpubrkpt_hit[0:0]</span><br/>
          <span class="ldescdet">RPU break point status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3171AAFF9C6893BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000200</span> Register(32 bit) rx_brkpt_clear</span><br/>
      <span class="sdescdet">Rx break point control clear</span><br/>
      <span class="ldescdet">Rx break point control clear
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f200</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">rxfsm_rst_notify_hit_clr</td>
        <td class="fldnorm" colspan="1">rxratewidthbrkpt_hit_clr</td>
        <td class="fldnorm" colspan="1">rxcalmasterbrkpt_hit_clr</td>
        <td class="fldnorm" colspan="1">rxrpubrkpt_hit_clr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_rst_notify_hit_clr</span><br/>
          <span class="sdescdet">rxfsm_rst_notify_hit_clr[3:3]</span><br/>
          <span class="ldescdet">Main FSM reset notify break point clear/resume.  Self-clear bit.  Write 1 to clear/resume the FSM from the break point when txfsm_rst_brkpt_en_mask is HIGH.  When the break point is cleared, this register value will return back to 1'b0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxratewidthbrkpt_hit_clr</span><br/>
          <span class="sdescdet">rxratewidthbrkpt_hit_clr[2:2]</span><br/>
          <span class="ldescdet">RateWidth break point clear/resume.  Self-clear bit.  Write 1 to clear/resume the FSM from the break point.  When the break point is cleared, this register value will return back to 1'b0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcalmasterbrkpt_hit_clr</span><br/>
          <span class="sdescdet">rxcalmasterbrkpt_hit_clr[1:1]</span><br/>
          <span class="ldescdet">CalMaster break point clear/resume.  Self-clear bit.  Write 1 to clear/resume the FSM from the break point.  When the break point is cleared, this register value will return back to 1'b0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxrpubrkpt_hit_clr</span><br/>
          <span class="sdescdet">rxrpubrkpt_hit_clr[0:0]</span><br/>
          <span class="ldescdet">RPU break point clear/resume.  Self-clear bit.  Write 1 to clear/resume the FSM from the break point.  When the break point is cleared, this register value will return back to 1'b0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5889F48224B87FE1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000204</span> Register(32 bit) rxdco_status</span><br/>
      <span class="sdescdet">Rx DCO Status</span><br/>
      <span class="ldescdet">Rx DCO Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f204</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="1">rxdco_ldo_comp_out</td>
        <td class="fldnorm" colspan="10">rxdco_hscnt_val</td>
        <td class="fldnorm" colspan="1">rxphdt_reflvl_update_ack</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="10">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_ldo_comp_out</span><br/>
          <span class="sdescdet">rxdco_ldo_comp_out[11:11]</span><br/>
          <span class="ldescdet">RxDCO LDO comparator output</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_hscnt_val</span><br/>
          <span class="sdescdet">rxdco_hscnt_val[10:1]</span><br/>
          <span class="ldescdet">RxDCO HS counter value</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphdt_reflvl_update_ack</span><br/>
          <span class="sdescdet">rxphdt_reflvl_update_ack[0:0]</span><br/>
          <span class="ldescdet">Rx Phase detector reference level update acknowledge</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_60482DEFF17DB0DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000208</span> Register(32 bit) rxdco_control_ana</span><br/>
      <span class="sdescdet">RX DCO control</span><br/>
      <span class="ldescdet">RX DCO control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f208</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000007</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">rxdco_ldo_refgen_b</td>
        <td class="fldnorm" colspan="1">rxdco_ldo_refgen_byp_en</td>
        <td class="fldnorm" colspan="1">rxdco_ldo_pksns_byp_en</td>
        <td class="fldnorm" colspan="1">rxdco_pksns_swing_r_byp_b</td>
        <td class="fldnorm" colspan="1">rxdco_ldo_dco_hiz_b</td>
        <td class="fldnorm" colspan="1">rxdco_ldo_pksns_hiz_b</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_ldo_refgen_b</span><br/>
          <span class="sdescdet">rxdco_ldo_refgen_b[5:5]</span><br/>
          <span class="ldescdet">RxDCO - LDO Ref Generator power down.  Active LOW</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_ldo_refgen_byp_en</span><br/>
          <span class="sdescdet">rxdco_ldo_refgen_byp_en[4:4]</span><br/>
          <span class="ldescdet">RxDCO - LDO Ref Generator bypass enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_ldo_pksns_byp_en</span><br/>
          <span class="sdescdet">rxdco_ldo_pksns_byp_en[3:3]</span><br/>
          <span class="ldescdet">RxDCO - LDO Peaking Sensor bypass enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_pksns_swing_r_byp_b</span><br/>
          <span class="sdescdet">rxdco_pksns_swing_r_byp_b[2:2]</span><br/>
          <span class="ldescdet">RxDCO - Peaking Sensor Swing bypass.  Active Low</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_ldo_dco_hiz_b</span><br/>
          <span class="sdescdet">rxdco_ldo_dco_hiz_b[1:1]</span><br/>
          <span class="ldescdet">RxDCO - LDO DCO Hi-z.  Active Low</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_ldo_pksns_hiz_b</span><br/>
          <span class="sdescdet">rxdco_ldo_pksns_hiz_b[0:0]</span><br/>
          <span class="ldescdet">RxDCO - LDO Peaking Sensor Hi-z.  Active Low</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_10707E8F744B95DB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000020c</span> Register(32 bit) rxdco_control_dig_muxd0</span><br/>
      <span class="sdescdet">RX DCO control</span><br/>
      <span class="ldescdet">RX DCO control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f20c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03bfa264</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_vote_avg_hold_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcodither_sync_bypass_en_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_pe_disable_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dft_cnt_restart_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_dft_timer_limit_muxd0</td>
        <td class="fldnorm" colspan="8">rx_cdr_fine_max_limit_muxd0</td>
        <td class="fldnorm" colspan="2">rx_cdr_cdrlock_sel_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_rxsigdet_cdrlock2data_sel_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_rxdcofine_prop_sel_mode_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_gateinreset_disable_muxd0</td>
        <td class="fldnorm" colspan="8">pfd_gain_muxd0</td>
        <td class="fldnorm" colspan="1">pfd_inv_cb_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vote_avg_hold_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_vote_avg_hold_muxd0[29:29]</span><br/>
          <span class="ldescdet">Moving average logic for current PD voters set on hold</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcodither_sync_bypass_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dcodither_sync_bypass_en_muxd0[28:28]</span><br/>
          <span class="ldescdet">Bypass dither synchronizers and use s2p clock for dithering fine fractional code</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pe_disable_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_pe_disable_muxd0[27:27]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dft_cnt_restart_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dft_cnt_restart_muxd0[26:26]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dft_timer_limit_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dft_timer_limit_muxd0[25:22]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0xe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_max_limit_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine_max_limit_muxd0[21:14]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0xfe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdrlock_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_cdrlock_sel_muxd0[13:12]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_rxsigdet_cdrlock2data_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_rxsigdet_cdrlock2data_sel_muxd0[11:11]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_rxdcofine_prop_sel_mode_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_rxdcofine_prop_sel_mode_muxd0[10:10]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_gateinreset_disable_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_gateinreset_disable_muxd0[9:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pfd_gain_muxd0</span><br/>
          <span class="sdescdet">pfd_gain_muxd0[8:1]</span><br/>
          <span class="ldescdet">PFD Gain</span></p>
          <p><b>Reset: </b>hex:0x32;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pfd_inv_cb_muxd0</span><br/>
          <span class="sdescdet">pfd_inv_cb_muxd0[0:0]</span><br/>
          <span class="ldescdet">PFD Chicken Bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9DA2B387C144B93C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000210</span> Register(32 bit) rxdco_control_dig_muxd1</span><br/>
      <span class="sdescdet">RX DCO control</span><br/>
      <span class="ldescdet">RX DCO control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f210</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03bfa264</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_vote_avg_hold_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcodither_sync_bypass_en_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_pe_disable_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dft_cnt_restart_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_dft_timer_limit_muxd1</td>
        <td class="fldnorm" colspan="8">rx_cdr_fine_max_limit_muxd1</td>
        <td class="fldnorm" colspan="2">rx_cdr_cdrlock_sel_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_rxsigdet_cdrlock2data_sel_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_rxdcofine_prop_sel_mode_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_gateinreset_disable_muxd1</td>
        <td class="fldnorm" colspan="8">pfd_gain_muxd1</td>
        <td class="fldnorm" colspan="1">pfd_inv_cb_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vote_avg_hold_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_vote_avg_hold_muxd1[29:29]</span><br/>
          <span class="ldescdet">Moving average logic for current PD voters set on hold</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcodither_sync_bypass_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dcodither_sync_bypass_en_muxd1[28:28]</span><br/>
          <span class="ldescdet">Bypass dither synchronizers and use s2p clock for dithering fine fractional code</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pe_disable_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_pe_disable_muxd1[27:27]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dft_cnt_restart_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dft_cnt_restart_muxd1[26:26]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dft_timer_limit_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dft_timer_limit_muxd1[25:22]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0xe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_max_limit_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine_max_limit_muxd1[21:14]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0xfe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdrlock_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_cdrlock_sel_muxd1[13:12]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_rxsigdet_cdrlock2data_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_rxsigdet_cdrlock2data_sel_muxd1[11:11]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_rxdcofine_prop_sel_mode_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_rxdcofine_prop_sel_mode_muxd1[10:10]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_gateinreset_disable_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_gateinreset_disable_muxd1[9:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pfd_gain_muxd1</span><br/>
          <span class="sdescdet">pfd_gain_muxd1[8:1]</span><br/>
          <span class="ldescdet">PFD Gain</span></p>
          <p><b>Reset: </b>hex:0x32;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pfd_inv_cb_muxd1</span><br/>
          <span class="sdescdet">pfd_inv_cb_muxd1[0:0]</span><br/>
          <span class="ldescdet">PFD Chicken Bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FC0CB21E12A5663A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000214</span> Register(32 bit) rxdco_control_dig_muxd2</span><br/>
      <span class="sdescdet">RX DCO control</span><br/>
      <span class="ldescdet">RX DCO control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f214</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03bfa264</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_vote_avg_hold_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcodither_sync_bypass_en_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_pe_disable_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dft_cnt_restart_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_dft_timer_limit_muxd2</td>
        <td class="fldnorm" colspan="8">rx_cdr_fine_max_limit_muxd2</td>
        <td class="fldnorm" colspan="2">rx_cdr_cdrlock_sel_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_rxsigdet_cdrlock2data_sel_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_rxdcofine_prop_sel_mode_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_gateinreset_disable_muxd2</td>
        <td class="fldnorm" colspan="8">pfd_gain_muxd2</td>
        <td class="fldnorm" colspan="1">pfd_inv_cb_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vote_avg_hold_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_vote_avg_hold_muxd2[29:29]</span><br/>
          <span class="ldescdet">Moving average logic for current PD voters set on hold</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcodither_sync_bypass_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dcodither_sync_bypass_en_muxd2[28:28]</span><br/>
          <span class="ldescdet">Bypass dither synchronizers and use s2p clock for dithering fine fractional code</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pe_disable_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_pe_disable_muxd2[27:27]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dft_cnt_restart_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dft_cnt_restart_muxd2[26:26]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dft_timer_limit_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dft_timer_limit_muxd2[25:22]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0xe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_max_limit_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine_max_limit_muxd2[21:14]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0xfe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdrlock_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_cdrlock_sel_muxd2[13:12]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_rxsigdet_cdrlock2data_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_rxsigdet_cdrlock2data_sel_muxd2[11:11]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_rxdcofine_prop_sel_mode_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_rxdcofine_prop_sel_mode_muxd2[10:10]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_gateinreset_disable_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_gateinreset_disable_muxd2[9:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pfd_gain_muxd2</span><br/>
          <span class="sdescdet">pfd_gain_muxd2[8:1]</span><br/>
          <span class="ldescdet">PFD Gain</span></p>
          <p><b>Reset: </b>hex:0x32;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pfd_inv_cb_muxd2</span><br/>
          <span class="sdescdet">pfd_inv_cb_muxd2[0:0]</span><br/>
          <span class="ldescdet">PFD Chicken Bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_24863A116D2F0E5C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000218</span> Register(32 bit) rxdco_control_dig_muxd3</span><br/>
      <span class="sdescdet">RX DCO control</span><br/>
      <span class="ldescdet">RX DCO control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f218</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03bfa264</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_vote_avg_hold_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcodither_sync_bypass_en_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_pe_disable_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dft_cnt_restart_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_dft_timer_limit_muxd3</td>
        <td class="fldnorm" colspan="8">rx_cdr_fine_max_limit_muxd3</td>
        <td class="fldnorm" colspan="2">rx_cdr_cdrlock_sel_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_rxsigdet_cdrlock2data_sel_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_rxdcofine_prop_sel_mode_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_gateinreset_disable_muxd3</td>
        <td class="fldnorm" colspan="8">pfd_gain_muxd3</td>
        <td class="fldnorm" colspan="1">pfd_inv_cb_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vote_avg_hold_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_vote_avg_hold_muxd3[29:29]</span><br/>
          <span class="ldescdet">Moving average logic for current PD voters set on hold</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcodither_sync_bypass_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dcodither_sync_bypass_en_muxd3[28:28]</span><br/>
          <span class="ldescdet">Bypass dither synchronizers and use s2p clock for dithering fine fractional code</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pe_disable_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_pe_disable_muxd3[27:27]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dft_cnt_restart_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dft_cnt_restart_muxd3[26:26]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dft_timer_limit_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dft_timer_limit_muxd3[25:22]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0xe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_max_limit_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine_max_limit_muxd3[21:14]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0xfe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdrlock_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_cdrlock_sel_muxd3[13:12]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_rxsigdet_cdrlock2data_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_rxsigdet_cdrlock2data_sel_muxd3[11:11]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_rxdcofine_prop_sel_mode_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_rxdcofine_prop_sel_mode_muxd3[10:10]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_gateinreset_disable_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_gateinreset_disable_muxd3[9:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pfd_gain_muxd3</span><br/>
          <span class="sdescdet">pfd_gain_muxd3[8:1]</span><br/>
          <span class="ldescdet">PFD Gain</span></p>
          <p><b>Reset: </b>hex:0x32;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pfd_inv_cb_muxd3</span><br/>
          <span class="sdescdet">pfd_inv_cb_muxd3[0:0]</span><br/>
          <span class="ldescdet">PFD Chicken Bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1FDE7BB277CE019D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000021c</span> Register(32 bit) rxdco_control_dig_muxd4</span><br/>
      <span class="sdescdet">RX DCO control</span><br/>
      <span class="ldescdet">RX DCO control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f21c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03bfa264</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_vote_avg_hold_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcodither_sync_bypass_en_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_pe_disable_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dft_cnt_restart_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_dft_timer_limit_muxd4</td>
        <td class="fldnorm" colspan="8">rx_cdr_fine_max_limit_muxd4</td>
        <td class="fldnorm" colspan="2">rx_cdr_cdrlock_sel_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_rxsigdet_cdrlock2data_sel_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_rxdcofine_prop_sel_mode_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_gateinreset_disable_muxd4</td>
        <td class="fldnorm" colspan="8">pfd_gain_muxd4</td>
        <td class="fldnorm" colspan="1">pfd_inv_cb_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vote_avg_hold_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_vote_avg_hold_muxd4[29:29]</span><br/>
          <span class="ldescdet">Moving average logic for current PD voters set on hold</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcodither_sync_bypass_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dcodither_sync_bypass_en_muxd4[28:28]</span><br/>
          <span class="ldescdet">Bypass dither synchronizers and use s2p clock for dithering fine fractional code</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pe_disable_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_pe_disable_muxd4[27:27]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dft_cnt_restart_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dft_cnt_restart_muxd4[26:26]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dft_timer_limit_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dft_timer_limit_muxd4[25:22]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0xe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_max_limit_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine_max_limit_muxd4[21:14]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0xfe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdrlock_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_cdrlock_sel_muxd4[13:12]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_rxsigdet_cdrlock2data_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_rxsigdet_cdrlock2data_sel_muxd4[11:11]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_rxdcofine_prop_sel_mode_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_rxdcofine_prop_sel_mode_muxd4[10:10]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_gateinreset_disable_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_gateinreset_disable_muxd4[9:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pfd_gain_muxd4</span><br/>
          <span class="sdescdet">pfd_gain_muxd4[8:1]</span><br/>
          <span class="ldescdet">PFD Gain</span></p>
          <p><b>Reset: </b>hex:0x32;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pfd_inv_cb_muxd4</span><br/>
          <span class="sdescdet">pfd_inv_cb_muxd4[0:0]</span><br/>
          <span class="ldescdet">PFD Chicken Bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_96A02069AD5D1276" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000220</span> Register(32 bit) rx_cdr_pksen_ctrl_muxd0</span><br/>
      <span class="sdescdet">RX DCO Peak Sensor control</span><br/>
      <span class="ldescdet">RX DCO Peak Sensor control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f220</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001040d8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_saturation_en_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_bypass_fine_prop_floops_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_vref_ovrd_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_comp_out_chicken_bit_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_pksen_settle_timer_limit_muxd0</td>
        <td class="fldnorm" colspan="6">rx_cdr_pksen_vref_sel_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_comp_en_muxd0</td>
        <td class="fldnorm" colspan="6">rx_cdr_pksen_vref_target_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_start_pksen_read_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_en_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_saturation_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_pksen_saturation_en_muxd0[21:21]</span><br/>
          <span class="ldescdet">Allow to cancel calibration if the peak sensor value saturates at first search</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bypass_fine_prop_floops_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_bypass_fine_prop_floops_muxd0[20:20]</span><br/>
          <span class="ldescdet">When set the output of the fine_prop of the digital filter is unflopped</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_vref_ovrd_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_pksen_vref_ovrd_muxd0[19:19]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_comp_out_chicken_bit_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_pksen_comp_out_chicken_bit_muxd0[18:18]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_settle_timer_limit_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_pksen_settle_timer_limit_muxd0[17:15]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_vref_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_pksen_vref_sel_muxd0[14:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_comp_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_pksen_comp_en_muxd0[8:8]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_vref_target_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_pksen_vref_target_muxd0[7:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x36;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_start_pksen_read_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_start_pksen_read_muxd0[1:1]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_pksen_en_muxd0[0:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0D50D25E17BD2CEA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000224</span> Register(32 bit) rx_cdr_pksen_ctrl_muxd1</span><br/>
      <span class="sdescdet">RX DCO Peak Sensor control</span><br/>
      <span class="ldescdet">RX DCO Peak Sensor control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f224</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001040d8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_saturation_en_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_bypass_fine_prop_floops_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_vref_ovrd_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_comp_out_chicken_bit_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_pksen_settle_timer_limit_muxd1</td>
        <td class="fldnorm" colspan="6">rx_cdr_pksen_vref_sel_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_comp_en_muxd1</td>
        <td class="fldnorm" colspan="6">rx_cdr_pksen_vref_target_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_start_pksen_read_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_en_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_saturation_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_pksen_saturation_en_muxd1[21:21]</span><br/>
          <span class="ldescdet">Allow to cancel calibration if the peak sensor value saturates at first search</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bypass_fine_prop_floops_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_bypass_fine_prop_floops_muxd1[20:20]</span><br/>
          <span class="ldescdet">When set the output of the fine_prop of the digital filter is unflopped</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_vref_ovrd_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_pksen_vref_ovrd_muxd1[19:19]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_comp_out_chicken_bit_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_pksen_comp_out_chicken_bit_muxd1[18:18]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_settle_timer_limit_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_pksen_settle_timer_limit_muxd1[17:15]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_vref_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_pksen_vref_sel_muxd1[14:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_comp_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_pksen_comp_en_muxd1[8:8]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_vref_target_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_pksen_vref_target_muxd1[7:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x36;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_start_pksen_read_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_start_pksen_read_muxd1[1:1]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_pksen_en_muxd1[0:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1648D575E9813F87" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000228</span> Register(32 bit) rx_cdr_pksen_ctrl_muxd2</span><br/>
      <span class="sdescdet">RX DCO Peak Sensor control</span><br/>
      <span class="ldescdet">RX DCO Peak Sensor control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f228</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001040d8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_saturation_en_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_bypass_fine_prop_floops_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_vref_ovrd_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_comp_out_chicken_bit_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_pksen_settle_timer_limit_muxd2</td>
        <td class="fldnorm" colspan="6">rx_cdr_pksen_vref_sel_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_comp_en_muxd2</td>
        <td class="fldnorm" colspan="6">rx_cdr_pksen_vref_target_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_start_pksen_read_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_en_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_saturation_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_pksen_saturation_en_muxd2[21:21]</span><br/>
          <span class="ldescdet">Allow to cancel calibration if the peak sensor value saturates at first search</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bypass_fine_prop_floops_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_bypass_fine_prop_floops_muxd2[20:20]</span><br/>
          <span class="ldescdet">When set the output of the fine_prop of the digital filter is unflopped</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_vref_ovrd_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_pksen_vref_ovrd_muxd2[19:19]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_comp_out_chicken_bit_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_pksen_comp_out_chicken_bit_muxd2[18:18]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_settle_timer_limit_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_pksen_settle_timer_limit_muxd2[17:15]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_vref_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_pksen_vref_sel_muxd2[14:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_comp_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_pksen_comp_en_muxd2[8:8]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_vref_target_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_pksen_vref_target_muxd2[7:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x36;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_start_pksen_read_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_start_pksen_read_muxd2[1:1]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_pksen_en_muxd2[0:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F1A6157CCA4689AD" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000022c</span> Register(32 bit) rx_cdr_pksen_ctrl_muxd3</span><br/>
      <span class="sdescdet">RX DCO Peak Sensor control</span><br/>
      <span class="ldescdet">RX DCO Peak Sensor control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f22c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001040d8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_saturation_en_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_bypass_fine_prop_floops_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_vref_ovrd_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_comp_out_chicken_bit_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_pksen_settle_timer_limit_muxd3</td>
        <td class="fldnorm" colspan="6">rx_cdr_pksen_vref_sel_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_comp_en_muxd3</td>
        <td class="fldnorm" colspan="6">rx_cdr_pksen_vref_target_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_start_pksen_read_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_en_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_saturation_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_pksen_saturation_en_muxd3[21:21]</span><br/>
          <span class="ldescdet">Allow to cancel calibration if the peak sensor value saturates at first search</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bypass_fine_prop_floops_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_bypass_fine_prop_floops_muxd3[20:20]</span><br/>
          <span class="ldescdet">When set the output of the fine_prop of the digital filter is unflopped</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_vref_ovrd_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_pksen_vref_ovrd_muxd3[19:19]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_comp_out_chicken_bit_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_pksen_comp_out_chicken_bit_muxd3[18:18]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_settle_timer_limit_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_pksen_settle_timer_limit_muxd3[17:15]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_vref_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_pksen_vref_sel_muxd3[14:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_comp_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_pksen_comp_en_muxd3[8:8]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_vref_target_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_pksen_vref_target_muxd3[7:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x36;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_start_pksen_read_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_start_pksen_read_muxd3[1:1]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_pksen_en_muxd3[0:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FF4C06CFC56361C9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000230</span> Register(32 bit) rx_cdr_pksen_ctrl_muxd4</span><br/>
      <span class="sdescdet">RX DCO Peak Sensor control</span><br/>
      <span class="ldescdet">RX DCO Peak Sensor control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f230</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001040d8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_saturation_en_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_bypass_fine_prop_floops_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_vref_ovrd_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_comp_out_chicken_bit_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_pksen_settle_timer_limit_muxd4</td>
        <td class="fldnorm" colspan="6">rx_cdr_pksen_vref_sel_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_comp_en_muxd4</td>
        <td class="fldnorm" colspan="6">rx_cdr_pksen_vref_target_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_start_pksen_read_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_pksen_en_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_saturation_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_pksen_saturation_en_muxd4[21:21]</span><br/>
          <span class="ldescdet">Allow to cancel calibration if the peak sensor value saturates at first search</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bypass_fine_prop_floops_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_bypass_fine_prop_floops_muxd4[20:20]</span><br/>
          <span class="ldescdet">When set the output of the fine_prop of the digital filter is unflopped</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_vref_ovrd_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_pksen_vref_ovrd_muxd4[19:19]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_comp_out_chicken_bit_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_pksen_comp_out_chicken_bit_muxd4[18:18]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_settle_timer_limit_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_pksen_settle_timer_limit_muxd4[17:15]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_vref_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_pksen_vref_sel_muxd4[14:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_comp_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_pksen_comp_en_muxd4[8:8]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_vref_target_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_pksen_vref_target_muxd4[7:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x36;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_start_pksen_read_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_start_pksen_read_muxd4[1:1]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksen_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_pksen_en_muxd4[0:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AA09CD8157075D3D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000234</span> Register(32 bit) rx_cdr_pksen_status</span><br/>
      <span class="sdescdet">Rx CDR Peak Sensor Status</span><br/>
      <span class="ldescdet">Rx CDR Peak Sensor Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f234</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x000000c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">rx_cdr_sd_fine_clkmux_status</td>
        <td class="fldnorm" colspan="2">rx_cdr_sdclkmux_status</td>
        <td class="fldnorm" colspan="13">rx_cdr_vote_avg_accm</td>
        <td class="fldnorm" colspan="1">rx_cdr_vote_avg_sign</td>
        <td class="fldnorm" colspan="6">rx_cdr_min_pksns_vref_sel</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">rx_cdr_max_pksns_vref_sel</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="13">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="6">RO/V</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sd_fine_clkmux_status</span><br/>
          <span class="sdescdet">rx_cdr_sd_fine_clkmux_status[31:30]</span><br/>
          <span class="ldescdet">status of the SD Fine clock MUX</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sdclkmux_status</span><br/>
          <span class="sdescdet">rx_cdr_sdclkmux_status[29:28]</span><br/>
          <span class="ldescdet">status of the SD clock MUX</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vote_avg_accm</span><br/>
          <span class="sdescdet">rx_cdr_vote_avg_accm[27:15]</span><br/>
          <span class="ldescdet">moving average voters magnitude</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vote_avg_sign</span><br/>
          <span class="sdescdet">rx_cdr_vote_avg_sign[14:14]</span><br/>
          <span class="ldescdet">moving average voters signed</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_min_pksns_vref_sel</span><br/>
          <span class="sdescdet">rx_cdr_min_pksns_vref_sel[13:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_max_pksns_vref_sel</span><br/>
          <span class="sdescdet">rx_cdr_max_pksns_vref_sel[5:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9C82A3E743D42533" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000238</span> Register(32 bit) rxdco_dco_swing_ctrl_muxd0</span><br/>
      <span class="sdescdet">RX DCO Swing control</span><br/>
      <span class="ldescdet">RX DCO Swing control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f238</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03ff0004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rx_cdr_dco_swing_sleep_timer_limit_muxd0</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_dco_swing_by_fw_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_dco_swing_sleep_sel_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dco_swing_vpeak_mode_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_dco_swing_calib_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_dco_swing_calib_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_swing_sleep_timer_limit_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dco_swing_sleep_timer_limit_muxd0[31:16]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x03ff;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_swing_by_fw_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dco_swing_by_fw_muxd0[4:4]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_dco_swing_sleep_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_skip_dco_swing_sleep_sel_muxd0[3:3]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_swing_vpeak_mode_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dco_swing_vpeak_mode_muxd0[2:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_dco_swing_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_stay_dco_swing_calib_muxd0[1:1]</span><br/>
          <span class="ldescdet">Do not change FSM state after the swing calibration</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_dco_swing_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_skip_dco_swing_calib_muxd0[0:0]</span><br/>
          <span class="ldescdet">Do not perform swing calibration</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ABE61904E5A6B3AA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000023c</span> Register(32 bit) rxdco_dco_swing_ctrl_muxd1</span><br/>
      <span class="sdescdet">RX DCO Swing control</span><br/>
      <span class="ldescdet">RX DCO Swing control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f23c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03ff0004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rx_cdr_dco_swing_sleep_timer_limit_muxd1</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_dco_swing_by_fw_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_dco_swing_sleep_sel_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dco_swing_vpeak_mode_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_dco_swing_calib_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_dco_swing_calib_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_swing_sleep_timer_limit_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dco_swing_sleep_timer_limit_muxd1[31:16]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x03ff;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_swing_by_fw_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dco_swing_by_fw_muxd1[4:4]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_dco_swing_sleep_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_skip_dco_swing_sleep_sel_muxd1[3:3]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_swing_vpeak_mode_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dco_swing_vpeak_mode_muxd1[2:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_dco_swing_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_stay_dco_swing_calib_muxd1[1:1]</span><br/>
          <span class="ldescdet">Do not change FSM state after the swing calibration</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_dco_swing_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_skip_dco_swing_calib_muxd1[0:0]</span><br/>
          <span class="ldescdet">Do not perform swing calibration</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3AD99AA21D09B702" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000240</span> Register(32 bit) rxdco_dco_swing_ctrl_muxd2</span><br/>
      <span class="sdescdet">RX DCO Swing control</span><br/>
      <span class="ldescdet">RX DCO Swing control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f240</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03ff0004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rx_cdr_dco_swing_sleep_timer_limit_muxd2</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_dco_swing_by_fw_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_dco_swing_sleep_sel_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dco_swing_vpeak_mode_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_dco_swing_calib_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_dco_swing_calib_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_swing_sleep_timer_limit_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dco_swing_sleep_timer_limit_muxd2[31:16]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x03ff;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_swing_by_fw_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dco_swing_by_fw_muxd2[4:4]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_dco_swing_sleep_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_skip_dco_swing_sleep_sel_muxd2[3:3]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_swing_vpeak_mode_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dco_swing_vpeak_mode_muxd2[2:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_dco_swing_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_stay_dco_swing_calib_muxd2[1:1]</span><br/>
          <span class="ldescdet">Do not change FSM state after the swing calibration</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_dco_swing_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_skip_dco_swing_calib_muxd2[0:0]</span><br/>
          <span class="ldescdet">Do not perform swing calibration</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5CE48BD2CA77DBBC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000244</span> Register(32 bit) rxdco_dco_swing_ctrl_muxd3</span><br/>
      <span class="sdescdet">RX DCO Swing control</span><br/>
      <span class="ldescdet">RX DCO Swing control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f244</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03ff0004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rx_cdr_dco_swing_sleep_timer_limit_muxd3</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_dco_swing_by_fw_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_dco_swing_sleep_sel_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dco_swing_vpeak_mode_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_dco_swing_calib_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_dco_swing_calib_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_swing_sleep_timer_limit_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dco_swing_sleep_timer_limit_muxd3[31:16]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x03ff;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_swing_by_fw_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dco_swing_by_fw_muxd3[4:4]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_dco_swing_sleep_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_skip_dco_swing_sleep_sel_muxd3[3:3]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_swing_vpeak_mode_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dco_swing_vpeak_mode_muxd3[2:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_dco_swing_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_stay_dco_swing_calib_muxd3[1:1]</span><br/>
          <span class="ldescdet">Do not change FSM state after the swing calibration</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_dco_swing_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_skip_dco_swing_calib_muxd3[0:0]</span><br/>
          <span class="ldescdet">Do not perform swing calibration</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8B49C36E64DAC256" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000248</span> Register(32 bit) rxdco_dco_swing_ctrl_muxd4</span><br/>
      <span class="sdescdet">RX DCO Swing control</span><br/>
      <span class="ldescdet">RX DCO Swing control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f248</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03ff0004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rx_cdr_dco_swing_sleep_timer_limit_muxd4</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_dco_swing_by_fw_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_dco_swing_sleep_sel_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dco_swing_vpeak_mode_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_dco_swing_calib_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_dco_swing_calib_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_swing_sleep_timer_limit_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dco_swing_sleep_timer_limit_muxd4[31:16]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x03ff;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_swing_by_fw_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dco_swing_by_fw_muxd4[4:4]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_dco_swing_sleep_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_skip_dco_swing_sleep_sel_muxd4[3:3]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_swing_vpeak_mode_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dco_swing_vpeak_mode_muxd4[2:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_dco_swing_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_stay_dco_swing_calib_muxd4[1:1]</span><br/>
          <span class="ldescdet">Do not change FSM state after the swing calibration</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_dco_swing_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_skip_dco_swing_calib_muxd4[0:0]</span><br/>
          <span class="ldescdet">Do not perform swing calibration</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_45563D2FB2B92B9A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000024c</span> Register(32 bit) rxdco_bangbang_pd_ctrl_0</span><br/>
      <span class="sdescdet">RX DCO BangBang PD Control </span><br/>
      <span class="ldescdet">RX DCO BangBang PD Control 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f24c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="3">rx_cdr_bangbang_pd_gain</td>
        <td class="fldnorm" colspan="1">rx_cdr_bangbang_pd_td_extend</td>
        <td class="fldnorm" colspan="1">rx_cdr_bangbang_pd_edge_on_even</td>
        <td class="fldnorm" colspan="1">rx_cdr_bangbang_pd_inv_cb</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bangbang_pd_gain</span><br/>
          <span class="sdescdet">rx_cdr_bangbang_pd_gain[5:3]</span><br/>
          <span class="ldescdet">Shift factor for the voters</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bangbang_pd_td_extend</span><br/>
          <span class="sdescdet">rx_cdr_bangbang_pd_td_extend[2:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bangbang_pd_edge_on_even</span><br/>
          <span class="sdescdet">rx_cdr_bangbang_pd_edge_on_even[1:1]</span><br/>
          <span class="ldescdet">Edge sample error is on even position of the ribbon</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bangbang_pd_inv_cb</span><br/>
          <span class="sdescdet">rx_cdr_bangbang_pd_inv_cb[0:0]</span><br/>
          <span class="ldescdet">Invert voters sign</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1CA0264BE6A09073" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000250</span> Register(32 bit) rxdco_bangbang_pd_ctrl_1</span><br/>
      <span class="sdescdet">RX DCO BangBang PD Control </span><br/>
      <span class="ldescdet">RX DCO BangBang PD Control 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f250</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_bangbang_pd_mask</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bangbang_pd_mask</span><br/>
          <span class="sdescdet">rx_cdr_bangbang_pd_mask[31:0]</span><br/>
          <span class="ldescdet">mask voters (in addition to those masked in HW)</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1EB6EB0D642B1DB9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000254</span> Register(32 bit) rxdco_baud_pd_ctrl_0</span><br/>
      <span class="sdescdet">RX DCO Baud PD Control </span><br/>
      <span class="ldescdet">RX DCO Baud PD Control 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f254</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">fine_bin_load</td>
        <td class="fldnorm" colspan="2">fine_bin_sel</td>
        <td class="fldnorm" colspan="18">fine_bin_init</td>
        <td class="fldnorm" colspan="1">rx_cdr_baud_pd_filter_en</td>
        <td class="fldnorm" colspan="3">rx_cdr_baud_pd_gain</td>
        <td class="fldnorm" colspan="1">rx_cdr_baud_pd_inv</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="18">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fine_bin_load</span><br/>
          <span class="sdescdet">fine_bin_load[25:25]</span><br/>
          <span class="ldescdet">Load the integral accumulator request. Activated by toggle 0-&gt;1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fine_bin_sel</span><br/>
          <span class="sdescdet">fine_bin_sel[24:23]</span><br/>
          <span class="ldescdet">Select a source to pre-load the integral CDR path: 0 - from fine_code calibration block; 1 - from previously calibrated stored value; 2 - from fine_bin_init register; 3 same as 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fine_bin_init</span><br/>
          <span class="sdescdet">fine_bin_init[22:5]</span><br/>
          <span class="ldescdet">Value for custom pre-load to the integral CDR path [17:10] integer [9:0] fractional</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_baud_pd_filter_en</span><br/>
          <span class="sdescdet">rx_cdr_baud_pd_filter_en[4:4]</span><br/>
          <span class="ldescdet">Enables masking of the voters that out of range (for ex. s0=2 s1=3 s2=1)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_baud_pd_gain</span><br/>
          <span class="sdescdet">rx_cdr_baud_pd_gain[3:1]</span><br/>
          <span class="ldescdet">Shift factor for the voters</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_baud_pd_inv</span><br/>
          <span class="sdescdet">rx_cdr_baud_pd_inv[0:0]</span><br/>
          <span class="ldescdet">Invert voters sign</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_03B3EF220471D240" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000258</span> Register(32 bit) rxdco_baud_pd_ctrl_1</span><br/>
      <span class="sdescdet">RX DCO Baud PD Control </span><br/>
      <span class="ldescdet">RX DCO Baud PD Control 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f258</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_baud_pd_mask_31_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_baud_pd_mask_31_0</span><br/>
          <span class="sdescdet">rx_cdr_baud_pd_mask_31_0[31:0]</span><br/>
          <span class="ldescdet">mask voters (in addition to those masked in HW)</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_33E436BF7A0236A1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000025c</span> Register(32 bit) rxdco_baud_pd_ctrl_2</span><br/>
      <span class="sdescdet">RX DCO Baud PD Control </span><br/>
      <span class="ldescdet">RX DCO Baud PD Control 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f25c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_baud_pd_mask_63_32</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_baud_pd_mask_63_32</span><br/>
          <span class="sdescdet">rx_cdr_baud_pd_mask_63_32[31:0]</span><br/>
          <span class="ldescdet">mask voters (in addition to those masked in HW)</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_48E8A1ADF615F0E2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000260</span> Register(32 bit) rxdco_lock_tfer_ctrl</span><br/>
      <span class="sdescdet">RX DCO Lock Tfer Control</span><br/>
      <span class="ldescdet">RX DCO Lock Tfer Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f260</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000064</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock_tfer_clk_mux_val</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock_tfer_clk_mux_ovr</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock_tfer_clk_gate_val</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock_tfer_clk_gate_ovr</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock_tfer_ppm_hold_val</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock_tfer_ppm_hold_ovr</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock_tfer_l2d_pd_sel</td>
        <td class="fldnorm" colspan="8">rx_cdr_lock_tfer_wait_cntr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_tfer_clk_mux_val</span><br/>
          <span class="sdescdet">rx_cdr_lock_tfer_clk_mux_val[14:14]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_tfer_clk_mux_ovr</span><br/>
          <span class="sdescdet">rx_cdr_lock_tfer_clk_mux_ovr[13:13]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_tfer_clk_gate_val</span><br/>
          <span class="sdescdet">rx_cdr_lock_tfer_clk_gate_val[12:12]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_tfer_clk_gate_ovr</span><br/>
          <span class="sdescdet">rx_cdr_lock_tfer_clk_gate_ovr[11:11]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_tfer_ppm_hold_val</span><br/>
          <span class="sdescdet">rx_cdr_lock_tfer_ppm_hold_val[10:10]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_tfer_ppm_hold_ovr</span><br/>
          <span class="sdescdet">rx_cdr_lock_tfer_ppm_hold_ovr[9:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_tfer_l2d_pd_sel</span><br/>
          <span class="sdescdet">rx_cdr_lock_tfer_l2d_pd_sel[8:8]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_tfer_wait_cntr</span><br/>
          <span class="sdescdet">rx_cdr_lock_tfer_wait_cntr[7:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x64;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5AF215CE3D94D74D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000264</span> Register(32 bit) rxdco_optclfastlock_ctrl</span><br/>
      <span class="sdescdet">RX DCO Optical Fast Lock Control</span><br/>
      <span class="ldescdet">RX DCO Optical Fast Lock Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f264</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_intf_ovrd_type</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_intf_ovrd_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_cdrlock2data_gater_ovrd</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_prop_freeze_ovrd</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_ppm_detect_freeze_ovrd</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_force_lock2data_ovrd</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_force_lock2ref_ovrd</td>
        <td class="fldnorm" colspan="2">rx_cdr_optclfastlock_cdrlock2datatmr_optcl_sel_ovrd</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_ovrd_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_cdrlock2data_gater_hold_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_cdrlock2data_gater_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_mod_freeze_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_prop_freeze_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_acc_freeze_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_ppm_detect_hold_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_ppm_detect_freeze_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_enter_lock2data_hold_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_enter_lock2data_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_exit_lock2data_hold_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_exit_lock2data_en</td>
        <td class="fldnorm" colspan="2">rx_cdr_optclfastlock_cdrlock2datatmr_optcl_sel</td>
        <td class="fldnorm" colspan="4">rx_cdr_optclfastlock_hold_timer</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_hold_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_skip_init_lock2data</td>
        <td class="fldnorm" colspan="1">rx_cdr_optclfastlock_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_intf_ovrd_type</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_intf_ovrd_type[29:29]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_intf_ovrd_en</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_intf_ovrd_en[28:28]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_cdrlock2data_gater_ovrd</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_cdrlock2data_gater_ovrd[27:27]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_prop_freeze_ovrd</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_prop_freeze_ovrd[26:26]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_ppm_detect_freeze_ovrd</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_ppm_detect_freeze_ovrd[25:25]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_force_lock2data_ovrd</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_force_lock2data_ovrd[24:24]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_force_lock2ref_ovrd</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_force_lock2ref_ovrd[23:23]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_cdrlock2datatmr_optcl_sel_ovrd</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_cdrlock2datatmr_optcl_sel_ovrd[22:21]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_ovrd_en</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_ovrd_en[20:20]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_cdrlock2data_gater_hold_en</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_cdrlock2data_gater_hold_en[19:19]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_cdrlock2data_gater_en</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_cdrlock2data_gater_en[18:18]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_mod_freeze_en</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_mod_freeze_en[17:17]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_prop_freeze_en</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_prop_freeze_en[16:16]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_acc_freeze_en</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_acc_freeze_en[15:15]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_ppm_detect_hold_en</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_ppm_detect_hold_en[14:14]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_ppm_detect_freeze_en</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_ppm_detect_freeze_en[13:13]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_enter_lock2data_hold_en</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_enter_lock2data_hold_en[12:12]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_enter_lock2data_en</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_enter_lock2data_en[11:11]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_exit_lock2data_hold_en</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_exit_lock2data_hold_en[10:10]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_exit_lock2data_en</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_exit_lock2data_en[9:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_cdrlock2datatmr_optcl_sel</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_cdrlock2datatmr_optcl_sel[8:7]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_hold_timer</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_hold_timer[6:3]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_hold_en</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_hold_en[2:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_skip_init_lock2data</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_skip_init_lock2data[1:1]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_en</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_en[0:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D11ECF0F29D0832" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000268</span> Register(32 bit) rxdco_optclfastlock_status</span><br/>
      <span class="sdescdet">RX DCO Optical Fast Lock Status</span><br/>
      <span class="ldescdet">RX DCO Optical Fast Lock Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f268</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="3">rx_cdr_optclfastlock_fsm_state</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_optclfastlock_fsm_state</span><br/>
          <span class="sdescdet">rx_cdr_optclfastlock_fsm_state[2:0]</span><br/>
          <span class="ldescdet">Optical Fast Lock FSM State</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4642A00B1B5CCE8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000026c</span> Register(32 bit) rxdco_eth_pmd_status_0</span><br/>
      <span class="sdescdet">RX DCO ETH PMD Status</span><br/>
      <span class="ldescdet">RX DCO ETH PMD Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f26c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_eth_pmd_ppm_raw_cnt_probe</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_eth_pmd_ppm_raw_cnt_probe</span><br/>
          <span class="sdescdet">rx_cdr_eth_pmd_ppm_raw_cnt_probe[31:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_21CB72C8E684BF50" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000270</span> Register(32 bit) rxdco_eth_pmd_status_1</span><br/>
      <span class="sdescdet">RX DCO ETH PMD Status</span><br/>
      <span class="ldescdet">RX DCO ETH PMD Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f270</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_eth_pmd_ppm_probe0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_eth_pmd_ppm_probe0</span><br/>
          <span class="sdescdet">rx_cdr_eth_pmd_ppm_probe0[31:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EE827C960200C5C9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000274</span> Register(32 bit) rxdco_eth_pmd_status_2</span><br/>
      <span class="sdescdet">RX DCO ETH PMD Status</span><br/>
      <span class="ldescdet">RX DCO ETH PMD Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f274</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_eth_pmd_ppm_probe1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_eth_pmd_ppm_probe1</span><br/>
          <span class="sdescdet">rx_cdr_eth_pmd_ppm_probe1[31:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C7E9432CF67D8398" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000278</span> Register(32 bit) rxdco_eth_pmd_status_3</span><br/>
      <span class="sdescdet">RX DCO ETH PMD Status</span><br/>
      <span class="ldescdet">RX DCO ETH PMD Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f278</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_eth_pmd_ppm_probe2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_eth_pmd_ppm_probe2</span><br/>
          <span class="sdescdet">rx_cdr_eth_pmd_ppm_probe2[31:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C3FD9E801D8EC8F7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000027c</span> Register(32 bit) rxdco_override_ctrl_0</span><br/>
      <span class="sdescdet">RX DCO control</span><br/>
      <span class="ldescdet">RXDCO control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f27c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000002</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="6">rxdcodtrcode_bin_locovr</td>
        <td class="fldnorm" colspan="1">rxdcodtrcode_locovren</td>
        <td class="fldnorm" colspan="1">rxdcofineplus_hfb_lf_band_sel_locovr</td>
        <td class="fldnorm" colspan="1">rxdcofineplus_locovren</td>
        <td class="fldnorm" colspan="9">rxdcoafccode_bin_locovr</td>
        <td class="fldnorm" colspan="1">rxdcoafccode_locovren</td>
        <td class="fldnorm" colspan="1">rxdco2f0dith_en_b_locovr</td>
        <td class="fldnorm" colspan="1">rxdco2f0dith_locovren</td>
        <td class="fldnorm" colspan="8">rxdcofinecode_bin_locovr</td>
        <td class="fldnorm" colspan="1">rxdcofinecode_locovren</td>
        <td class="fldnorm" colspan="1">rxdcoclk_en_locovr</td>
        <td class="fldnorm" colspan="1">rxdcoclk_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcodtrcode_bin_locovr</span><br/>
          <span class="sdescdet">rxdcodtrcode_bin_locovr[31:26]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcodtrcode_locovren</span><br/>
          <span class="sdescdet">rxdcodtrcode_locovren[25:25]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofineplus_hfb_lf_band_sel_locovr</span><br/>
          <span class="sdescdet">rxdcofineplus_hfb_lf_band_sel_locovr[24:24]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofineplus_locovren</span><br/>
          <span class="sdescdet">rxdcofineplus_locovren[23:23]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcoafccode_bin_locovr</span><br/>
          <span class="sdescdet">rxdcoafccode_bin_locovr[22:14]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcoafccode_locovren</span><br/>
          <span class="sdescdet">rxdcoafccode_locovren[13:13]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco2f0dith_en_b_locovr</span><br/>
          <span class="sdescdet">rxdco2f0dith_en_b_locovr[12:12]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco2f0dith_locovren</span><br/>
          <span class="sdescdet">rxdco2f0dith_locovren[11:11]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofinecode_bin_locovr</span><br/>
          <span class="sdescdet">rxdcofinecode_bin_locovr[10:3]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofinecode_locovren</span><br/>
          <span class="sdescdet">rxdcofinecode_locovren[2:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcoclk_en_locovr</span><br/>
          <span class="sdescdet">rxdcoclk_en_locovr[1:1]</span><br/>
          <span class="ldescdet">RxDCO clock enable local override value</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcoclk_locovren</span><br/>
          <span class="sdescdet">rxdcoclk_locovren[0:0]</span><br/>
          <span class="ldescdet">RxDCO local override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A2CC17A653A4B818" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000280</span> Register(32 bit) rxdco_override_ctrl_1</span><br/>
      <span class="sdescdet">RX DCO control</span><br/>
      <span class="ldescdet">RXDCO control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f280</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">rxdcofinedith_locovr</td>
        <td class="fldnorm" colspan="1">rxdcofinedith_locovren</td>
        <td class="fldnorm" colspan="6">rxdcoldo_dco_high_vref_sel_locovr</td>
        <td class="fldnorm" colspan="1">rxdcoldo_locovren</td>
        <td class="fldnorm" colspan="1">rxdco2f0dithcap_b1_en_b_locovr</td>
        <td class="fldnorm" colspan="1">rxdco2f0dithcap_b0_en_b_locovr</td>
        <td class="fldnorm" colspan="1">rxdco2f0dithcap_locovren</td>
        <td class="fldnorm" colspan="4">rxdcosupercoarsecode_bin_locovr</td>
        <td class="fldnorm" colspan="1">rxdcosupercoarsecode_locovren</td>
        <td class="fldnorm" colspan="1">rxdcohscnt_en_locovr</td>
        <td class="fldnorm" colspan="1">rxdcohscnt_locovren</td>
        <td class="fldnorm" colspan="8">rxdcofineprop_locovr</td>
        <td class="fldnorm" colspan="1">rxdcofineprop_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofinedith_locovr</span><br/>
          <span class="sdescdet">rxdcofinedith_locovr[27:27]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofinedith_locovren</span><br/>
          <span class="sdescdet">rxdcofinedith_locovren[26:26]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcoldo_dco_high_vref_sel_locovr</span><br/>
          <span class="sdescdet">rxdcoldo_dco_high_vref_sel_locovr[25:20]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcoldo_locovren</span><br/>
          <span class="sdescdet">rxdcoldo_locovren[19:19]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco2f0dithcap_b1_en_b_locovr</span><br/>
          <span class="sdescdet">rxdco2f0dithcap_b1_en_b_locovr[18:18]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco2f0dithcap_b0_en_b_locovr</span><br/>
          <span class="sdescdet">rxdco2f0dithcap_b0_en_b_locovr[17:17]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco2f0dithcap_locovren</span><br/>
          <span class="sdescdet">rxdco2f0dithcap_locovren[16:16]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcosupercoarsecode_bin_locovr</span><br/>
          <span class="sdescdet">rxdcosupercoarsecode_bin_locovr[15:12]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcosupercoarsecode_locovren</span><br/>
          <span class="sdescdet">rxdcosupercoarsecode_locovren[11:11]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcohscnt_en_locovr</span><br/>
          <span class="sdescdet">rxdcohscnt_en_locovr[10:10]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcohscnt_locovren</span><br/>
          <span class="sdescdet">rxdcohscnt_locovren[9:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofineprop_locovr</span><br/>
          <span class="sdescdet">rxdcofineprop_locovr[8:1]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofineprop_locovren</span><br/>
          <span class="sdescdet">rxdcofineprop_locovren[0:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4A560888D43F1D72" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000284</span> Register(32 bit) rxdco_override_ctrl_2</span><br/>
      <span class="sdescdet">RX DCO control</span><br/>
      <span class="ldescdet">RXDCO control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f284</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="8">rxdco2f0_next_code_bin_locovr</td>
        <td class="fldnorm" colspan="8">rxdco2f0_code_bin_locovr</td>
        <td class="fldnorm" colspan="1">rxdco2f0_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco2f0_next_code_bin_locovr</span><br/>
          <span class="sdescdet">rxdco2f0_next_code_bin_locovr[16:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco2f0_code_bin_locovr</span><br/>
          <span class="sdescdet">rxdco2f0_code_bin_locovr[8:1]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco2f0_locovren</span><br/>
          <span class="sdescdet">rxdco2f0_locovren[0:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6986873EBF261FC8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000288</span> Register(32 bit) rxdco_override_ctrl_3</span><br/>
      <span class="sdescdet">RX DCO control</span><br/>
      <span class="ldescdet">RXDCO control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f288</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf000000e</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf000000e</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop7_sel_locovr</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop6_sel_locovr</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop5_sel_locovr</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop4_sel_locovr</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop3_sel_locovr</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop2_sel_locovr</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop1_sel_locovr</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop0_sel_locovr</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">rxdcofine_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop7_sel_locovr</span><br/>
          <span class="sdescdet">rxdcofine_prop7_sel_locovr[27:25]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop6_sel_locovr</span><br/>
          <span class="sdescdet">rxdcofine_prop6_sel_locovr[24:22]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop5_sel_locovr</span><br/>
          <span class="sdescdet">rxdcofine_prop5_sel_locovr[21:19]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop4_sel_locovr</span><br/>
          <span class="sdescdet">rxdcofine_prop4_sel_locovr[18:16]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop3_sel_locovr</span><br/>
          <span class="sdescdet">rxdcofine_prop3_sel_locovr[15:13]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop2_sel_locovr</span><br/>
          <span class="sdescdet">rxdcofine_prop2_sel_locovr[12:10]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop1_sel_locovr</span><br/>
          <span class="sdescdet">rxdcofine_prop1_sel_locovr[9:7]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop0_sel_locovr</span><br/>
          <span class="sdescdet">rxdcofine_prop0_sel_locovr[6:4]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_locovren</span><br/>
          <span class="sdescdet">rxdcofine_locovren[0:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_107D7A8A5CBF7FB6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000028c</span> Register(32 bit) rxdco_override_ctrl_4</span><br/>
      <span class="sdescdet">RX DCO control</span><br/>
      <span class="ldescdet">RXDCO control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f28c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc0c0f0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc0c0f0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="6">rxdco_ldo_dco_vref_sel_locovr</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">rxdco_pksns_vref_sel_locovr</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">rxdco_pksns_comp_en_locovr</td>
        <td class="fldnorm" colspan="1">rxdco_ldo_dco_vref_sel_locovren</td>
        <td class="fldnorm" colspan="1">rxdco_pksns_vref_sel_locovren</td>
        <td class="fldnorm" colspan="1">rxdco_pksns_comp_en_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_ldo_dco_vref_sel_locovr</span><br/>
          <span class="sdescdet">rxdco_ldo_dco_vref_sel_locovr[21:16]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_pksns_vref_sel_locovr</span><br/>
          <span class="sdescdet">rxdco_pksns_vref_sel_locovr[13:8]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_pksns_comp_en_locovr</span><br/>
          <span class="sdescdet">rxdco_pksns_comp_en_locovr[3:3]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_ldo_dco_vref_sel_locovren</span><br/>
          <span class="sdescdet">rxdco_ldo_dco_vref_sel_locovren[2:2]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_pksns_vref_sel_locovren</span><br/>
          <span class="sdescdet">rxdco_pksns_vref_sel_locovren[1:1]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_pksns_comp_en_locovren</span><br/>
          <span class="sdescdet">rxdco_pksns_comp_en_locovren[0:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_521B7FD1178842CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000290</span> Register(32 bit) rxphdt_override_ctrl_0</span><br/>
      <span class="sdescdet">Overrides for digital slicer sar-data threshold</span><br/>
      <span class="ldescdet">Overrides for digital slicer sar-data threshold
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f290</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="1">rxphdt_reflvl_update_req_locovr</td>
        <td class="fldnorm" colspan="5">rxphdt_ref1xdata_locovr</td>
        <td class="fldnorm" colspan="5">rxphdt_ref11err_locovr</td>
        <td class="fldnorm" colspan="4">rxphdt_ref10err_locovr</td>
        <td class="fldnorm" colspan="1">rxphdt_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphdt_reflvl_update_req_locovr</span><br/>
          <span class="sdescdet">rxphdt_reflvl_update_req_locovr[15:15]</span><br/>
          <span class="ldescdet">Override value for phdt_reflvl_update_req</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphdt_ref1xdata_locovr</span><br/>
          <span class="sdescdet">rxphdt_ref1xdata_locovr[14:10]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphdt_ref11err_locovr</span><br/>
          <span class="sdescdet">rxphdt_ref11err_locovr[9:5]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphdt_ref10err_locovr</span><br/>
          <span class="sdescdet">rxphdt_ref10err_locovr[4:1]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphdt_locovren</span><br/>
          <span class="sdescdet">rxphdt_locovren[0:0]</span><br/>
          <span class="ldescdet">Override enable for digital slicer sar-data threshold</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4B2438638721E699" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000294</span> Register(32 bit) rxdco_override_status_0</span><br/>
      <span class="sdescdet">RxDCO Override Status</span><br/>
      <span class="ldescdet">RxDCO Override Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f294</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="6">rxdcodtrcode_bin_loc</td>
        <td class="fldnorm" colspan="1">rxdcofineplus_hfb_lf_band_sel_loc</td>
        <td class="fldnorm" colspan="9">rxdcoafccode_bin_loc</td>
        <td class="fldnorm" colspan="1">rxdco2f0dith_en_b_loc</td>
        <td class="fldnorm" colspan="8">rxdcofinecode_bin_loc</td>
        <td class="fldnorm" colspan="1">rxdcoclk_en_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="6">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="9">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcodtrcode_bin_loc</span><br/>
          <span class="sdescdet">rxdcodtrcode_bin_loc[25:20]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofineplus_hfb_lf_band_sel_loc</span><br/>
          <span class="sdescdet">rxdcofineplus_hfb_lf_band_sel_loc[19:19]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcoafccode_bin_loc</span><br/>
          <span class="sdescdet">rxdcoafccode_bin_loc[18:10]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco2f0dith_en_b_loc</span><br/>
          <span class="sdescdet">rxdco2f0dith_en_b_loc[9:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofinecode_bin_loc</span><br/>
          <span class="sdescdet">rxdcofinecode_bin_loc[8:1]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcoclk_en_loc</span><br/>
          <span class="sdescdet">rxdcoclk_en_loc[0:0]</span><br/>
          <span class="ldescdet">RxDCO clock enable pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_06F826241FD60D98" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000298</span> Register(32 bit) rxdco_override_status_1</span><br/>
      <span class="sdescdet">RxDCO Override Status</span><br/>
      <span class="ldescdet">RxDCO Override Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f298</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rxdcofinedith_loc</td>
        <td class="fldnorm" colspan="6">rxdcoldo_dco_high_vref_sel_loc</td>
        <td class="fldnorm" colspan="1">rxdco2f0dithcap_b1_en_b_loc</td>
        <td class="fldnorm" colspan="1">rxdco2f0dithcap_b0_en_b_loc</td>
        <td class="fldnorm" colspan="4">rxdcosupercoarsecode_bin_loc</td>
        <td class="fldnorm" colspan="1">rxdcohscnt_en_loc</td>
        <td class="fldnorm" colspan="8">rxdcofineprop_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="6">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofinedith_loc</span><br/>
          <span class="sdescdet">rxdcofinedith_loc[21:21]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcoldo_dco_high_vref_sel_loc</span><br/>
          <span class="sdescdet">rxdcoldo_dco_high_vref_sel_loc[20:15]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco2f0dithcap_b1_en_b_loc</span><br/>
          <span class="sdescdet">rxdco2f0dithcap_b1_en_b_loc[14:14]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco2f0dithcap_b0_en_b_loc</span><br/>
          <span class="sdescdet">rxdco2f0dithcap_b0_en_b_loc[13:13]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcosupercoarsecode_bin_loc</span><br/>
          <span class="sdescdet">rxdcosupercoarsecode_bin_loc[12:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcohscnt_en_loc</span><br/>
          <span class="sdescdet">rxdcohscnt_en_loc[8:8]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofineprop_loc</span><br/>
          <span class="sdescdet">rxdcofineprop_loc[7:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A434848AA8E9AE47" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000029c</span> Register(32 bit) rxdco_override_status_2</span><br/>
      <span class="sdescdet">RxDCO Override Status</span><br/>
      <span class="ldescdet">RxDCO Override Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f29c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="8">rxdco2f0_next_code_bin_loc</td>
        <td class="fldnorm" colspan="8">rxdco2f0_code_bin_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco2f0_next_code_bin_loc</span><br/>
          <span class="sdescdet">rxdco2f0_next_code_bin_loc[15:8]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco2f0_code_bin_loc</span><br/>
          <span class="sdescdet">rxdco2f0_code_bin_loc[7:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C3BB22A7636D8B33" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a0</span> Register(32 bit) rxdco_override_status_3</span><br/>
      <span class="sdescdet">RxDCO Override Status</span><br/>
      <span class="ldescdet">RxDCO Override Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2a0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop7_sel_loc</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop6_sel_loc</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop5_sel_loc</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop4_sel_loc</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop3_sel_loc</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop2_sel_loc</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop1_sel_loc</td>
        <td class="fldnorm" colspan="3">rxdcofine_prop0_sel_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop7_sel_loc</span><br/>
          <span class="sdescdet">rxdcofine_prop7_sel_loc[23:21]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop6_sel_loc</span><br/>
          <span class="sdescdet">rxdcofine_prop6_sel_loc[20:18]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop5_sel_loc</span><br/>
          <span class="sdescdet">rxdcofine_prop5_sel_loc[17:15]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop4_sel_loc</span><br/>
          <span class="sdescdet">rxdcofine_prop4_sel_loc[14:12]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop3_sel_loc</span><br/>
          <span class="sdescdet">rxdcofine_prop3_sel_loc[11:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop2_sel_loc</span><br/>
          <span class="sdescdet">rxdcofine_prop2_sel_loc[8:6]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop1_sel_loc</span><br/>
          <span class="sdescdet">rxdcofine_prop1_sel_loc[5:3]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdcofine_prop0_sel_loc</span><br/>
          <span class="sdescdet">rxdcofine_prop0_sel_loc[2:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F0C49EC6F1458497" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a4</span> Register(32 bit) rxdco_override_status_4</span><br/>
      <span class="sdescdet">RxDCO Override Status</span><br/>
      <span class="ldescdet">RxDCO Override Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2a4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc080</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="6">rxdco_ldo_dco_vref_sel_loc</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="6">rxdco_pksns_vref_sel_loc</td>
        <td class="fldnorm" colspan="1">rxdco_pksns_comp_en_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="6">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="6">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_ldo_dco_vref_sel_loc</span><br/>
          <span class="sdescdet">rxdco_ldo_dco_vref_sel_loc[13:8]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_pksns_vref_sel_loc</span><br/>
          <span class="sdescdet">rxdco_pksns_vref_sel_loc[6:1]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdco_pksns_comp_en_loc</span><br/>
          <span class="sdescdet">rxdco_pksns_comp_en_loc[0:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CADC45EE2E398954" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a8</span> Register(32 bit) rxphdt_override_status_0</span><br/>
      <span class="sdescdet">Rx Phase Detector Status</span><br/>
      <span class="ldescdet">Rx Phase Detector Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2a8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="fldnorm" colspan="1">rxphdt_reflvl_update_req_loc</td>
        <td class="fldnorm" colspan="5">rxphdt_ref1xdata_loc</td>
        <td class="fldnorm" colspan="5">rxphdt_ref11err_loc</td>
        <td class="fldnorm" colspan="4">rxphdt_ref10err_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphdt_reflvl_update_req_loc</span><br/>
          <span class="sdescdet">rxphdt_reflvl_update_req_loc[14:14]</span><br/>
          <span class="ldescdet">Threshold update request from LMS Engine</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphdt_ref1xdata_loc</span><br/>
          <span class="sdescdet">rxphdt_ref1xdata_loc[13:9]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphdt_ref11err_loc</span><br/>
          <span class="sdescdet">rxphdt_ref11err_loc[8:4]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphdt_ref10err_loc</span><br/>
          <span class="sdescdet">rxphdt_ref10err_loc[3:0]</span><br/>
          <span class="ldescdet">TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5DF5A0C9FBEE8664" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ac</span> Register(32 bit) rx_adc_spare</span><br/>
      <span class="sdescdet">Rx ADC Spare</span><br/>
      <span class="ldescdet">Rx ADC Spare
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2ac</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="4">rx_adc_spare</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_adc_spare</span><br/>
          <span class="sdescdet">rx_adc_spare[3:0]</span><br/>
          <span class="ldescdet">Rx ADC Spare</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C4CE480E930B088E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b0</span> Register(32 bit) rx_ckm_ctrl_0</span><br/>
      <span class="sdescdet">Clock Measurment Ctrl </span><br/>
      <span class="ldescdet">Clock Measurment Ctrl 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2b0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="1">ckm_mea7_src_sel</td>
        <td class="fldnorm" colspan="4">ckm_meas_ck_sel</td>
        <td class="fldnorm" colspan="1">ckm_en</td>
        <td class="fldnorm" colspan="1">ckm_dig_meas_err_clr</td>
        <td class="fldnorm" colspan="1">ckm_dig_meas_en</td>
        <td class="fldnorm" colspan="1">ckm_continuous</td>
        <td class="fldnorm" colspan="1">ckm_clk_en</td>
        <td class="fldnorm" colspan="1">ckm_avg_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_mea7_src_sel</span><br/>
          <span class="sdescdet">ckm_mea7_src_sel[10:10]</span><br/>
          <span class="ldescdet">Clock measurment input clock source select when ckm_meas_ck_sel = 7 (TBD)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_meas_ck_sel</span><br/>
          <span class="sdescdet">ckm_meas_ck_sel[9:6]</span><br/>
          <span class="ldescdet">Clock measurment input clock select.\nSelection TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_en</span><br/>
          <span class="sdescdet">ckm_en[5:5]</span><br/>
          <span class="ldescdet">Clock measurment enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_dig_meas_err_clr</span><br/>
          <span class="sdescdet">ckm_dig_meas_err_clr[4:4]</span><br/>
          <span class="ldescdet">Clock measurment error clear.  To clear the error status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_dig_meas_en</span><br/>
          <span class="sdescdet">ckm_dig_meas_en[3:3]</span><br/>
          <span class="ldescdet">Clock measurment in digital domain.  Perform the clock measuement that the clocks are in the digital domain. Always set to 1.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_continuous</span><br/>
          <span class="sdescdet">ckm_continuous[2:2]</span><br/>
          <span class="ldescdet">Clock measurment continous mode.  When this is set.  The measurment block will continue take the clock measurment, until ckm_clk_en set to 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_clk_en</span><br/>
          <span class="sdescdet">ckm_clk_en[1:1]</span><br/>
          <span class="ldescdet"> Clock measurment clock enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_avg_en</span><br/>
          <span class="sdescdet">ckm_avg_en[0:0]</span><br/>
          <span class="ldescdet">Clock measurment averager enable.  When this is 1, the clock measurment will an average of 4 measurments.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4D14207BB3AE8FE7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b4</span> Register(32 bit) rx_ckm_ctrl_1</span><br/>
      <span class="sdescdet">Clock Measurment Ctrl </span><br/>
      <span class="ldescdet">Clock Measurment Ctrl 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2b4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="25">ckm_win_thr_ref</td>
        <td class="fldnorm" colspan="2">ckm_wdt_interval</td>
        <td class="fldnorm" colspan="3">ckm_ref_ck_div_ratio</td>
        <td class="fldnorm" colspan="1">ckm_start</td>
        <td class="fldnorm" colspan="1">ckm_result_clr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="25">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_win_thr_ref</span><br/>
          <span class="sdescdet">ckm_win_thr_ref[31:7]</span><br/>
          <span class="ldescdet">Clock measurment window threshold</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_wdt_interval</span><br/>
          <span class="sdescdet">ckm_wdt_interval[6:5]</span><br/>
          <span class="ldescdet">Clock measurment watch dog timer interval.  Time before report the block is not able to take any clock measumrent.  For example, the measured clock is not toggled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_ref_ck_div_ratio</span><br/>
          <span class="sdescdet">ckm_ref_ck_div_ratio[4:2]</span><br/>
          <span class="ldescdet">Clock measurment sample clock divider.\nClock divider ration = 2 ^ cmnckm_ref_ck_div_ratio</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_start</span><br/>
          <span class="sdescdet">ckm_start[1:1]</span><br/>
          <span class="ldescdet">Clock measurment start.  To start the clock measurment.  All clock measurment configuration must be set prior to this register is set to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_result_clr</span><br/>
          <span class="sdescdet">ckm_result_clr[0:0]</span><br/>
          <span class="ldescdet">Clock measurment clear.  Set this to 1 to clear all the measurment history</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_780BA674BB352FB8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b8</span> Register(32 bit) rx_ckm_ctrl_2</span><br/>
      <span class="sdescdet">Clock Measurment Ctrl </span><br/>
      <span class="ldescdet">Clock Measurment Ctrl 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2b8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfe000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfe000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="25">ckm_max_thr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="25">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[24:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_max_thr</span><br/>
          <span class="sdescdet">ckm_max_thr[24:0]</span><br/>
          <span class="ldescdet">Clock measurment windows</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9D24BA7E90AD32E8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002bc</span> Register(32 bit) rx_ckm_status</span><br/>
      <span class="sdescdet">Clock Measurment Status</span><br/>
      <span class="ldescdet">Clock Measurment Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2bc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">ckm_valid_meas</td>
        <td class="fldnorm" colspan="1">ckm_status</td>
        <td class="fldnorm" colspan="25">ckm_result_meas</td>
        <td class="fldnorm" colspan="1">ckm_dig_meas_err</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="25">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_valid_meas</span><br/>
          <span class="sdescdet">ckm_valid_meas[27:27]</span><br/>
          <span class="ldescdet">This indicates the measured result (ckm_result_meas) is valid to be read</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_status</span><br/>
          <span class="sdescdet">ckm_status[26:26]</span><br/>
          <span class="ldescdet">This is a status indicates the CKM is in the progress taking clock clock meaurement.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_result_meas</span><br/>
          <span class="sdescdet">ckm_result_meas[25:1]</span><br/>
          <span class="ldescdet">Measured clock result.   This value represents how many measured clock has counted during measuring window.  When Averager is OFF, this value in this register represents the instantanous result from the last run.  If Averager is ON.  This value from this register represents the average value from the last 4 measured result.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_dig_meas_err</span><br/>
          <span class="sdescdet">ckm_dig_meas_err[0:0]</span><br/>
          <span class="ldescdet">CKM error status.  This signal will be asserted to HIGH, if the measured counter is overflow.  This signal will remain HIGH until laneckm_dig_masur_err_clr is HIGH</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_566A7C0DA2F45B5A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c0</span> Register(32 bit) rxbist_cfg_0</span><br/>
      <span class="sdescdet">Rx Bist Config</span><br/>
      <span class="ldescdet">Rx Bist Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2c0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rxbist_cdrlock2data_postamble</td>
        <td class="fldnorm" colspan="2">rxbist_relock_itercount</td>
        <td class="fldnorm" colspan="2">rxbist_lockchk_count</td>
        <td class="fldnorm" colspan="2">rxbist_errmask</td>
        <td class="fldnorm" colspan="1">rxbist_status_hold</td>
        <td class="fldnorm" colspan="1">rxbist_mostrecent_err</td>
        <td class="fldnorm" colspan="1">rxbist_errtype</td>
        <td class="fldnorm" colspan="1">rxbist_err_trig_type</td>
        <td class="fldnorm" colspan="1">rxbist_clear_errcount</td>
        <td class="fldnorm" colspan="1">rxbist_cdrlock2data_bypass</td>
        <td class="fldnorm" colspan="1">rxbist_burst_four_errtype</td>
        <td class="fldnorm" colspan="1">rxbist_burst_three_errtype</td>
        <td class="fldnorm" colspan="1">rxbist_burst_two_errtype</td>
        <td class="fldnorm" colspan="1">rxbist_burst_one_errtype</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_cdrlock2data_postamble</span><br/>
          <span class="sdescdet">rxbist_cdrlock2data_postamble[31:16]</span><br/>
          <span class="ldescdet">RxBist - initialization delay.  It will wait # of cycles after data valid before beginning the test</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_relock_itercount</span><br/>
          <span class="sdescdet">rxbist_relock_itercount[15:14]</span><br/>
          <span class="ldescdet">RxBist lock check iteration. Iterations to try re-locking if got an error within lockchk cycles</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_lockchk_count</span><br/>
          <span class="sdescdet">rxbist_lockchk_count[13:12]</span><br/>
          <span class="ldescdet">RxBist lock check. Number of cycles to check for lock when enabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_errmask</span><br/>
          <span class="sdescdet">rxbist_errmask[11:10]</span><br/>
          <span class="ldescdet">RxBist error mask.  2'b0x- don't mask out any bits; 2'b10 - mask out even bits errrors; 2'b11 - mask out odd bits errors</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_status_hold</span><br/>
          <span class="sdescdet">rxbist_status_hold[9:9]</span><br/>
          <span class="ldescdet">RxBist status hold.  To freeze all RxBIst status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_mostrecent_err</span><br/>
          <span class="sdescdet">rxbist_mostrecent_err[8:8]</span><br/>
          <span class="ldescdet">RxBist log mode. 0 - Log first error; 1 - log most recent error instead of the first error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_errtype</span><br/>
          <span class="sdescdet">rxbist_errtype[7:7]</span><br/>
          <span class="ldescdet">RxBist error detection type.  0 - bit error; 1 - byte error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_err_trig_type</span><br/>
          <span class="sdescdet">rxbist_err_trig_type[6:6]</span><br/>
          <span class="ldescdet">RxBist error trigger type. 0 - any bit error; 1 - satisfying condition defined by cfg_rw_rxbist_firsterr_type</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_clear_errcount</span><br/>
          <span class="sdescdet">rxbist_clear_errcount[5:5]</span><br/>
          <span class="ldescdet">RxBist to clearn all counters</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_cdrlock2data_bypass</span><br/>
          <span class="sdescdet">rxbist_cdrlock2data_bypass[4:4]</span><br/>
          <span class="ldescdet">RxBist bypass for input data valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_burst_four_errtype</span><br/>
          <span class="sdescdet">rxbist_burst_four_errtype[3:3]</span><br/>
          <span class="ldescdet">RxBist count error type. 0 - Count errors where there are exactly 4 errors in a data cycle; 1- Count erros where there are &gt;= 4 erros in a data cycle</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_burst_three_errtype</span><br/>
          <span class="sdescdet">rxbist_burst_three_errtype[2:2]</span><br/>
          <span class="ldescdet">RxBist count error type. 0 - Count errors where there are exactly 3 errors in a data cycle; 1- Count erros where there are &gt;= 3 erros in a data cycle</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_burst_two_errtype</span><br/>
          <span class="sdescdet">rxbist_burst_two_errtype[1:1]</span><br/>
          <span class="ldescdet">RxBist count error type. 0 - Count errors where there are exactly 2 errors in a data cycle; 1- Count erros where there are &gt;= 2 erros in a data cycle</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_burst_one_errtype</span><br/>
          <span class="sdescdet">rxbist_burst_one_errtype[0:0]</span><br/>
          <span class="ldescdet">RxBist count error type. 0 - Count errors where there are exactly 1 errors in a data cycle; 1- Count erros where there are &gt;= 1 erros in a data cycle</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3C17D25CB545B49F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c4</span> Register(32 bit) rxbist_cfg_1</span><br/>
      <span class="sdescdet">Rx Bist Config</span><br/>
      <span class="ldescdet">Rx Bist Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2c4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="4">rxbist_modesel</td>
        <td class="fldnorm" colspan="1">rxbist_en</td>
        <td class="fldnorm" colspan="9">rxbist_udp_size</td>
        <td class="fldnorm" colspan="3">rxbist_maxbitcnt</td>
        <td class="fldnorm" colspan="3">rxbist_firsterr_type</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_modesel</span><br/>
          <span class="sdescdet">rxbist_modesel[19:16]</span><br/>
          <span class="ldescdet">RxBist mode select</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_en</span><br/>
          <span class="sdescdet">rxbist_en[15:15]</span><br/>
          <span class="ldescdet">RxBist enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_udp_size</span><br/>
          <span class="sdescdet">rxbist_udp_size[14:6]</span><br/>
          <span class="ldescdet">RxBist Bit UDP data size. It should be at least equal to the RX parallel word width. For TX2RX loopback, must match txbist_udp_size.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_maxbitcnt</span><br/>
          <span class="sdescdet">rxbist_maxbitcnt[5:3]</span><br/>
          <span class="ldescdet">RxBist run-timer counter (data check count) limit in term of num Rx clocks.  0: disabled; 1 - 2^20; 2 - 2^21; 3 - 2^22; 4 - 2^23; 5 - 2^24; 6 2^28; 7 - 2^32</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_firsterr_type</span><br/>
          <span class="sdescdet">rxbist_firsterr_type[2:0]</span><br/>
          <span class="ldescdet">RxBist first error captured type. 0 - on error counter; 1 - on burst one counter; 2 - on burst two counter; 3 - on burst three counter; 4 - on burst four counter; others - on error counter</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_679ADD69B73EF1C4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c8</span> Register(32 bit) rxbist_seed</span><br/>
      <span class="sdescdet">Rx Bist Seed</span><br/>
      <span class="ldescdet">Rx Bist Seed
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2c8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x7fffffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="31">rxbist_seed</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="31">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_seed</span><br/>
          <span class="sdescdet">rxbist_seed[30:0]</span><br/>
          <span class="ldescdet">RxBist Initial Seed</span></p>
          <p><b>Reset: </b>hex:0x7fffffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_36CD94FC2FFA62CC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002cc</span> Register(32 bit) rxbist_udp_vf00</span><br/>
      <span class="sdescdet">RxBist UDP patern</span><br/>
      <span class="ldescdet">RxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2cc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_udp_vf00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_udp_vf00</span><br/>
          <span class="sdescdet">rxbist_udp_vf00[31:0]</span><br/>
          <span class="ldescdet">RxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C0BC386343CB9A24" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d0</span> Register(32 bit) rxbist_udp_vf01</span><br/>
      <span class="sdescdet">RxBist UDP patern</span><br/>
      <span class="ldescdet">RxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2d0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_udp_vf01</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_udp_vf01</span><br/>
          <span class="sdescdet">rxbist_udp_vf01[31:0]</span><br/>
          <span class="ldescdet">RxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_627EDF21A538191F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d4</span> Register(32 bit) rxbist_udp_vf02</span><br/>
      <span class="sdescdet">RxBist UDP patern</span><br/>
      <span class="ldescdet">RxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2d4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_udp_vf02</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_udp_vf02</span><br/>
          <span class="sdescdet">rxbist_udp_vf02[31:0]</span><br/>
          <span class="ldescdet">RxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F597BF4E6E55961B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d8</span> Register(32 bit) rxbist_udp_vf03</span><br/>
      <span class="sdescdet">RxBist UDP patern</span><br/>
      <span class="ldescdet">RxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2d8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_udp_vf03</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_udp_vf03</span><br/>
          <span class="sdescdet">rxbist_udp_vf03[31:0]</span><br/>
          <span class="ldescdet">RxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1815E3355E583D8D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002dc</span> Register(32 bit) rxbist_udp_vf04</span><br/>
      <span class="sdescdet">RxBist UDP patern</span><br/>
      <span class="ldescdet">RxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2dc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_udp_vf04</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_udp_vf04</span><br/>
          <span class="sdescdet">rxbist_udp_vf04[31:0]</span><br/>
          <span class="ldescdet">RxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C2D7F0F5DFB9CC7B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e0</span> Register(32 bit) rxbist_udp_vf05</span><br/>
      <span class="sdescdet">RxBist UDP patern</span><br/>
      <span class="ldescdet">RxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2e0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_udp_vf05</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_udp_vf05</span><br/>
          <span class="sdescdet">rxbist_udp_vf05[31:0]</span><br/>
          <span class="ldescdet">RxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_941ADF65449D6337" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e4</span> Register(32 bit) rxbist_udp_vf06</span><br/>
      <span class="sdescdet">RxBist UDP patern</span><br/>
      <span class="ldescdet">RxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2e4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_udp_vf06</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_udp_vf06</span><br/>
          <span class="sdescdet">rxbist_udp_vf06[31:0]</span><br/>
          <span class="ldescdet">RxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_895680C8F4F5E9AE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e8</span> Register(32 bit) rxbist_udp_vf07</span><br/>
      <span class="sdescdet">RxBist UDP patern</span><br/>
      <span class="ldescdet">RxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2e8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_udp_vf07</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_udp_vf07</span><br/>
          <span class="sdescdet">rxbist_udp_vf07[31:0]</span><br/>
          <span class="ldescdet">RxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7825FF6907172670" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ec</span> Register(32 bit) rxbist_udp_vf08</span><br/>
      <span class="sdescdet">RxBist UDP patern</span><br/>
      <span class="ldescdet">RxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2ec</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_udp_vf08</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_udp_vf08</span><br/>
          <span class="sdescdet">rxbist_udp_vf08[31:0]</span><br/>
          <span class="ldescdet">RxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_244634C0BAAD9271" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f0</span> Register(32 bit) rxbist_udp_vf09</span><br/>
      <span class="sdescdet">RxBist UDP patern</span><br/>
      <span class="ldescdet">RxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2f0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_udp_vf09</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_udp_vf09</span><br/>
          <span class="sdescdet">rxbist_udp_vf09[31:0]</span><br/>
          <span class="ldescdet">RxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5C0C7D63FD6D42FF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f4</span> Register(32 bit) rxbist_errcount_status_0</span><br/>
      <span class="sdescdet">RxBist Error Count Status</span><br/>
      <span class="ldescdet">RxBist Error Count Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2f4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="1">rxbist_rxlocked</td>
        <td class="fldnorm" colspan="4">rxbist_fsmstate</td>
        <td class="fldnorm" colspan="1">rxbist_errcount_overflow</td>
        <td class="fldnorm" colspan="1">rxbist_done</td>
        <td class="fldnorm" colspan="1">rxbist_datachk_done</td>
        <td class="fldnorm" colspan="1">rxbist_burst_errcount_four_overflow</td>
        <td class="fldnorm" colspan="1">rxbist_burst_errcount_three_overflow</td>
        <td class="fldnorm" colspan="1">rxbist_burst_errcount_two_overflow</td>
        <td class="fldnorm" colspan="1">rxbist_burst_errcount_one_overflow</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_rxlocked</span><br/>
          <span class="sdescdet">rxbist_rxlocked[11:11]</span><br/>
          <span class="ldescdet">RxBist Rx locked </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_fsmstate</span><br/>
          <span class="sdescdet">rxbist_fsmstate[10:7]</span><br/>
          <span class="ldescdet">RxBist FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_errcount_overflow</span><br/>
          <span class="sdescdet">rxbist_errcount_overflow[6:6]</span><br/>
          <span class="ldescdet">RxBist errcount overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_done</span><br/>
          <span class="sdescdet">rxbist_done[5:5]</span><br/>
          <span class="ldescdet">RsBist done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_datachk_done</span><br/>
          <span class="sdescdet">rxbist_datachk_done[4:4]</span><br/>
          <span class="ldescdet">RsBist data check done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_burst_errcount_four_overflow</span><br/>
          <span class="sdescdet">rxbist_burst_errcount_four_overflow[3:3]</span><br/>
          <span class="ldescdet">RxBist Burst error count (4 or &gt;= 4) overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_burst_errcount_three_overflow</span><br/>
          <span class="sdescdet">rxbist_burst_errcount_three_overflow[2:2]</span><br/>
          <span class="ldescdet">RxBist Burst error count (3 or &gt;= 3) overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_burst_errcount_two_overflow</span><br/>
          <span class="sdescdet">rxbist_burst_errcount_two_overflow[1:1]</span><br/>
          <span class="ldescdet">RxBist Burst error count (2 or &gt;= 2) overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_burst_errcount_one_overflow</span><br/>
          <span class="sdescdet">rxbist_burst_errcount_one_overflow[0:0]</span><br/>
          <span class="ldescdet">RxBist Burst error count (1 or &gt;= 1) overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9769ABC6D9B70320" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f8</span> Register(32 bit) rxbist_errcount_status_1</span><br/>
      <span class="sdescdet">RxBist Error Count Status</span><br/>
      <span class="ldescdet">RxBist Error Count Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2f8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_errcount</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_errcount</span><br/>
          <span class="sdescdet">rxbist_errcount[31:0]</span><br/>
          <span class="ldescdet">RxBist error count</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_94353A8C4DDEFAB4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002fc</span> Register(32 bit) rxbist_errcount_status_2</span><br/>
      <span class="sdescdet">RxBist Error Count Status</span><br/>
      <span class="ldescdet">RxBist Error Count Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f2fc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rxbist_burst_errcount_two</td>
        <td class="fldnorm" colspan="16">rxbist_burst_errcount_one</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO/V</td>
        <td class="accno" colspan="16">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_burst_errcount_two</span><br/>
          <span class="sdescdet">rxbist_burst_errcount_two[31:16]</span><br/>
          <span class="ldescdet">RxBist error count for two</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_burst_errcount_one</span><br/>
          <span class="sdescdet">rxbist_burst_errcount_one[15:0]</span><br/>
          <span class="ldescdet">RxBist error count for one</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3549DC369100BF91" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000300</span> Register(32 bit) rxbist_errcount_status_3</span><br/>
      <span class="sdescdet">RxBist Error Count Status</span><br/>
      <span class="ldescdet">RxBist Error Count Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f300</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rxbist_burst_errcount_four</td>
        <td class="fldnorm" colspan="16">rxbist_burst_errcount_three</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO/V</td>
        <td class="accno" colspan="16">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_burst_errcount_four</span><br/>
          <span class="sdescdet">rxbist_burst_errcount_four[31:16]</span><br/>
          <span class="ldescdet">RxBist error count for four</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_burst_errcount_three</span><br/>
          <span class="sdescdet">rxbist_burst_errcount_three[15:0]</span><br/>
          <span class="ldescdet">RxBist error count for three</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5DC7AA6FCCB9DA0F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000304</span> Register(32 bit) rxbist_status_datachkcount</span><br/>
      <span class="sdescdet">RxBist Data Check Counter Status</span><br/>
      <span class="ldescdet">RxBist Data Check Counter Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f304</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_datachkcount</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_datachkcount</span><br/>
          <span class="sdescdet">rxbist_datachkcount[31:0]</span><br/>
          <span class="ldescdet">RxBist data check count</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C0A967B225C1AC30" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000308</span> Register(32 bit) rxbist_data_status_0</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f308</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_indata_vf00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_indata_vf00</span><br/>
          <span class="sdescdet">rxbist_indata_vf00[31:0]</span><br/>
          <span class="ldescdet">RxBist data in data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BCF18C0490BB9D31" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000030c</span> Register(32 bit) rxbist_data_status_1</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f30c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_indata_vf01</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_indata_vf01</span><br/>
          <span class="sdescdet">rxbist_indata_vf01[31:0]</span><br/>
          <span class="ldescdet">RxBist data in data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_89089E09B21DA0D2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000310</span> Register(32 bit) rxbist_data_status_2</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f310</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_indata_vf02</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_indata_vf02</span><br/>
          <span class="sdescdet">rxbist_indata_vf02[31:0]</span><br/>
          <span class="ldescdet">RxBist data in data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_00AA5C456A06464D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000314</span> Register(32 bit) rxbist_data_status_3</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f314</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_indata_vf03</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_indata_vf03</span><br/>
          <span class="sdescdet">rxbist_indata_vf03[31:0]</span><br/>
          <span class="ldescdet">RxBist data in data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2638D9DCEF5936BB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000318</span> Register(32 bit) rxbist_data_status_4</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f318</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_indata_post_vf00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_indata_post_vf00</span><br/>
          <span class="sdescdet">rxbist_indata_post_vf00[31:0]</span><br/>
          <span class="ldescdet">RxBist data in post-data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_099074FA0B2E0EEE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000031c</span> Register(32 bit) rxbist_data_status_5</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f31c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_indata_post_vf01</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_indata_post_vf01</span><br/>
          <span class="sdescdet">rxbist_indata_post_vf01[31:0]</span><br/>
          <span class="ldescdet">RxBist data in post-data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_34FFF64EE25B2AD4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000320</span> Register(32 bit) rxbist_data_status_6</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f320</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_indata_post_vf02</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_indata_post_vf02</span><br/>
          <span class="sdescdet">rxbist_indata_post_vf02[31:0]</span><br/>
          <span class="ldescdet">RxBist data in post-data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F674C149DA1F5DE1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000324</span> Register(32 bit) rxbist_data_status_7</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f324</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_indata_post_vf03</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_indata_post_vf03</span><br/>
          <span class="sdescdet">rxbist_indata_post_vf03[31:0]</span><br/>
          <span class="ldescdet">RxBist data in post-data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D72ACCAA43452378" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000328</span> Register(32 bit) rxbist_data_status_8</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f328</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_indata_pre_vf00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_indata_pre_vf00</span><br/>
          <span class="sdescdet">rxbist_indata_pre_vf00[31:0]</span><br/>
          <span class="ldescdet">RxBist data in pre-data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C7FAAE1563CE71FF" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000032c</span> Register(32 bit) rxbist_data_status_9</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f32c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_indata_pre_vf01</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_indata_pre_vf01</span><br/>
          <span class="sdescdet">rxbist_indata_pre_vf01[31:0]</span><br/>
          <span class="ldescdet">RxBist data in pre-data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_22F9DEE3C948B583" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000330</span> Register(32 bit) rxbist_data_status_10</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f330</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_indata_pre_vf02</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_indata_pre_vf02</span><br/>
          <span class="sdescdet">rxbist_indata_pre_vf02[31:0]</span><br/>
          <span class="ldescdet">RxBist data in pre-data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3A86FE830D9FD0B4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000334</span> Register(32 bit) rxbist_data_status_11</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f334</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_indata_pre_vf03</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_indata_pre_vf03</span><br/>
          <span class="sdescdet">rxbist_indata_pre_vf03[31:0]</span><br/>
          <span class="ldescdet">RxBist data in pre-data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FF2ECD7371757F32" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000338</span> Register(32 bit) rxbist_data_status_12</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f338</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_refdata_vf00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_refdata_vf00</span><br/>
          <span class="sdescdet">rxbist_refdata_vf00[31:0]</span><br/>
          <span class="ldescdet">RxBist data in reference-data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_42D7D28F1A9608EC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000033c</span> Register(32 bit) rxbist_data_status_13</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f33c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_refdata_vf01</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_refdata_vf01</span><br/>
          <span class="sdescdet">rxbist_refdata_vf01[31:0]</span><br/>
          <span class="ldescdet">RxBist data in reference-data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FA7E39C9DA49071C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000340</span> Register(32 bit) rxbist_data_status_14</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f340</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_refdata_vf02</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_refdata_vf02</span><br/>
          <span class="sdescdet">rxbist_refdata_vf02[31:0]</span><br/>
          <span class="ldescdet">RxBist data in reference-data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2D7064AFB99AF04D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000344</span> Register(32 bit) rxbist_data_status_15</span><br/>
      <span class="sdescdet">RxBist Data Status</span><br/>
      <span class="ldescdet">RxBist Data Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f344</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxbist_refdata_vf03</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxbist_refdata_vf03</span><br/>
          <span class="sdescdet">rxbist_refdata_vf03[31:0]</span><br/>
          <span class="ldescdet">RxBist data in reference-data </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_22FDC6A0A7E5CF90" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000348</span> Register(32 bit) rx_affe_coeff_set_status_0</span><br/>
      <span class="sdescdet">Rx AFFE Coeffecient Set Control Status</span><br/>
      <span class="ldescdet">Rx AFFE Coeffecient Set Control Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f348</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">rx_affe_coeff_set_cp2_loc</td>
        <td class="fldnorm" colspan="8">rx_affe_coeff_set_cp1_loc</td>
        <td class="fldnorm" colspan="8">rx_affe_coeff_set_cm2_loc</td>
        <td class="fldnorm" colspan="8">rx_affe_coeff_set_cm1_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_affe_coeff_set_cp2_loc</span><br/>
          <span class="sdescdet">rx_affe_coeff_set_cp2_loc[31:24]</span><br/>
          <span class="ldescdet">Rx AFFE Coeffecient - Set Control Cursor p2</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_affe_coeff_set_cp1_loc</span><br/>
          <span class="sdescdet">rx_affe_coeff_set_cp1_loc[23:16]</span><br/>
          <span class="ldescdet">Rx AFFE Coeffecient - Set Control Cursor p1</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_affe_coeff_set_cm2_loc</span><br/>
          <span class="sdescdet">rx_affe_coeff_set_cm2_loc[15:8]</span><br/>
          <span class="ldescdet">Rx AFFE Coeffecient - Set Control Cursor m2</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_affe_coeff_set_cm1_loc</span><br/>
          <span class="sdescdet">rx_affe_coeff_set_cm1_loc[7:0]</span><br/>
          <span class="ldescdet">Rx AFFE Coeffecient - Set Control Cursor m1</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0190F031CE5F27E9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000034c</span> Register(32 bit) rx_affe_coeff_set_status_1</span><br/>
      <span class="sdescdet">Rx AFFE Coeffecient Set Control Status</span><br/>
      <span class="ldescdet">Rx AFFE Coeffecient Set Control Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f34c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="17">rx_affe_coeff_set_select_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="17">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_affe_coeff_set_select_loc</span><br/>
          <span class="sdescdet">rx_affe_coeff_set_select_loc[16:0]</span><br/>
          <span class="ldescdet">Rx AFFE Coeffecient - Set Control - One Hot Select - Bit 16 enables all selects</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8C48E62EA336C6E7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000350</span> Register(32 bit) rx_affe_coeff_set_override_0</span><br/>
      <span class="sdescdet">Rx AFFE Coeffecient Set Control Override</span><br/>
      <span class="ldescdet">Rx AFFE Coeffecient Set Control Override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f350</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">rx_affe_coeff_set_cp2_locovr</td>
        <td class="fldnorm" colspan="8">rx_affe_coeff_set_cp1_locovr</td>
        <td class="fldnorm" colspan="8">rx_affe_coeff_set_cm2_locovr</td>
        <td class="fldnorm" colspan="8">rx_affe_coeff_set_cm1_locovr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_affe_coeff_set_cp2_locovr</span><br/>
          <span class="sdescdet">rx_affe_coeff_set_cp2_locovr[31:24]</span><br/>
          <span class="ldescdet">Rx AFFE Coeffecient - Set Control Cursor p2 - Override Value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_affe_coeff_set_cp1_locovr</span><br/>
          <span class="sdescdet">rx_affe_coeff_set_cp1_locovr[23:16]</span><br/>
          <span class="ldescdet">Rx AFFE Coeffecient - Set Control Cursor p1 - Override Value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_affe_coeff_set_cm2_locovr</span><br/>
          <span class="sdescdet">rx_affe_coeff_set_cm2_locovr[15:8]</span><br/>
          <span class="ldescdet">Rx AFFE Coeffecient - Set Control Cursor m2 - Override Value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_affe_coeff_set_cm1_locovr</span><br/>
          <span class="sdescdet">rx_affe_coeff_set_cm1_locovr[7:0]</span><br/>
          <span class="ldescdet">Rx AFFE Coeffecient - Set Control Cursor m1 - Override Value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F50E98D647164965" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000354</span> Register(32 bit) rx_affe_coeff_set_override_1</span><br/>
      <span class="sdescdet">Rx AFFE Coeffecient Set Control Override</span><br/>
      <span class="ldescdet">Rx AFFE Coeffecient Set Control Override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f354</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfcfe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfcfe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">rx_affe_coeff_set_locovren</td>
        <td class="fldnorm" colspan="1">rx_affe_coeff_set_select_locovren</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="17">rx_affe_coeff_set_select_locovr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="17">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_affe_coeff_set_locovren</span><br/>
          <span class="sdescdet">rx_affe_coeff_set_locovren[25:25]</span><br/>
          <span class="ldescdet">Rx AFFE Coeffecient - Set Control -  Override Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_affe_coeff_set_select_locovren</span><br/>
          <span class="sdescdet">rx_affe_coeff_set_select_locovren[24:24]</span><br/>
          <span class="ldescdet">Rx AFFE Coeffecient - Set Control - One Hot Select - Override Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_affe_coeff_set_select_locovr</span><br/>
          <span class="sdescdet">rx_affe_coeff_set_select_locovr[16:0]</span><br/>
          <span class="ldescdet">Rx AFFE Coeffecient - Set Control - One Hot Select - Override Value</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5D5D3BD36F832C05" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000358</span> Register(32 bit) rx_ops_if_status_0</span><br/>
      <span class="sdescdet">Rx OPS Control Interface Status</span><br/>
      <span class="ldescdet">Rx OPS Control Interface Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f358</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">ops_if_taps_vld_loc</td>
        <td class="fldnorm" colspan="3">ops_if_grp_sel_loc</td>
        <td class="fldnorm" colspan="3">ops_if_bit_sel_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_vld_loc</span><br/>
          <span class="sdescdet">ops_if_taps_vld_loc[6:6]</span><br/>
          <span class="ldescdet">Rx OPS Valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_grp_sel_loc</span><br/>
          <span class="sdescdet">ops_if_grp_sel_loc[5:3]</span><br/>
          <span class="ldescdet">Rx OPS Group Select</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_bit_sel_loc</span><br/>
          <span class="sdescdet">ops_if_bit_sel_loc[2:0]</span><br/>
          <span class="ldescdet">Rx OPS Bit Select</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_23707DF6AA7C4C5A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000035c</span> Register(32 bit) rx_ops_if_status_1</span><br/>
      <span class="sdescdet">Rx OPS Control Interface Status</span><br/>
      <span class="ldescdet">Rx OPS Control Interface Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f35c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">ops_if_taps_3_loc</td>
        <td class="fldnorm" colspan="8">ops_if_taps_2_loc</td>
        <td class="fldnorm" colspan="8">ops_if_taps_1_loc</td>
        <td class="fldnorm" colspan="8">ops_if_taps_0_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_3_loc</span><br/>
          <span class="sdescdet">ops_if_taps_3_loc[31:24]</span><br/>
          <span class="ldescdet">Rx OPS Data 3 - 8 bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_2_loc</span><br/>
          <span class="sdescdet">ops_if_taps_2_loc[23:16]</span><br/>
          <span class="ldescdet">Rx OPS Data 2 - 8 bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_1_loc</span><br/>
          <span class="sdescdet">ops_if_taps_1_loc[15:8]</span><br/>
          <span class="ldescdet">Rx OPS Data 1 - 8 bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_0_loc</span><br/>
          <span class="sdescdet">ops_if_taps_0_loc[7:0]</span><br/>
          <span class="ldescdet">Rx OPS Data 0 - 8 bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6936E93B4BEB5D5B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000360</span> Register(32 bit) rx_ops_if_status_2</span><br/>
      <span class="sdescdet">Rx OPS Control Interface Status</span><br/>
      <span class="ldescdet">Rx OPS Control Interface Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f360</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">ops_if_taps_7_loc</td>
        <td class="fldnorm" colspan="8">ops_if_taps_6_loc</td>
        <td class="fldnorm" colspan="8">ops_if_taps_5_loc</td>
        <td class="fldnorm" colspan="8">ops_if_taps_4_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_7_loc</span><br/>
          <span class="sdescdet">ops_if_taps_7_loc[31:24]</span><br/>
          <span class="ldescdet">Rx OPS Data 7 - 8 bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_6_loc</span><br/>
          <span class="sdescdet">ops_if_taps_6_loc[23:16]</span><br/>
          <span class="ldescdet">Rx OPS Data 6 - 8 bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_5_loc</span><br/>
          <span class="sdescdet">ops_if_taps_5_loc[15:8]</span><br/>
          <span class="ldescdet">Rx OPS Data 5 - 8 bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_4_loc</span><br/>
          <span class="sdescdet">ops_if_taps_4_loc[7:0]</span><br/>
          <span class="ldescdet">Rx OPS Data 4 - 8 bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3834C047C4B7C18C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000364</span> Register(32 bit) rx_ops_if_override_0</span><br/>
      <span class="sdescdet">Rx OPS Control Interface Override</span><br/>
      <span class="ldescdet">Rx OPS Control Interface Override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f364</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffcff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffcff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="1">ops_if_data_locovren</td>
        <td class="fldnorm" colspan="1">ops_if_ctrl_locovren</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">ops_if_taps_vld_locovr</td>
        <td class="fldnorm" colspan="3">ops_if_grp_sel_locovr</td>
        <td class="fldnorm" colspan="3">ops_if_bit_sel_locovr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_data_locovren</span><br/>
          <span class="sdescdet">ops_if_data_locovren[17:17]</span><br/>
          <span class="ldescdet">Rx OPS Data - Override Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_ctrl_locovren</span><br/>
          <span class="sdescdet">ops_if_ctrl_locovren[16:16]</span><br/>
          <span class="ldescdet">Rx OPS Control - Override Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_vld_locovr</span><br/>
          <span class="sdescdet">ops_if_taps_vld_locovr[6:6]</span><br/>
          <span class="ldescdet">Rx OPS Valid - Override Value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_grp_sel_locovr</span><br/>
          <span class="sdescdet">ops_if_grp_sel_locovr[5:3]</span><br/>
          <span class="ldescdet">Rx OPS Group Select - Override Value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_bit_sel_locovr</span><br/>
          <span class="sdescdet">ops_if_bit_sel_locovr[2:0]</span><br/>
          <span class="ldescdet">Rx OPS Bit Select - Override Value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ABACFFCCF36E37CB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000368</span> Register(32 bit) rx_ops_if_override_1</span><br/>
      <span class="sdescdet">Rx OPS Control Interface Override</span><br/>
      <span class="ldescdet">Rx OPS Control Interface Override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f368</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">ops_if_taps_3_locovr</td>
        <td class="fldnorm" colspan="8">ops_if_taps_2_locovr</td>
        <td class="fldnorm" colspan="8">ops_if_taps_1_locovr</td>
        <td class="fldnorm" colspan="8">ops_if_taps_0_locovr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_3_locovr</span><br/>
          <span class="sdescdet">ops_if_taps_3_locovr[31:24]</span><br/>
          <span class="ldescdet">Rx OPS Data 3 - Override Value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_2_locovr</span><br/>
          <span class="sdescdet">ops_if_taps_2_locovr[23:16]</span><br/>
          <span class="ldescdet">Rx OPS Data 2 - Override Value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_1_locovr</span><br/>
          <span class="sdescdet">ops_if_taps_1_locovr[15:8]</span><br/>
          <span class="ldescdet">Rx OPS Data 1 - Override Value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_0_locovr</span><br/>
          <span class="sdescdet">ops_if_taps_0_locovr[7:0]</span><br/>
          <span class="ldescdet">Rx OPS Data 0 - Override Value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_26578E11CBBD7756" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000036c</span> Register(32 bit) rx_ops_if_override_2</span><br/>
      <span class="sdescdet">Rx OPS Control Interface Override</span><br/>
      <span class="ldescdet">Rx OPS Control Interface Override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f36c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">ops_if_taps_7_locovr</td>
        <td class="fldnorm" colspan="8">ops_if_taps_6_locovr</td>
        <td class="fldnorm" colspan="8">ops_if_taps_5_locovr</td>
        <td class="fldnorm" colspan="8">ops_if_taps_4_locovr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_7_locovr</span><br/>
          <span class="sdescdet">ops_if_taps_7_locovr[31:24]</span><br/>
          <span class="ldescdet">Rx OPS Data 7 - Override Value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_6_locovr</span><br/>
          <span class="sdescdet">ops_if_taps_6_locovr[23:16]</span><br/>
          <span class="ldescdet">Rx OPS Data 6 - Override Value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_5_locovr</span><br/>
          <span class="sdescdet">ops_if_taps_5_locovr[15:8]</span><br/>
          <span class="ldescdet">Rx OPS Data 5 - Override Value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ops_if_taps_4_locovr</span><br/>
          <span class="sdescdet">ops_if_taps_4_locovr[7:0]</span><br/>
          <span class="ldescdet">Rx OPS Data 4 - Override Value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_80EC195FFE1CE9B4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000370</span> Register(32 bit) rx_scratchy_0</span><br/>
      <span class="sdescdet">Orchy RX scratch register</span><br/>
      <span class="ldescdet">Orchy RX scratch register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f370</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00001249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="fldnorm" colspan="3">refcksel_muxd4</td>
        <td class="fldnorm" colspan="3">refcksel_muxd3</td>
        <td class="fldnorm" colspan="3">refcksel_muxd2</td>
        <td class="fldnorm" colspan="3">refcksel_muxd1</td>
        <td class="fldnorm" colspan="3">refcksel_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refcksel_muxd4</span><br/>
          <span class="sdescdet">refcksel_muxd4[14:12]</span><br/>
          <span class="ldescdet">Select the source for  the reference clock mux for RXDCO. 0 - TXPLL soc postdiv, 1 - ioa_ck_ref_left/right[0], 2 - ioa_ck_ref_left/right[1], 3 - ioa_ck_ref_left/right[2], 4 - ioa_ck_ref_left/right[3], 4/5/6/7 - 1'b0</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refcksel_muxd3</span><br/>
          <span class="sdescdet">refcksel_muxd3[11:9]</span><br/>
          <span class="ldescdet">Select the source for  the reference clock mux for RXDCO. 0 - TXPLL soc postdiv, 1 - ioa_ck_ref_left/right[0], 2 - ioa_ck_ref_left/right[1], 3 - ioa_ck_ref_left/right[2], 4 - ioa_ck_ref_left/right[3], 4/5/6/7 - 1'b0</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refcksel_muxd2</span><br/>
          <span class="sdescdet">refcksel_muxd2[8:6]</span><br/>
          <span class="ldescdet">Select the source for  the reference clock mux for RXDCO. 0 - TXPLL soc postdiv, 1 - ioa_ck_ref_left/right[0], 2 - ioa_ck_ref_left/right[1], 3 - ioa_ck_ref_left/right[2], 4 - ioa_ck_ref_left/right[3], 4/5/6/7 - 1'b0</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refcksel_muxd1</span><br/>
          <span class="sdescdet">refcksel_muxd1[5:3]</span><br/>
          <span class="ldescdet">Select the source for  the reference clock mux for RXDCO. 0 - TXPLL soc postdiv, 1 - ioa_ck_ref_left/right[0], 2 - ioa_ck_ref_left/right[1], 3 - ioa_ck_ref_left/right[2], 4 - ioa_ck_ref_left/right[3], 4/5/6/7 - 1'b0</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refcksel_muxd0</span><br/>
          <span class="sdescdet">refcksel_muxd0[2:0]</span><br/>
          <span class="ldescdet">Select the source for  the reference clock mux for RXDCO. 0 - TXPLL soc postdiv, 1 - ioa_ck_ref_left/right[0], 2 - ioa_ck_ref_left/right[1], 3 - ioa_ck_ref_left/right[2], 4 - ioa_ck_ref_left/right[3], 4/5/6/7 - 1'b0</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D24BFA7CF3D30550" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000374</span> Register(32 bit) rx_scratchy_1</span><br/>
      <span class="sdescdet">Orchy RX scratch register</span><br/>
      <span class="ldescdet">Orchy RX scratch register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f374</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x01041041</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">refdiv_muxd4</td>
        <td class="fldnorm" colspan="6">refdiv_muxd3</td>
        <td class="fldnorm" colspan="6">refdiv_muxd2</td>
        <td class="fldnorm" colspan="6">refdiv_muxd1</td>
        <td class="fldnorm" colspan="6">refdiv_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refdiv_muxd4</span><br/>
          <span class="sdescdet">refdiv_muxd4[29:24]</span><br/>
          <span class="ldescdet">Reference clock divider value for RXDCO</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refdiv_muxd3</span><br/>
          <span class="sdescdet">refdiv_muxd3[23:18]</span><br/>
          <span class="ldescdet">Reference clock divider value for RXDCO</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refdiv_muxd2</span><br/>
          <span class="sdescdet">refdiv_muxd2[17:12]</span><br/>
          <span class="ldescdet">Reference clock divider value for RXDCO</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refdiv_muxd1</span><br/>
          <span class="sdescdet">refdiv_muxd1[11:6]</span><br/>
          <span class="ldescdet">Reference clock divider value for RXDCO</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refdiv_muxd0</span><br/>
          <span class="sdescdet">refdiv_muxd0[5:0]</span><br/>
          <span class="ldescdet">Reference clock divider value for RXDCO</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D2DA263DD3FB9314" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000400</span> Register(32 bit) rx_cdr_general_control</span><br/>
      <span class="sdescdet">rx_cdr_general_control</span><br/>
      <span class="ldescdet">rx_cdr_general_control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f400</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">rxadc_2x_double_rate</td>
        <td class="fldnorm" colspan="1">rx_pam4_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock2data_on_demand</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock2ref_on_demand</td>
        <td class="fldnorm" colspan="1">rx_cdr_local_diglf_reset</td>
        <td class="fldnorm" colspan="1">rx_cdr_local_gen_reset</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxadc_2x_double_rate</span><br/>
          <span class="sdescdet">rxadc_2x_double_rate[5:5]</span><br/>
          <span class="ldescdet">allowed decode of the mode where bang-bang phase detector can be turned on</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_pam4_en</span><br/>
          <span class="sdescdet">rx_pam4_en[4:4]</span><br/>
          <span class="ldescdet">Rx PAM4 Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock2data_on_demand</span><br/>
          <span class="sdescdet">rx_cdr_lock2data_on_demand[3:3]</span><br/>
          <span class="ldescdet">Force lock to data (priority if L2R set)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock2ref_on_demand</span><br/>
          <span class="sdescdet">rx_cdr_lock2ref_on_demand[2:2]</span><br/>
          <span class="ldescdet">Force lock to reference</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_local_diglf_reset</span><br/>
          <span class="sdescdet">rx_cdr_local_diglf_reset[1:1]</span><br/>
          <span class="ldescdet">Reset digital loop filter</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_local_gen_reset</span><br/>
          <span class="sdescdet">rx_cdr_local_gen_reset[0:0]</span><br/>
          <span class="ldescdet">Reset entire CDR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_47BE790A3E76218C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000404</span> Register(32 bit) rx_cdr_div0_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_div0</span><br/>
      <span class="ldescdet">rx_cdr_div0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f404</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_fbdiv_frac_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fbdiv_frac_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fbdiv_frac_muxd0[31:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_010D3C12FAB7C54B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000408</span> Register(32 bit) rx_cdr_div0_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_div0</span><br/>
      <span class="ldescdet">rx_cdr_div0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f408</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_fbdiv_frac_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fbdiv_frac_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fbdiv_frac_muxd1[31:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_574F0E0064EA16B9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000040c</span> Register(32 bit) rx_cdr_div0_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_div0</span><br/>
      <span class="ldescdet">rx_cdr_div0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f40c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_fbdiv_frac_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fbdiv_frac_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fbdiv_frac_muxd2[31:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1CB46BAC92D05665" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000410</span> Register(32 bit) rx_cdr_div0_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_div0</span><br/>
      <span class="ldescdet">rx_cdr_div0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f410</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_fbdiv_frac_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fbdiv_frac_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fbdiv_frac_muxd3[31:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D73C3AAFC0B2BCFD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000414</span> Register(32 bit) rx_cdr_div0_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_div0</span><br/>
      <span class="ldescdet">rx_cdr_div0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f414</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_fbdiv_frac_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fbdiv_frac_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fbdiv_frac_muxd4[31:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_75CF4B15021A490E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000418</span> Register(32 bit) rx_cdr_frac_lock0_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_frac_lock0</span><br/>
      <span class="ldescdet">rx_cdr_frac_lock0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f418</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00002c0c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_high_speed_sd_en_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_sigma_delta2_sel_muxd0</td>
        <td class="fldnorm" colspan="5">rx_cdr_dither_value_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_fbdiv_strobe_h_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_lock_criteria_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcoditheren_h_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_feedfwrdcal_pause_h_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_feedfwrdcal_en_h_muxd0</td>
        <td class="fldnorm" colspan="8">rx_cdr_feedfwrdgain_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_high_speed_sd_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_high_speed_sd_en_muxd0[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sigma_delta2_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_sigma_delta2_sel_muxd0[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dither_value_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dither_value_muxd0[19:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fbdiv_strobe_h_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fbdiv_strobe_h_muxd0[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_criteria_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_lock_criteria_muxd0[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcoditheren_h_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dcoditheren_h_muxd0[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdcal_pause_h_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdcal_pause_h_muxd0[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdcal_en_h_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdcal_en_h_muxd0[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdgain_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdgain_muxd0[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F898C8430A8EAB43" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000041c</span> Register(32 bit) rx_cdr_frac_lock0_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_frac_lock0</span><br/>
      <span class="ldescdet">rx_cdr_frac_lock0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f41c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00002c0c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_high_speed_sd_en_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_sigma_delta2_sel_muxd1</td>
        <td class="fldnorm" colspan="5">rx_cdr_dither_value_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_fbdiv_strobe_h_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_lock_criteria_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcoditheren_h_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_feedfwrdcal_pause_h_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_feedfwrdcal_en_h_muxd1</td>
        <td class="fldnorm" colspan="8">rx_cdr_feedfwrdgain_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_high_speed_sd_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_high_speed_sd_en_muxd1[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sigma_delta2_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_sigma_delta2_sel_muxd1[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dither_value_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dither_value_muxd1[19:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fbdiv_strobe_h_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fbdiv_strobe_h_muxd1[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_criteria_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_lock_criteria_muxd1[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcoditheren_h_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dcoditheren_h_muxd1[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdcal_pause_h_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdcal_pause_h_muxd1[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdcal_en_h_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdcal_en_h_muxd1[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdgain_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdgain_muxd1[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A76572641E978558" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000420</span> Register(32 bit) rx_cdr_frac_lock0_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_frac_lock0</span><br/>
      <span class="ldescdet">rx_cdr_frac_lock0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f420</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00002c0c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_high_speed_sd_en_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_sigma_delta2_sel_muxd2</td>
        <td class="fldnorm" colspan="5">rx_cdr_dither_value_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_fbdiv_strobe_h_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_lock_criteria_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcoditheren_h_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_feedfwrdcal_pause_h_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_feedfwrdcal_en_h_muxd2</td>
        <td class="fldnorm" colspan="8">rx_cdr_feedfwrdgain_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_high_speed_sd_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_high_speed_sd_en_muxd2[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sigma_delta2_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_sigma_delta2_sel_muxd2[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dither_value_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dither_value_muxd2[19:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fbdiv_strobe_h_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fbdiv_strobe_h_muxd2[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_criteria_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_lock_criteria_muxd2[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcoditheren_h_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dcoditheren_h_muxd2[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdcal_pause_h_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdcal_pause_h_muxd2[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdcal_en_h_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdcal_en_h_muxd2[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdgain_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdgain_muxd2[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_38B4E8F40756425F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000424</span> Register(32 bit) rx_cdr_frac_lock0_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_frac_lock0</span><br/>
      <span class="ldescdet">rx_cdr_frac_lock0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f424</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00002c0c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_high_speed_sd_en_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_sigma_delta2_sel_muxd3</td>
        <td class="fldnorm" colspan="5">rx_cdr_dither_value_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_fbdiv_strobe_h_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_lock_criteria_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcoditheren_h_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_feedfwrdcal_pause_h_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_feedfwrdcal_en_h_muxd3</td>
        <td class="fldnorm" colspan="8">rx_cdr_feedfwrdgain_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_high_speed_sd_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_high_speed_sd_en_muxd3[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sigma_delta2_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_sigma_delta2_sel_muxd3[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dither_value_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dither_value_muxd3[19:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fbdiv_strobe_h_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fbdiv_strobe_h_muxd3[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_criteria_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_lock_criteria_muxd3[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcoditheren_h_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dcoditheren_h_muxd3[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdcal_pause_h_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdcal_pause_h_muxd3[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdcal_en_h_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdcal_en_h_muxd3[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdgain_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdgain_muxd3[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_195537F8EE448C2F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000428</span> Register(32 bit) rx_cdr_frac_lock0_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_frac_lock0</span><br/>
      <span class="ldescdet">rx_cdr_frac_lock0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f428</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00002c0c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_high_speed_sd_en_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_sigma_delta2_sel_muxd4</td>
        <td class="fldnorm" colspan="5">rx_cdr_dither_value_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_fbdiv_strobe_h_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_lock_criteria_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcoditheren_h_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_feedfwrdcal_pause_h_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_feedfwrdcal_en_h_muxd4</td>
        <td class="fldnorm" colspan="8">rx_cdr_feedfwrdgain_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_high_speed_sd_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_high_speed_sd_en_muxd4[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sigma_delta2_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_sigma_delta2_sel_muxd4[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dither_value_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dither_value_muxd4[19:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fbdiv_strobe_h_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fbdiv_strobe_h_muxd4[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_criteria_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_lock_criteria_muxd4[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcoditheren_h_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dcoditheren_h_muxd4[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdcal_pause_h_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdcal_pause_h_muxd4[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdcal_en_h_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdcal_en_h_muxd4[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdgain_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdgain_muxd4[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AC6E834228F587D1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000042c</span> Register(32 bit) rx_cdr_frac_lock1_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_frac_lock1</span><br/>
      <span class="ldescdet">rx_cdr_frac_lock1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f42c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000db05</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="3">rx_cdr_l2r_prop_shift_factor_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_l2r_integral_shift_factor_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_l2d_integral_shift_factor_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_fine_first_boost_repeat_muxd0</td>
        <td class="fldnorm" colspan="5">rx_cdr_lock_thresh_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2r_prop_shift_factor_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_l2r_prop_shift_factor_muxd0[16:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2r_integral_shift_factor_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_l2r_integral_shift_factor_muxd0[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2d_integral_shift_factor_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_l2d_integral_shift_factor_muxd0[10:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_first_boost_repeat_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine_first_boost_repeat_muxd0[7:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_thresh_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_lock_thresh_muxd0[4:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_394BF43BE81C8AB3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000430</span> Register(32 bit) rx_cdr_frac_lock1_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_frac_lock1</span><br/>
      <span class="ldescdet">rx_cdr_frac_lock1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f430</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000db05</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="3">rx_cdr_l2r_prop_shift_factor_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_l2r_integral_shift_factor_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_l2d_integral_shift_factor_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_fine_first_boost_repeat_muxd1</td>
        <td class="fldnorm" colspan="5">rx_cdr_lock_thresh_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2r_prop_shift_factor_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_l2r_prop_shift_factor_muxd1[16:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2r_integral_shift_factor_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_l2r_integral_shift_factor_muxd1[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2d_integral_shift_factor_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_l2d_integral_shift_factor_muxd1[10:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_first_boost_repeat_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine_first_boost_repeat_muxd1[7:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_thresh_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_lock_thresh_muxd1[4:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CDB181B99362CAE2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000434</span> Register(32 bit) rx_cdr_frac_lock1_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_frac_lock1</span><br/>
      <span class="ldescdet">rx_cdr_frac_lock1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f434</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000db05</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="3">rx_cdr_l2r_prop_shift_factor_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_l2r_integral_shift_factor_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_l2d_integral_shift_factor_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_fine_first_boost_repeat_muxd2</td>
        <td class="fldnorm" colspan="5">rx_cdr_lock_thresh_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2r_prop_shift_factor_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_l2r_prop_shift_factor_muxd2[16:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2r_integral_shift_factor_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_l2r_integral_shift_factor_muxd2[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2d_integral_shift_factor_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_l2d_integral_shift_factor_muxd2[10:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_first_boost_repeat_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine_first_boost_repeat_muxd2[7:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_thresh_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_lock_thresh_muxd2[4:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4458676BF4C45DF9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000438</span> Register(32 bit) rx_cdr_frac_lock1_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_frac_lock1</span><br/>
      <span class="ldescdet">rx_cdr_frac_lock1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f438</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000db05</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="3">rx_cdr_l2r_prop_shift_factor_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_l2r_integral_shift_factor_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_l2d_integral_shift_factor_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_fine_first_boost_repeat_muxd3</td>
        <td class="fldnorm" colspan="5">rx_cdr_lock_thresh_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2r_prop_shift_factor_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_l2r_prop_shift_factor_muxd3[16:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2r_integral_shift_factor_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_l2r_integral_shift_factor_muxd3[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2d_integral_shift_factor_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_l2d_integral_shift_factor_muxd3[10:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_first_boost_repeat_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine_first_boost_repeat_muxd3[7:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_thresh_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_lock_thresh_muxd3[4:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8E420D8C6071B70F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000043c</span> Register(32 bit) rx_cdr_frac_lock1_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_frac_lock1</span><br/>
      <span class="ldescdet">rx_cdr_frac_lock1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f43c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000db05</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="3">rx_cdr_l2r_prop_shift_factor_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_l2r_integral_shift_factor_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_l2d_integral_shift_factor_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_fine_first_boost_repeat_muxd4</td>
        <td class="fldnorm" colspan="5">rx_cdr_lock_thresh_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2r_prop_shift_factor_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_l2r_prop_shift_factor_muxd4[16:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2r_integral_shift_factor_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_l2r_integral_shift_factor_muxd4[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2d_integral_shift_factor_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_l2d_integral_shift_factor_muxd4[10:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_first_boost_repeat_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine_first_boost_repeat_muxd4[7:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_thresh_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_lock_thresh_muxd4[4:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4D7E38D5E5979BE3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000440</span> Register(32 bit) rx_cdr_lockfsm_control_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_lockfsm_control</span><br/>
      <span class="ldescdet">rx_cdr_lockfsm_control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f440</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000040</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_mux_val_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_mux_ovr_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_gate_val_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_gate_ovr_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_hold_val_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_hold_ovr_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock2data_req_val_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock2data_req_ovr_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_lpctrl_caldone_val_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_lpctrl_caldone_ovr_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_lost_val_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_lost_ovr_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_locked_val_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_locked_ovr_muxd0</td>
        <td class="fldnorm" colspan="8">rx_cdr_wait_cntr_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_mux_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_clk_mux_val_muxd0[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_mux_ovr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_clk_mux_ovr_muxd0[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_gate_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_clk_gate_val_muxd0[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_gate_ovr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_clk_gate_ovr_muxd0[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_hold_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ppm_hold_val_muxd0[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_hold_ovr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ppm_hold_ovr_muxd0[16:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock2data_req_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_lock2data_req_val_muxd0[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock2data_req_ovr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_lock2data_req_ovr_muxd0[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lpctrl_caldone_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_lpctrl_caldone_val_muxd0[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lpctrl_caldone_ovr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_lpctrl_caldone_ovr_muxd0[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_lost_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ppm_lost_val_muxd0[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_lost_ovr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ppm_lost_ovr_muxd0[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_locked_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ppm_locked_val_muxd0[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_locked_ovr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ppm_locked_ovr_muxd0[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_wait_cntr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_wait_cntr_muxd0[7:0]</span><br/>
          <span class="ldescdet">Wait counter values. \nBits [7:4] used in the wait counter at S_WAIT state as power of 2 (1&lt;&lt;i_wait_cntr[7:4]) Ref clk  bits [3:0] are used in S_*_TFER and S_*_DONE states, varies [0:15] cycles of REF clk  if set to zero no wait state is applied               </span></p>
          <p><b>Reset: </b>hex:0x40;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_45C884BC391CA8BD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000444</span> Register(32 bit) rx_cdr_lockfsm_control_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_lockfsm_control</span><br/>
      <span class="ldescdet">rx_cdr_lockfsm_control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f444</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000040</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_mux_val_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_mux_ovr_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_gate_val_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_gate_ovr_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_hold_val_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_hold_ovr_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock2data_req_val_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock2data_req_ovr_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_lpctrl_caldone_val_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_lpctrl_caldone_ovr_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_lost_val_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_lost_ovr_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_locked_val_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_locked_ovr_muxd1</td>
        <td class="fldnorm" colspan="8">rx_cdr_wait_cntr_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_mux_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_clk_mux_val_muxd1[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_mux_ovr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_clk_mux_ovr_muxd1[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_gate_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_clk_gate_val_muxd1[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_gate_ovr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_clk_gate_ovr_muxd1[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_hold_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ppm_hold_val_muxd1[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_hold_ovr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ppm_hold_ovr_muxd1[16:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock2data_req_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_lock2data_req_val_muxd1[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock2data_req_ovr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_lock2data_req_ovr_muxd1[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lpctrl_caldone_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_lpctrl_caldone_val_muxd1[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lpctrl_caldone_ovr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_lpctrl_caldone_ovr_muxd1[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_lost_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ppm_lost_val_muxd1[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_lost_ovr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ppm_lost_ovr_muxd1[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_locked_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ppm_locked_val_muxd1[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_locked_ovr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ppm_locked_ovr_muxd1[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_wait_cntr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_wait_cntr_muxd1[7:0]</span><br/>
          <span class="ldescdet">Wait counter values. \nBits [7:4] used in the wait counter at S_WAIT state as power of 2 (1&lt;&lt;i_wait_cntr[7:4]) Ref clk  bits [3:0] are used in S_*_TFER and S_*_DONE states, varies [0:15] cycles of REF clk  if set to zero no wait state is applied               </span></p>
          <p><b>Reset: </b>hex:0x40;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CC36EA44D0B96297" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000448</span> Register(32 bit) rx_cdr_lockfsm_control_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_lockfsm_control</span><br/>
      <span class="ldescdet">rx_cdr_lockfsm_control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f448</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000040</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_mux_val_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_mux_ovr_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_gate_val_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_gate_ovr_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_hold_val_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_hold_ovr_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock2data_req_val_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock2data_req_ovr_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_lpctrl_caldone_val_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_lpctrl_caldone_ovr_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_lost_val_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_lost_ovr_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_locked_val_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_locked_ovr_muxd2</td>
        <td class="fldnorm" colspan="8">rx_cdr_wait_cntr_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_mux_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_clk_mux_val_muxd2[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_mux_ovr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_clk_mux_ovr_muxd2[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_gate_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_clk_gate_val_muxd2[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_gate_ovr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_clk_gate_ovr_muxd2[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_hold_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ppm_hold_val_muxd2[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_hold_ovr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ppm_hold_ovr_muxd2[16:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock2data_req_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_lock2data_req_val_muxd2[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock2data_req_ovr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_lock2data_req_ovr_muxd2[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lpctrl_caldone_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_lpctrl_caldone_val_muxd2[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lpctrl_caldone_ovr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_lpctrl_caldone_ovr_muxd2[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_lost_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ppm_lost_val_muxd2[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_lost_ovr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ppm_lost_ovr_muxd2[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_locked_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ppm_locked_val_muxd2[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_locked_ovr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ppm_locked_ovr_muxd2[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_wait_cntr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_wait_cntr_muxd2[7:0]</span><br/>
          <span class="ldescdet">Wait counter values. \nBits [7:4] used in the wait counter at S_WAIT state as power of 2 (1&lt;&lt;i_wait_cntr[7:4]) Ref clk  bits [3:0] are used in S_*_TFER and S_*_DONE states, varies [0:15] cycles of REF clk  if set to zero no wait state is applied               </span></p>
          <p><b>Reset: </b>hex:0x40;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB562B960B583CC3" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000044c</span> Register(32 bit) rx_cdr_lockfsm_control_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_lockfsm_control</span><br/>
      <span class="ldescdet">rx_cdr_lockfsm_control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f44c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000040</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_mux_val_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_mux_ovr_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_gate_val_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_gate_ovr_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_hold_val_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_hold_ovr_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock2data_req_val_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock2data_req_ovr_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_lpctrl_caldone_val_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_lpctrl_caldone_ovr_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_lost_val_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_lost_ovr_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_locked_val_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_locked_ovr_muxd3</td>
        <td class="fldnorm" colspan="8">rx_cdr_wait_cntr_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_mux_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_clk_mux_val_muxd3[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_mux_ovr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_clk_mux_ovr_muxd3[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_gate_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_clk_gate_val_muxd3[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_gate_ovr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_clk_gate_ovr_muxd3[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_hold_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ppm_hold_val_muxd3[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_hold_ovr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ppm_hold_ovr_muxd3[16:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock2data_req_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_lock2data_req_val_muxd3[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock2data_req_ovr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_lock2data_req_ovr_muxd3[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lpctrl_caldone_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_lpctrl_caldone_val_muxd3[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lpctrl_caldone_ovr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_lpctrl_caldone_ovr_muxd3[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_lost_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ppm_lost_val_muxd3[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_lost_ovr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ppm_lost_ovr_muxd3[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_locked_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ppm_locked_val_muxd3[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_locked_ovr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ppm_locked_ovr_muxd3[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_wait_cntr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_wait_cntr_muxd3[7:0]</span><br/>
          <span class="ldescdet">Wait counter values. \nBits [7:4] used in the wait counter at S_WAIT state as power of 2 (1&lt;&lt;i_wait_cntr[7:4]) Ref clk  bits [3:0] are used in S_*_TFER and S_*_DONE states, varies [0:15] cycles of REF clk  if set to zero no wait state is applied               </span></p>
          <p><b>Reset: </b>hex:0x40;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_28A807B52D53266D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000450</span> Register(32 bit) rx_cdr_lockfsm_control_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_lockfsm_control</span><br/>
      <span class="ldescdet">rx_cdr_lockfsm_control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f450</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000040</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_mux_val_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_mux_ovr_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_gate_val_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk_gate_ovr_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_hold_val_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_hold_ovr_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock2data_req_val_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock2data_req_ovr_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_lpctrl_caldone_val_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_lpctrl_caldone_ovr_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_lost_val_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_lost_ovr_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_locked_val_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_locked_ovr_muxd4</td>
        <td class="fldnorm" colspan="8">rx_cdr_wait_cntr_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_mux_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_clk_mux_val_muxd4[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_mux_ovr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_clk_mux_ovr_muxd4[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_gate_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_clk_gate_val_muxd4[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk_gate_ovr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_clk_gate_ovr_muxd4[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_hold_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ppm_hold_val_muxd4[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_hold_ovr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ppm_hold_ovr_muxd4[16:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock2data_req_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_lock2data_req_val_muxd4[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock2data_req_ovr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_lock2data_req_ovr_muxd4[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lpctrl_caldone_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_lpctrl_caldone_val_muxd4[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lpctrl_caldone_ovr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_lpctrl_caldone_ovr_muxd4[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_lost_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ppm_lost_val_muxd4[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_lost_ovr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ppm_lost_ovr_muxd4[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_locked_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ppm_locked_val_muxd4[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_locked_ovr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ppm_locked_ovr_muxd4[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_wait_cntr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_wait_cntr_muxd4[7:0]</span><br/>
          <span class="ldescdet">Wait counter values. \nBits [7:4] used in the wait counter at S_WAIT state as power of 2 (1&lt;&lt;i_wait_cntr[7:4]) Ref clk  bits [3:0] are used in S_*_TFER and S_*_DONE states, varies [0:15] cycles of REF clk  if set to zero no wait state is applied               </span></p>
          <p><b>Reset: </b>hex:0x40;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B0674FC23E3864E9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000454</span> Register(32 bit) rx_cdr_lockfsm_status</span><br/>
      <span class="sdescdet">rx_cdr_lockfsm_status</span><br/>
      <span class="ldescdet">rx_cdr_lockfsm_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f454</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/C/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_tfer_fsm_state</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="7">RO/C/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:00]</b><br/>RO/C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tfer_fsm_state</span><br/>
          <span class="sdescdet">rx_cdr_tfer_fsm_state[6:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C3DA7F996F924A85" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000458</span> Register(32 bit) rx_cdr_tap_ovrd</span><br/>
      <span class="sdescdet">rx_cdr_tap_ovrd</span><br/>
      <span class="ldescdet">rx_cdr_tap_ovrd
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f458</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_en_ovrd_val</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_en_ovrd</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldoclk_en_ovrd_val</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldoclk_en_ovrd</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldo_bias_en_ovrd_val</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldo_bias_en_ovrd</td>
        <td class="fldnorm" colspan="1">rx_cdr_vrefgen_en_ovrd_val</td>
        <td class="fldnorm" colspan="1">rx_cdr_vrefgen_en_ovrd</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldo_enable</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_en_mode_ctrl</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_enable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_en_ovrd_val</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_en_ovrd_val[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_en_ovrd</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_en_ovrd[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldoclk_en_ovrd_val</span><br/>
          <span class="sdescdet">rx_cdr_ldoclk_en_ovrd_val[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldoclk_en_ovrd</span><br/>
          <span class="sdescdet">rx_cdr_ldoclk_en_ovrd[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldo_bias_en_ovrd_val</span><br/>
          <span class="sdescdet">rx_cdr_ldo_bias_en_ovrd_val[6:6]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldo_bias_en_ovrd</span><br/>
          <span class="sdescdet">rx_cdr_ldo_bias_en_ovrd[5:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vrefgen_en_ovrd_val</span><br/>
          <span class="sdescdet">rx_cdr_vrefgen_en_ovrd_val[4:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vrefgen_en_ovrd</span><br/>
          <span class="sdescdet">rx_cdr_vrefgen_en_ovrd[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldo_enable</span><br/>
          <span class="sdescdet">rx_cdr_ldo_enable[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_en_mode_ctrl</span><br/>
          <span class="sdescdet">rx_cdr_cdr_en_mode_ctrl[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_enable</span><br/>
          <span class="sdescdet">rx_cdr_cdr_enable[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2BFD11FAB9D36093" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000045c</span> Register(32 bit) rx_cdr_dfx_dco_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_dfx_dco</span><br/>
      <span class="ldescdet">rx_cdr_dfx_dco
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f45c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_dcocoarse_muxd0</td>
        <td class="fldnorm" colspan="8">rx_cdr_dcofine_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcocoarse_ovrd_h_muxd0</td>
        <td class="fldnorm" colspan="2">rx_cdr_dcofinedftsel_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_muxd0[19:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcofine_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dcofine_muxd0[10:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_ovrd_h_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_ovrd_h_muxd0[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcofinedftsel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dcofinedftsel_muxd0[1:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A27E854719B29F95" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000460</span> Register(32 bit) rx_cdr_dfx_dco_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_dfx_dco</span><br/>
      <span class="ldescdet">rx_cdr_dfx_dco
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f460</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_dcocoarse_muxd1</td>
        <td class="fldnorm" colspan="8">rx_cdr_dcofine_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcocoarse_ovrd_h_muxd1</td>
        <td class="fldnorm" colspan="2">rx_cdr_dcofinedftsel_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_muxd1[19:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcofine_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dcofine_muxd1[10:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_ovrd_h_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_ovrd_h_muxd1[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcofinedftsel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dcofinedftsel_muxd1[1:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DAE56A988CFB5102" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000464</span> Register(32 bit) rx_cdr_dfx_dco_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_dfx_dco</span><br/>
      <span class="ldescdet">rx_cdr_dfx_dco
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f464</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_dcocoarse_muxd2</td>
        <td class="fldnorm" colspan="8">rx_cdr_dcofine_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcocoarse_ovrd_h_muxd2</td>
        <td class="fldnorm" colspan="2">rx_cdr_dcofinedftsel_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_muxd2[19:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcofine_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dcofine_muxd2[10:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_ovrd_h_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_ovrd_h_muxd2[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcofinedftsel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dcofinedftsel_muxd2[1:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_508116F93DB7407A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000468</span> Register(32 bit) rx_cdr_dfx_dco_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_dfx_dco</span><br/>
      <span class="ldescdet">rx_cdr_dfx_dco
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f468</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_dcocoarse_muxd3</td>
        <td class="fldnorm" colspan="8">rx_cdr_dcofine_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcocoarse_ovrd_h_muxd3</td>
        <td class="fldnorm" colspan="2">rx_cdr_dcofinedftsel_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_muxd3[19:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcofine_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dcofine_muxd3[10:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_ovrd_h_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_ovrd_h_muxd3[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcofinedftsel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dcofinedftsel_muxd3[1:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_976C75F00FDD166D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000046c</span> Register(32 bit) rx_cdr_dfx_dco_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_dfx_dco</span><br/>
      <span class="ldescdet">rx_cdr_dfx_dco
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f46c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_dcocoarse_muxd4</td>
        <td class="fldnorm" colspan="8">rx_cdr_dcofine_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcocoarse_ovrd_h_muxd4</td>
        <td class="fldnorm" colspan="2">rx_cdr_dcofinedftsel_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_muxd4[19:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcofine_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dcofine_muxd4[10:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_ovrd_h_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_ovrd_h_muxd4[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcofinedftsel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dcofinedftsel_muxd4[1:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D38FCA6494F8EAB5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000470</span> Register(32 bit) rx_cdr_div1</span><br/>
      <span class="sdescdet">rx_cdr_div1</span><br/>
      <span class="ldescdet">rx_cdr_div1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f470</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000050</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="10">rx_cdr_fbdiv_intgr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fbdiv_intgr</span><br/>
          <span class="sdescdet">rx_cdr_fbdiv_intgr[9:0]</span><br/>
          <span class="ldescdet">Not a muxd register as Orchy/FW will set this value based on rxdco_divrate_fbdiv_muxd#</span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3C39D7DD1003C556" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000474</span> Register(32 bit) rx_cdr_div1_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_div1</span><br/>
      <span class="ldescdet">rx_cdr_div1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f474</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff8003ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff8003ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_hf_lf_band_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_hf_lf_inuse_muxd0</td>
        <td class="fldnorm" colspan="6">rx_cdr_fracn_sd_step_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_fracn_sd_step_en_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_refclk_cnt_limit_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_fracnen_h_muxd0</td>
        <td class="fldgap" colspan="10">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="10">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hf_lf_band_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_hf_lf_band_muxd0[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hf_lf_inuse_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_hf_lf_inuse_muxd0[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracn_sd_step_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fracn_sd_step_muxd0[20:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracn_sd_step_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fracn_sd_step_en_muxd0[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk_cnt_limit_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_refclk_cnt_limit_muxd0[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracnen_h_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fracnen_h_muxd0[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_66B774079604588B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000478</span> Register(32 bit) rx_cdr_div1_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_div1</span><br/>
      <span class="ldescdet">rx_cdr_div1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f478</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff8003ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff8003ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_hf_lf_band_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_hf_lf_inuse_muxd1</td>
        <td class="fldnorm" colspan="6">rx_cdr_fracn_sd_step_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_fracn_sd_step_en_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_refclk_cnt_limit_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_fracnen_h_muxd1</td>
        <td class="fldgap" colspan="10">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="10">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hf_lf_band_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_hf_lf_band_muxd1[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hf_lf_inuse_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_hf_lf_inuse_muxd1[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracn_sd_step_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fracn_sd_step_muxd1[20:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracn_sd_step_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fracn_sd_step_en_muxd1[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk_cnt_limit_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_refclk_cnt_limit_muxd1[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracnen_h_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fracnen_h_muxd1[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_54A38055BEA9BB6C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000047c</span> Register(32 bit) rx_cdr_div1_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_div1</span><br/>
      <span class="ldescdet">rx_cdr_div1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f47c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff8003ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff8003ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_hf_lf_band_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_hf_lf_inuse_muxd2</td>
        <td class="fldnorm" colspan="6">rx_cdr_fracn_sd_step_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_fracn_sd_step_en_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_refclk_cnt_limit_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_fracnen_h_muxd2</td>
        <td class="fldgap" colspan="10">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="10">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hf_lf_band_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_hf_lf_band_muxd2[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hf_lf_inuse_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_hf_lf_inuse_muxd2[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracn_sd_step_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fracn_sd_step_muxd2[20:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracn_sd_step_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fracn_sd_step_en_muxd2[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk_cnt_limit_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_refclk_cnt_limit_muxd2[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracnen_h_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fracnen_h_muxd2[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9441D56969735873" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000480</span> Register(32 bit) rx_cdr_div1_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_div1</span><br/>
      <span class="ldescdet">rx_cdr_div1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f480</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff8003ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff8003ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_hf_lf_band_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_hf_lf_inuse_muxd3</td>
        <td class="fldnorm" colspan="6">rx_cdr_fracn_sd_step_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_fracn_sd_step_en_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_refclk_cnt_limit_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_fracnen_h_muxd3</td>
        <td class="fldgap" colspan="10">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="10">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hf_lf_band_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_hf_lf_band_muxd3[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hf_lf_inuse_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_hf_lf_inuse_muxd3[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracn_sd_step_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fracn_sd_step_muxd3[20:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracn_sd_step_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fracn_sd_step_en_muxd3[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk_cnt_limit_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_refclk_cnt_limit_muxd3[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracnen_h_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fracnen_h_muxd3[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_01FBD1329BCD08BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000484</span> Register(32 bit) rx_cdr_div1_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_div1</span><br/>
      <span class="ldescdet">rx_cdr_div1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f484</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff8003ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff8003ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_hf_lf_band_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_hf_lf_inuse_muxd4</td>
        <td class="fldnorm" colspan="6">rx_cdr_fracn_sd_step_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_fracn_sd_step_en_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_refclk_cnt_limit_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_fracnen_h_muxd4</td>
        <td class="fldgap" colspan="10">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="10">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hf_lf_band_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_hf_lf_band_muxd4[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hf_lf_inuse_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_hf_lf_inuse_muxd4[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracn_sd_step_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fracn_sd_step_muxd4[20:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracn_sd_step_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fracn_sd_step_en_muxd4[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk_cnt_limit_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_refclk_cnt_limit_muxd4[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracnen_h_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fracnen_h_muxd4[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AA120CBF6A12B1F3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000488</span> Register(32 bit) rx_cdr_cntr_bist_settings</span><br/>
      <span class="sdescdet">rx_cdr_cntr_bist_settings</span><br/>
      <span class="ldescdet">rx_cdr_cntr_bist_settings
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f488</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000fff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock_state_sel</td>
        <td class="fldnorm" colspan="14">rx_cdr_locktimer_maxcnt</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="14">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_state_sel</span><br/>
          <span class="sdescdet">rx_cdr_lock_state_sel[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_locktimer_maxcnt</span><br/>
          <span class="sdescdet">rx_cdr_locktimer_maxcnt[13:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0fff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FC3B297835C54C59" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000048c</span> Register(32 bit) rx_cdr_calib0_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_calib0</span><br/>
      <span class="ldescdet">rx_cdr_calib0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f48c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x801fdfd1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">rx_cdr_boostgain_maxcnt_muxd0</td>
        <td class="fldnorm" colspan="8">rx_cdr_dcocoarse_ovrd_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcocoarse_ovrden_muxd0</td>
        <td class="fldnorm" colspan="5">rx_cdr_coarse_loop_gscale_cnt_max_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_coarse_loop_gscale_min_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_coarse_loop_gscale_max_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_boostgain_maxcnt_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_boostgain_maxcnt_muxd0[31:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x200;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_ovrd_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_ovrd_muxd0[21:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x7f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_ovrden_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_ovrden_muxd0[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_coarse_loop_gscale_cnt_max_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_coarse_loop_gscale_cnt_max_muxd0[12:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_coarse_loop_gscale_min_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_coarse_loop_gscale_min_muxd0[7:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xd;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_coarse_loop_gscale_max_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_coarse_loop_gscale_max_muxd0[3:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B239775093343BC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000490</span> Register(32 bit) rx_cdr_calib0_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_calib0</span><br/>
      <span class="ldescdet">rx_cdr_calib0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f490</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x801fdfd1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">rx_cdr_boostgain_maxcnt_muxd1</td>
        <td class="fldnorm" colspan="8">rx_cdr_dcocoarse_ovrd_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcocoarse_ovrden_muxd1</td>
        <td class="fldnorm" colspan="5">rx_cdr_coarse_loop_gscale_cnt_max_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_coarse_loop_gscale_min_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_coarse_loop_gscale_max_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_boostgain_maxcnt_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_boostgain_maxcnt_muxd1[31:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x200;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_ovrd_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_ovrd_muxd1[21:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x7f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_ovrden_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_ovrden_muxd1[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_coarse_loop_gscale_cnt_max_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_coarse_loop_gscale_cnt_max_muxd1[12:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_coarse_loop_gscale_min_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_coarse_loop_gscale_min_muxd1[7:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xd;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_coarse_loop_gscale_max_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_coarse_loop_gscale_max_muxd1[3:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6418BD7C5F55FDAF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000494</span> Register(32 bit) rx_cdr_calib0_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_calib0</span><br/>
      <span class="ldescdet">rx_cdr_calib0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f494</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x801fdfd1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">rx_cdr_boostgain_maxcnt_muxd2</td>
        <td class="fldnorm" colspan="8">rx_cdr_dcocoarse_ovrd_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcocoarse_ovrden_muxd2</td>
        <td class="fldnorm" colspan="5">rx_cdr_coarse_loop_gscale_cnt_max_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_coarse_loop_gscale_min_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_coarse_loop_gscale_max_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_boostgain_maxcnt_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_boostgain_maxcnt_muxd2[31:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x200;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_ovrd_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_ovrd_muxd2[21:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x7f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_ovrden_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_ovrden_muxd2[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_coarse_loop_gscale_cnt_max_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_coarse_loop_gscale_cnt_max_muxd2[12:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_coarse_loop_gscale_min_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_coarse_loop_gscale_min_muxd2[7:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xd;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_coarse_loop_gscale_max_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_coarse_loop_gscale_max_muxd2[3:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_97AFDDE2D53C00DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000498</span> Register(32 bit) rx_cdr_calib0_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_calib0</span><br/>
      <span class="ldescdet">rx_cdr_calib0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f498</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x801fdfd1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">rx_cdr_boostgain_maxcnt_muxd3</td>
        <td class="fldnorm" colspan="8">rx_cdr_dcocoarse_ovrd_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcocoarse_ovrden_muxd3</td>
        <td class="fldnorm" colspan="5">rx_cdr_coarse_loop_gscale_cnt_max_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_coarse_loop_gscale_min_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_coarse_loop_gscale_max_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_boostgain_maxcnt_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_boostgain_maxcnt_muxd3[31:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x200;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_ovrd_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_ovrd_muxd3[21:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x7f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_ovrden_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_ovrden_muxd3[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_coarse_loop_gscale_cnt_max_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_coarse_loop_gscale_cnt_max_muxd3[12:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_coarse_loop_gscale_min_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_coarse_loop_gscale_min_muxd3[7:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xd;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_coarse_loop_gscale_max_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_coarse_loop_gscale_max_muxd3[3:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C4971C1C52EAD400" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000049c</span> Register(32 bit) rx_cdr_calib0_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_calib0</span><br/>
      <span class="ldescdet">rx_cdr_calib0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f49c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x801fdfd1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">rx_cdr_boostgain_maxcnt_muxd4</td>
        <td class="fldnorm" colspan="8">rx_cdr_dcocoarse_ovrd_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcocoarse_ovrden_muxd4</td>
        <td class="fldnorm" colspan="5">rx_cdr_coarse_loop_gscale_cnt_max_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_coarse_loop_gscale_min_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_coarse_loop_gscale_max_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_boostgain_maxcnt_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_boostgain_maxcnt_muxd4[31:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x200;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_ovrd_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_ovrd_muxd4[21:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x7f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcocoarse_ovrden_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dcocoarse_ovrden_muxd4[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_coarse_loop_gscale_cnt_max_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_coarse_loop_gscale_cnt_max_muxd4[12:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_coarse_loop_gscale_min_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_coarse_loop_gscale_min_muxd4[7:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xd;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_coarse_loop_gscale_max_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_coarse_loop_gscale_max_muxd4[3:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_90942A234C3DD0DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004a0</span> Register(32 bit) rx_cdr_calib1_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_calib1</span><br/>
      <span class="ldescdet">rx_cdr_calib1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4a0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x1a8210c7</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00000800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00000800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_prop_l2r_only_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_prop_disable_muxd0</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_fine_prop_coeff_muxd0</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_boost_step_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_fine_prop_coeff_boost_step_muxd0</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_boost_fine_const_zeta_muxd0</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_boost_val_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_fine_prop_coeff_boost_val_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_filter_boostfade_fine_en_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_l2r_only_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_l2r_only_muxd0[31:31]</span><br/>
          <span class="ldescdet">Use proportional in L2R mode only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_disable_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_disable_muxd0[30:30]</span><br/>
          <span class="ldescdet">Turn off the PI proportional</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_muxd0[29:25]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_coeff_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_coeff_muxd0[24:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_boost_step_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_boost_step_muxd0[20:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_coeff_boost_step_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_coeff_boost_step_muxd0[15:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_boost_fine_const_zeta_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_boost_fine_const_zeta_muxd0[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_boost_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_boost_val_muxd0[9:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_coeff_boost_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_coeff_boost_val_muxd0[4:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_filter_boostfade_fine_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_filter_boostfade_fine_en_muxd0[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EDD74F0A8814312B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004a4</span> Register(32 bit) rx_cdr_calib1_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_calib1</span><br/>
      <span class="ldescdet">rx_cdr_calib1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4a4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x1a8210c7</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00000800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00000800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_prop_l2r_only_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_prop_disable_muxd1</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_fine_prop_coeff_muxd1</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_boost_step_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_fine_prop_coeff_boost_step_muxd1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_boost_fine_const_zeta_muxd1</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_boost_val_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_fine_prop_coeff_boost_val_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_filter_boostfade_fine_en_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_l2r_only_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_l2r_only_muxd1[31:31]</span><br/>
          <span class="ldescdet">Use proportional in L2R mode only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_disable_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_disable_muxd1[30:30]</span><br/>
          <span class="ldescdet">Turn off the PI proportional</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_muxd1[29:25]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_coeff_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_coeff_muxd1[24:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_boost_step_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_boost_step_muxd1[20:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_coeff_boost_step_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_coeff_boost_step_muxd1[15:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_boost_fine_const_zeta_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_boost_fine_const_zeta_muxd1[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_boost_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_boost_val_muxd1[9:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_coeff_boost_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_coeff_boost_val_muxd1[4:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_filter_boostfade_fine_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_filter_boostfade_fine_en_muxd1[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F2C97283B596324A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004a8</span> Register(32 bit) rx_cdr_calib1_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_calib1</span><br/>
      <span class="ldescdet">rx_cdr_calib1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4a8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x1a8210c7</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00000800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00000800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_prop_l2r_only_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_prop_disable_muxd2</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_fine_prop_coeff_muxd2</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_boost_step_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_fine_prop_coeff_boost_step_muxd2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_boost_fine_const_zeta_muxd2</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_boost_val_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_fine_prop_coeff_boost_val_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_filter_boostfade_fine_en_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_l2r_only_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_l2r_only_muxd2[31:31]</span><br/>
          <span class="ldescdet">Use proportional in L2R mode only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_disable_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_disable_muxd2[30:30]</span><br/>
          <span class="ldescdet">Turn off the PI proportional</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_muxd2[29:25]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_coeff_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_coeff_muxd2[24:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_boost_step_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_boost_step_muxd2[20:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_coeff_boost_step_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_coeff_boost_step_muxd2[15:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_boost_fine_const_zeta_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_boost_fine_const_zeta_muxd2[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_boost_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_boost_val_muxd2[9:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_coeff_boost_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_coeff_boost_val_muxd2[4:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_filter_boostfade_fine_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_filter_boostfade_fine_en_muxd2[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0A3EB49F84965287" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004ac</span> Register(32 bit) rx_cdr_calib1_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_calib1</span><br/>
      <span class="ldescdet">rx_cdr_calib1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4ac</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x1a8210c7</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00000800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00000800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_prop_l2r_only_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_prop_disable_muxd3</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_fine_prop_coeff_muxd3</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_boost_step_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_fine_prop_coeff_boost_step_muxd3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_boost_fine_const_zeta_muxd3</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_boost_val_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_fine_prop_coeff_boost_val_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_filter_boostfade_fine_en_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_l2r_only_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_l2r_only_muxd3[31:31]</span><br/>
          <span class="ldescdet">Use proportional in L2R mode only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_disable_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_disable_muxd3[30:30]</span><br/>
          <span class="ldescdet">Turn off the PI proportional</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_muxd3[29:25]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_coeff_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_coeff_muxd3[24:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_boost_step_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_boost_step_muxd3[20:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_coeff_boost_step_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_coeff_boost_step_muxd3[15:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_boost_fine_const_zeta_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_boost_fine_const_zeta_muxd3[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_boost_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_boost_val_muxd3[9:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_coeff_boost_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_coeff_boost_val_muxd3[4:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_filter_boostfade_fine_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_filter_boostfade_fine_en_muxd3[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_97FA283179213C5F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004b0</span> Register(32 bit) rx_cdr_calib1_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_calib1</span><br/>
      <span class="ldescdet">rx_cdr_calib1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4b0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x1a8210c7</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00000800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00000800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_prop_l2r_only_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_prop_disable_muxd4</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_fine_prop_coeff_muxd4</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_boost_step_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_fine_prop_coeff_boost_step_muxd4</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_boost_fine_const_zeta_muxd4</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_boost_val_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_fine_prop_coeff_boost_val_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_filter_boostfade_fine_en_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_l2r_only_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_l2r_only_muxd4[31:31]</span><br/>
          <span class="ldescdet">Use proportional in L2R mode only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_disable_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_disable_muxd4[30:30]</span><br/>
          <span class="ldescdet">Turn off the PI proportional</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_muxd4[29:25]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_coeff_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_coeff_muxd4[24:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_boost_step_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_boost_step_muxd4[20:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_coeff_boost_step_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_coeff_boost_step_muxd4[15:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_boost_fine_const_zeta_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_boost_fine_const_zeta_muxd4[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_boost_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_boost_val_muxd4[9:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_coeff_boost_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_coeff_boost_val_muxd4[4:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_filter_boostfade_fine_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_filter_boostfade_fine_en_muxd4[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4AD41E71B7F05878" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004b4</span> Register(32 bit) rx_cdr_calib2_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_calib2</span><br/>
      <span class="ldescdet">rx_cdr_calib2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4b4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x02813812</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="2">rx_cdr_kpki_compensate_val_muxd0</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_l2d_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_scovrd_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_scovrden_muxd0</td>
        <td class="fldnorm" colspan="8">rx_cdr_refclk_cycles_per_1us_maxcnt_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_gaincal_update_rate_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_tdcbbpd_cnt_limit_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_tdcbbpd_en_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kpki_compensate_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kpki_compensate_val_muxd0[28:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_l2d_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_l2d_muxd0[26:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_scovrd_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_scovrd_muxd0[21:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_scovrden_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_scovrden_muxd0[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk_cycles_per_1us_maxcnt_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_refclk_cycles_per_1us_maxcnt_muxd0[16:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x9c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_gaincal_update_rate_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_gaincal_update_rate_muxd0[8:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcbbpd_cnt_limit_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_tdcbbpd_cnt_limit_muxd0[4:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcbbpd_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_tdcbbpd_en_muxd0[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_36D3364B85B0BE99" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004b8</span> Register(32 bit) rx_cdr_calib2_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_calib2</span><br/>
      <span class="ldescdet">rx_cdr_calib2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4b8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x02813812</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="2">rx_cdr_kpki_compensate_val_muxd1</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_l2d_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_scovrd_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_scovrden_muxd1</td>
        <td class="fldnorm" colspan="8">rx_cdr_refclk_cycles_per_1us_maxcnt_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_gaincal_update_rate_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_tdcbbpd_cnt_limit_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_tdcbbpd_en_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kpki_compensate_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kpki_compensate_val_muxd1[28:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_l2d_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_l2d_muxd1[26:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_scovrd_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_scovrd_muxd1[21:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_scovrden_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_scovrden_muxd1[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk_cycles_per_1us_maxcnt_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_refclk_cycles_per_1us_maxcnt_muxd1[16:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x9c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_gaincal_update_rate_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_gaincal_update_rate_muxd1[8:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcbbpd_cnt_limit_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_tdcbbpd_cnt_limit_muxd1[4:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcbbpd_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_tdcbbpd_en_muxd1[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B3199A0521E58370" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004bc</span> Register(32 bit) rx_cdr_calib2_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_calib2</span><br/>
      <span class="ldescdet">rx_cdr_calib2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4bc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x02813812</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="2">rx_cdr_kpki_compensate_val_muxd2</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_l2d_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_scovrd_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_scovrden_muxd2</td>
        <td class="fldnorm" colspan="8">rx_cdr_refclk_cycles_per_1us_maxcnt_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_gaincal_update_rate_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_tdcbbpd_cnt_limit_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_tdcbbpd_en_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kpki_compensate_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kpki_compensate_val_muxd2[28:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_l2d_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_l2d_muxd2[26:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_scovrd_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_scovrd_muxd2[21:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_scovrden_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_scovrden_muxd2[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk_cycles_per_1us_maxcnt_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_refclk_cycles_per_1us_maxcnt_muxd2[16:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x9c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_gaincal_update_rate_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_gaincal_update_rate_muxd2[8:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcbbpd_cnt_limit_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_tdcbbpd_cnt_limit_muxd2[4:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcbbpd_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_tdcbbpd_en_muxd2[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8720788924E5270F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004c0</span> Register(32 bit) rx_cdr_calib2_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_calib2</span><br/>
      <span class="ldescdet">rx_cdr_calib2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4c0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x02813812</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="2">rx_cdr_kpki_compensate_val_muxd3</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_l2d_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_scovrd_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_scovrden_muxd3</td>
        <td class="fldnorm" colspan="8">rx_cdr_refclk_cycles_per_1us_maxcnt_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_gaincal_update_rate_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_tdcbbpd_cnt_limit_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_tdcbbpd_en_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kpki_compensate_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kpki_compensate_val_muxd3[28:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_l2d_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_l2d_muxd3[26:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_scovrd_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_scovrd_muxd3[21:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_scovrden_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_scovrden_muxd3[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk_cycles_per_1us_maxcnt_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_refclk_cycles_per_1us_maxcnt_muxd3[16:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x9c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_gaincal_update_rate_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_gaincal_update_rate_muxd3[8:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcbbpd_cnt_limit_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_tdcbbpd_cnt_limit_muxd3[4:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcbbpd_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_tdcbbpd_en_muxd3[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_222C2779635842CB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004c4</span> Register(32 bit) rx_cdr_calib2_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_calib2</span><br/>
      <span class="ldescdet">rx_cdr_calib2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4c4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x02813812</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="2">rx_cdr_kpki_compensate_val_muxd4</td>
        <td class="fldnorm" colspan="5">rx_cdr_fine_int_coeff_l2d_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_scovrd_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_scovrden_muxd4</td>
        <td class="fldnorm" colspan="8">rx_cdr_refclk_cycles_per_1us_maxcnt_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_gaincal_update_rate_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_tdcbbpd_cnt_limit_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_tdcbbpd_en_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kpki_compensate_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kpki_compensate_val_muxd4[28:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_int_coeff_l2d_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine_int_coeff_l2d_muxd4[26:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_scovrd_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_scovrd_muxd4[21:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_scovrden_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_scovrden_muxd4[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk_cycles_per_1us_maxcnt_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_refclk_cycles_per_1us_maxcnt_muxd4[16:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x9c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_gaincal_update_rate_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_gaincal_update_rate_muxd4[8:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcbbpd_cnt_limit_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_tdcbbpd_cnt_limit_muxd4[4:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcbbpd_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_tdcbbpd_en_muxd4[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1A10F5E7B852D4EE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004c8</span> Register(32 bit) rx_cdr_calib3_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_calib3</span><br/>
      <span class="ldescdet">rx_cdr_calib3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4c8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000007f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_offset_correction_2f0_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_bin_fll_load_muxd0</td>
        <td class="fldnorm" colspan="18">rx_cdr_fine_bin_fll_val_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_offset_correction_2f0_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_offset_correction_2f0_muxd0[27:19]</span><br/>
          <span class="ldescdet">Addition to the calibrated kvcc value</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_bin_fll_load_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine_bin_fll_load_muxd0[18:18]</span><br/>
          <span class="ldescdet">0-&gt;1 will generate load strobe</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_bin_fll_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine_bin_fll_val_muxd0[17:0]</span><br/>
          <span class="ldescdet">The value to load in the integral path</span></p>
          <p><b>Reset: </b>hex:0x0007f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F649851A3B9E9959" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004cc</span> Register(32 bit) rx_cdr_calib3_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_calib3</span><br/>
      <span class="ldescdet">rx_cdr_calib3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4cc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000007f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_offset_correction_2f0_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_bin_fll_load_muxd1</td>
        <td class="fldnorm" colspan="18">rx_cdr_fine_bin_fll_val_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_offset_correction_2f0_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_offset_correction_2f0_muxd1[27:19]</span><br/>
          <span class="ldescdet">Addition to the calibrated kvcc value</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_bin_fll_load_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine_bin_fll_load_muxd1[18:18]</span><br/>
          <span class="ldescdet">0-&gt;1 will generate load strobe</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_bin_fll_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine_bin_fll_val_muxd1[17:0]</span><br/>
          <span class="ldescdet">The value to load in the integral path</span></p>
          <p><b>Reset: </b>hex:0x0007f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C497FBABA72E310A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004d0</span> Register(32 bit) rx_cdr_calib3_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_calib3</span><br/>
      <span class="ldescdet">rx_cdr_calib3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4d0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000007f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_offset_correction_2f0_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_bin_fll_load_muxd2</td>
        <td class="fldnorm" colspan="18">rx_cdr_fine_bin_fll_val_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_offset_correction_2f0_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_offset_correction_2f0_muxd2[27:19]</span><br/>
          <span class="ldescdet">Addition to the calibrated kvcc value</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_bin_fll_load_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine_bin_fll_load_muxd2[18:18]</span><br/>
          <span class="ldescdet">0-&gt;1 will generate load strobe</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_bin_fll_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine_bin_fll_val_muxd2[17:0]</span><br/>
          <span class="ldescdet">The value to load in the integral path</span></p>
          <p><b>Reset: </b>hex:0x0007f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_84071A89156AD3E9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004d4</span> Register(32 bit) rx_cdr_calib3_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_calib3</span><br/>
      <span class="ldescdet">rx_cdr_calib3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4d4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000007f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_offset_correction_2f0_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_bin_fll_load_muxd3</td>
        <td class="fldnorm" colspan="18">rx_cdr_fine_bin_fll_val_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_offset_correction_2f0_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_offset_correction_2f0_muxd3[27:19]</span><br/>
          <span class="ldescdet">Addition to the calibrated kvcc value</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_bin_fll_load_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine_bin_fll_load_muxd3[18:18]</span><br/>
          <span class="ldescdet">0-&gt;1 will generate load strobe</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_bin_fll_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine_bin_fll_val_muxd3[17:0]</span><br/>
          <span class="ldescdet">The value to load in the integral path</span></p>
          <p><b>Reset: </b>hex:0x0007f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A74A768B48A7E356" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004d8</span> Register(32 bit) rx_cdr_calib3_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_calib3</span><br/>
      <span class="ldescdet">rx_cdr_calib3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4d8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000007f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_offset_correction_2f0_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_bin_fll_load_muxd4</td>
        <td class="fldnorm" colspan="18">rx_cdr_fine_bin_fll_val_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_offset_correction_2f0_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_offset_correction_2f0_muxd4[27:19]</span><br/>
          <span class="ldescdet">Addition to the calibrated kvcc value</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_bin_fll_load_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine_bin_fll_load_muxd4[18:18]</span><br/>
          <span class="ldescdet">0-&gt;1 will generate load strobe</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_bin_fll_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine_bin_fll_val_muxd4[17:0]</span><br/>
          <span class="ldescdet">The value to load in the integral path</span></p>
          <p><b>Reset: </b>hex:0x0007f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1FE8FEBD85553533" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004dc</span> Register(32 bit) rx_cdr_temp_tracking_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_temp_tracking</span><br/>
      <span class="ldescdet">rx_cdr_temp_tracking
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4dc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000027</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_capture_filter_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_ssc_track_en_muxd0</td>
        <td class="fldnorm" colspan="6">rx_cdr_fine2dtr_ratio_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_temp_track_en_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_capture_filter_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_capture_filter_muxd0[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ssc_track_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ssc_track_en_muxd0[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine2dtr_ratio_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine2dtr_ratio_muxd0[6:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x13;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_temp_track_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_temp_track_en_muxd0[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_434FCFD7210AC18F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004e0</span> Register(32 bit) rx_cdr_temp_tracking_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_temp_tracking</span><br/>
      <span class="ldescdet">rx_cdr_temp_tracking
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4e0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000027</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_capture_filter_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_ssc_track_en_muxd1</td>
        <td class="fldnorm" colspan="6">rx_cdr_fine2dtr_ratio_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_temp_track_en_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_capture_filter_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_capture_filter_muxd1[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ssc_track_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ssc_track_en_muxd1[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine2dtr_ratio_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine2dtr_ratio_muxd1[6:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x13;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_temp_track_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_temp_track_en_muxd1[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FF110008B052F595" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004e4</span> Register(32 bit) rx_cdr_temp_tracking_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_temp_tracking</span><br/>
      <span class="ldescdet">rx_cdr_temp_tracking
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4e4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000027</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_capture_filter_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_ssc_track_en_muxd2</td>
        <td class="fldnorm" colspan="6">rx_cdr_fine2dtr_ratio_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_temp_track_en_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_capture_filter_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_capture_filter_muxd2[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ssc_track_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ssc_track_en_muxd2[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine2dtr_ratio_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine2dtr_ratio_muxd2[6:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x13;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_temp_track_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_temp_track_en_muxd2[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_58EBDB63489C0BBE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004e8</span> Register(32 bit) rx_cdr_temp_tracking_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_temp_tracking</span><br/>
      <span class="ldescdet">rx_cdr_temp_tracking
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4e8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000027</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_capture_filter_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_ssc_track_en_muxd3</td>
        <td class="fldnorm" colspan="6">rx_cdr_fine2dtr_ratio_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_temp_track_en_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_capture_filter_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_capture_filter_muxd3[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ssc_track_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ssc_track_en_muxd3[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine2dtr_ratio_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine2dtr_ratio_muxd3[6:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x13;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_temp_track_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_temp_track_en_muxd3[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E30F947591562E8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004ec</span> Register(32 bit) rx_cdr_temp_tracking_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_temp_tracking</span><br/>
      <span class="ldescdet">rx_cdr_temp_tracking
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4ec</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000027</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_capture_filter_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_ssc_track_en_muxd4</td>
        <td class="fldnorm" colspan="6">rx_cdr_fine2dtr_ratio_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_temp_track_en_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_capture_filter_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_capture_filter_muxd4[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ssc_track_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ssc_track_en_muxd4[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine2dtr_ratio_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine2dtr_ratio_muxd4[6:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x13;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_temp_track_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_temp_track_en_muxd4[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9388798760361579" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f0</span> Register(32 bit) rx_cdr_main_fsm_control_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_main_fsm_control</span><br/>
      <span class="ldescdet">rx_cdr_main_fsm_control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4f0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000a0ae</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_full_range_afc_sel_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_sec_afc_calib_binary_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_fine_fll_calib_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_fine_fll_calib_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_second_afc_calib_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_second_afc_calib_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_kvcc_calib_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_kvcc_calib_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_first_afc_calib_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_first_afc_calib_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_sc_calib_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_sc_calib_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_vreg_calib_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_vreg_calib_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_stdc_calib_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_stdc_calib_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_dcosettle_time_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcosettle_mode_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_full_range_afc_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_full_range_afc_sel_muxd0[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sec_afc_calib_binary_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_sec_afc_calib_binary_muxd0[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_fine_fll_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_stay_fine_fll_calib_muxd0[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_fine_fll_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_skip_fine_fll_calib_muxd0[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_second_afc_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_stay_second_afc_calib_muxd0[16:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_second_afc_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_skip_second_afc_calib_muxd0[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_kvcc_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_stay_kvcc_calib_muxd0[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_kvcc_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_skip_kvcc_calib_muxd0[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_first_afc_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_stay_first_afc_calib_muxd0[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_first_afc_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_skip_first_afc_calib_muxd0[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_sc_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_stay_sc_calib_muxd0[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_sc_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_skip_sc_calib_muxd0[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_vreg_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_stay_vreg_calib_muxd0[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_vreg_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_skip_vreg_calib_muxd0[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_stdc_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_stay_stdc_calib_muxd0[6:6]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_stdc_calib_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_skip_stdc_calib_muxd0[5:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcosettle_time_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dcosettle_time_muxd0[4:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcosettle_mode_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dcosettle_mode_muxd0[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FCB992B04FA4D928" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f4</span> Register(32 bit) rx_cdr_main_fsm_control_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_main_fsm_control</span><br/>
      <span class="ldescdet">rx_cdr_main_fsm_control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4f4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000a0ae</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_full_range_afc_sel_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_sec_afc_calib_binary_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_fine_fll_calib_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_fine_fll_calib_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_second_afc_calib_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_second_afc_calib_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_kvcc_calib_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_kvcc_calib_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_first_afc_calib_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_first_afc_calib_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_sc_calib_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_sc_calib_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_vreg_calib_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_vreg_calib_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_stdc_calib_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_stdc_calib_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_dcosettle_time_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcosettle_mode_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_full_range_afc_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_full_range_afc_sel_muxd1[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sec_afc_calib_binary_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_sec_afc_calib_binary_muxd1[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_fine_fll_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_stay_fine_fll_calib_muxd1[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_fine_fll_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_skip_fine_fll_calib_muxd1[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_second_afc_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_stay_second_afc_calib_muxd1[16:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_second_afc_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_skip_second_afc_calib_muxd1[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_kvcc_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_stay_kvcc_calib_muxd1[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_kvcc_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_skip_kvcc_calib_muxd1[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_first_afc_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_stay_first_afc_calib_muxd1[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_first_afc_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_skip_first_afc_calib_muxd1[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_sc_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_stay_sc_calib_muxd1[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_sc_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_skip_sc_calib_muxd1[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_vreg_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_stay_vreg_calib_muxd1[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_vreg_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_skip_vreg_calib_muxd1[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_stdc_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_stay_stdc_calib_muxd1[6:6]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_stdc_calib_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_skip_stdc_calib_muxd1[5:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcosettle_time_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dcosettle_time_muxd1[4:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcosettle_mode_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dcosettle_mode_muxd1[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DF4A9A88A546C675" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f8</span> Register(32 bit) rx_cdr_main_fsm_control_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_main_fsm_control</span><br/>
      <span class="ldescdet">rx_cdr_main_fsm_control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4f8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000a0ae</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_full_range_afc_sel_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_sec_afc_calib_binary_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_fine_fll_calib_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_fine_fll_calib_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_second_afc_calib_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_second_afc_calib_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_kvcc_calib_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_kvcc_calib_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_first_afc_calib_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_first_afc_calib_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_sc_calib_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_sc_calib_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_vreg_calib_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_vreg_calib_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_stdc_calib_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_stdc_calib_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_dcosettle_time_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcosettle_mode_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_full_range_afc_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_full_range_afc_sel_muxd2[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sec_afc_calib_binary_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_sec_afc_calib_binary_muxd2[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_fine_fll_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_stay_fine_fll_calib_muxd2[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_fine_fll_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_skip_fine_fll_calib_muxd2[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_second_afc_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_stay_second_afc_calib_muxd2[16:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_second_afc_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_skip_second_afc_calib_muxd2[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_kvcc_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_stay_kvcc_calib_muxd2[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_kvcc_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_skip_kvcc_calib_muxd2[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_first_afc_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_stay_first_afc_calib_muxd2[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_first_afc_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_skip_first_afc_calib_muxd2[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_sc_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_stay_sc_calib_muxd2[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_sc_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_skip_sc_calib_muxd2[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_vreg_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_stay_vreg_calib_muxd2[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_vreg_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_skip_vreg_calib_muxd2[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_stdc_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_stay_stdc_calib_muxd2[6:6]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_stdc_calib_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_skip_stdc_calib_muxd2[5:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcosettle_time_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dcosettle_time_muxd2[4:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcosettle_mode_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dcosettle_mode_muxd2[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_04C661BC48171BDC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004fc</span> Register(32 bit) rx_cdr_main_fsm_control_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_main_fsm_control</span><br/>
      <span class="ldescdet">rx_cdr_main_fsm_control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f4fc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000a0ae</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_full_range_afc_sel_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_sec_afc_calib_binary_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_fine_fll_calib_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_fine_fll_calib_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_second_afc_calib_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_second_afc_calib_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_kvcc_calib_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_kvcc_calib_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_first_afc_calib_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_first_afc_calib_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_sc_calib_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_sc_calib_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_vreg_calib_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_vreg_calib_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_stdc_calib_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_stdc_calib_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_dcosettle_time_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcosettle_mode_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_full_range_afc_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_full_range_afc_sel_muxd3[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sec_afc_calib_binary_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_sec_afc_calib_binary_muxd3[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_fine_fll_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_stay_fine_fll_calib_muxd3[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_fine_fll_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_skip_fine_fll_calib_muxd3[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_second_afc_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_stay_second_afc_calib_muxd3[16:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_second_afc_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_skip_second_afc_calib_muxd3[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_kvcc_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_stay_kvcc_calib_muxd3[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_kvcc_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_skip_kvcc_calib_muxd3[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_first_afc_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_stay_first_afc_calib_muxd3[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_first_afc_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_skip_first_afc_calib_muxd3[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_sc_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_stay_sc_calib_muxd3[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_sc_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_skip_sc_calib_muxd3[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_vreg_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_stay_vreg_calib_muxd3[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_vreg_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_skip_vreg_calib_muxd3[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_stdc_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_stay_stdc_calib_muxd3[6:6]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_stdc_calib_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_skip_stdc_calib_muxd3[5:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcosettle_time_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dcosettle_time_muxd3[4:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcosettle_mode_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dcosettle_mode_muxd3[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_191BC682A3591300" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000500</span> Register(32 bit) rx_cdr_main_fsm_control_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_main_fsm_control</span><br/>
      <span class="ldescdet">rx_cdr_main_fsm_control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f500</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000a0ae</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_full_range_afc_sel_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_sec_afc_calib_binary_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_fine_fll_calib_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_fine_fll_calib_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_second_afc_calib_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_second_afc_calib_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_kvcc_calib_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_kvcc_calib_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_first_afc_calib_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_first_afc_calib_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_sc_calib_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_sc_calib_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_vreg_calib_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_vreg_calib_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_stay_stdc_calib_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_skip_stdc_calib_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_dcosettle_time_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcosettle_mode_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_full_range_afc_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_full_range_afc_sel_muxd4[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sec_afc_calib_binary_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_sec_afc_calib_binary_muxd4[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_fine_fll_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_stay_fine_fll_calib_muxd4[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_fine_fll_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_skip_fine_fll_calib_muxd4[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_second_afc_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_stay_second_afc_calib_muxd4[16:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_second_afc_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_skip_second_afc_calib_muxd4[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_kvcc_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_stay_kvcc_calib_muxd4[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_kvcc_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_skip_kvcc_calib_muxd4[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_first_afc_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_stay_first_afc_calib_muxd4[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_first_afc_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_skip_first_afc_calib_muxd4[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_sc_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_stay_sc_calib_muxd4[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_sc_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_skip_sc_calib_muxd4[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_vreg_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_stay_vreg_calib_muxd4[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_vreg_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_skip_vreg_calib_muxd4[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stay_stdc_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_stay_stdc_calib_muxd4[6:6]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_skip_stdc_calib_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_skip_stdc_calib_muxd4[5:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcosettle_time_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dcosettle_time_muxd4[4:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcosettle_mode_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dcosettle_mode_muxd4[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E66D18F5343EA814" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000504</span> Register(32 bit) rx_cdr_ana_control1_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_ana_control1</span><br/>
      <span class="ldescdet">rx_cdr_ana_control1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f504</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x08802705</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">rx_cdr_fb_delay_line_sel_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk2txadcdiv_en_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcodiv2_to_fbdiv_bypass_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_prediv_ratio_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_obsmux1_sel_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_obsmux0_sel_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_sddtr_clk_sel_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_sddiv_ratio_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_sddiv_en_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_refclk4lanediv_en_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_refclk2nextfamilydiv_en_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_bypass_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_pcs3334div_en_muxd0</td>
        <td class="fldnorm" colspan="2">rx_cdr_pcs3334_divsel_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_10g_en_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_cb56_lane32div_en_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_clkouten_lane_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_clkouten_cb_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fb_delay_line_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fb_delay_line_sel_muxd0[30:29]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk2txadcdiv_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_clk2txadcdiv_en_muxd0[28:28]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcodiv2_to_fbdiv_bypass_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dcodiv2_to_fbdiv_bypass_muxd0[27:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_prediv_ratio_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_prediv_ratio_muxd0[26:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux1_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_obsmux1_sel_muxd0[22:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux0_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_obsmux0_sel_muxd0[18:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sddtr_clk_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_sddtr_clk_sel_muxd0[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sddiv_ratio_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_sddiv_ratio_muxd0[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sddiv_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_sddiv_en_muxd0[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk4lanediv_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_refclk4lanediv_en_muxd0[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk2nextfamilydiv_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_refclk2nextfamilydiv_en_muxd0[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_bypass_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_cdr_bypass_muxd0[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pcs3334div_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_pcs3334div_en_muxd0[6:6]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pcs3334_divsel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_pcs3334_divsel_muxd0[5:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_10g_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_10g_en_muxd0[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cb56_lane32div_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_cb56_lane32div_en_muxd0[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clkouten_lane_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_clkouten_lane_muxd0[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clkouten_cb_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_clkouten_cb_muxd0[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA913E314E7AF483" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000508</span> Register(32 bit) rx_cdr_ana_control1_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_ana_control1</span><br/>
      <span class="ldescdet">rx_cdr_ana_control1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f508</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x08802705</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">rx_cdr_fb_delay_line_sel_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk2txadcdiv_en_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcodiv2_to_fbdiv_bypass_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_prediv_ratio_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_obsmux1_sel_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_obsmux0_sel_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_sddtr_clk_sel_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_sddiv_ratio_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_sddiv_en_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_refclk4lanediv_en_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_refclk2nextfamilydiv_en_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_bypass_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_pcs3334div_en_muxd1</td>
        <td class="fldnorm" colspan="2">rx_cdr_pcs3334_divsel_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_10g_en_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_cb56_lane32div_en_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_clkouten_lane_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_clkouten_cb_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fb_delay_line_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fb_delay_line_sel_muxd1[30:29]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk2txadcdiv_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_clk2txadcdiv_en_muxd1[28:28]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcodiv2_to_fbdiv_bypass_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dcodiv2_to_fbdiv_bypass_muxd1[27:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_prediv_ratio_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_prediv_ratio_muxd1[26:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux1_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_obsmux1_sel_muxd1[22:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux0_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_obsmux0_sel_muxd1[18:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sddtr_clk_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_sddtr_clk_sel_muxd1[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sddiv_ratio_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_sddiv_ratio_muxd1[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sddiv_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_sddiv_en_muxd1[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk4lanediv_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_refclk4lanediv_en_muxd1[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk2nextfamilydiv_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_refclk2nextfamilydiv_en_muxd1[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_bypass_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_cdr_bypass_muxd1[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pcs3334div_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_pcs3334div_en_muxd1[6:6]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pcs3334_divsel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_pcs3334_divsel_muxd1[5:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_10g_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_10g_en_muxd1[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cb56_lane32div_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_cb56_lane32div_en_muxd1[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clkouten_lane_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_clkouten_lane_muxd1[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clkouten_cb_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_clkouten_cb_muxd1[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C5BD8BC927B0C12A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000050c</span> Register(32 bit) rx_cdr_ana_control1_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_ana_control1</span><br/>
      <span class="ldescdet">rx_cdr_ana_control1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f50c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x08802705</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">rx_cdr_fb_delay_line_sel_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk2txadcdiv_en_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcodiv2_to_fbdiv_bypass_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_prediv_ratio_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_obsmux1_sel_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_obsmux0_sel_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_sddtr_clk_sel_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_sddiv_ratio_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_sddiv_en_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_refclk4lanediv_en_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_refclk2nextfamilydiv_en_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_bypass_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_pcs3334div_en_muxd2</td>
        <td class="fldnorm" colspan="2">rx_cdr_pcs3334_divsel_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_10g_en_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_cb56_lane32div_en_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_clkouten_lane_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_clkouten_cb_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fb_delay_line_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fb_delay_line_sel_muxd2[30:29]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk2txadcdiv_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_clk2txadcdiv_en_muxd2[28:28]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcodiv2_to_fbdiv_bypass_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dcodiv2_to_fbdiv_bypass_muxd2[27:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_prediv_ratio_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_prediv_ratio_muxd2[26:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux1_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_obsmux1_sel_muxd2[22:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux0_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_obsmux0_sel_muxd2[18:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sddtr_clk_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_sddtr_clk_sel_muxd2[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sddiv_ratio_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_sddiv_ratio_muxd2[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sddiv_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_sddiv_en_muxd2[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk4lanediv_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_refclk4lanediv_en_muxd2[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk2nextfamilydiv_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_refclk2nextfamilydiv_en_muxd2[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_bypass_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_cdr_bypass_muxd2[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pcs3334div_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_pcs3334div_en_muxd2[6:6]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pcs3334_divsel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_pcs3334_divsel_muxd2[5:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_10g_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_10g_en_muxd2[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cb56_lane32div_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_cb56_lane32div_en_muxd2[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clkouten_lane_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_clkouten_lane_muxd2[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clkouten_cb_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_clkouten_cb_muxd2[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0FB045C15C8FAEAE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000510</span> Register(32 bit) rx_cdr_ana_control1_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_ana_control1</span><br/>
      <span class="ldescdet">rx_cdr_ana_control1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f510</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x08802705</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">rx_cdr_fb_delay_line_sel_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk2txadcdiv_en_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcodiv2_to_fbdiv_bypass_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_prediv_ratio_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_obsmux1_sel_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_obsmux0_sel_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_sddtr_clk_sel_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_sddiv_ratio_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_sddiv_en_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_refclk4lanediv_en_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_refclk2nextfamilydiv_en_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_bypass_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_pcs3334div_en_muxd3</td>
        <td class="fldnorm" colspan="2">rx_cdr_pcs3334_divsel_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_10g_en_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_cb56_lane32div_en_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_clkouten_lane_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_clkouten_cb_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fb_delay_line_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fb_delay_line_sel_muxd3[30:29]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk2txadcdiv_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_clk2txadcdiv_en_muxd3[28:28]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcodiv2_to_fbdiv_bypass_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dcodiv2_to_fbdiv_bypass_muxd3[27:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_prediv_ratio_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_prediv_ratio_muxd3[26:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux1_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_obsmux1_sel_muxd3[22:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux0_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_obsmux0_sel_muxd3[18:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sddtr_clk_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_sddtr_clk_sel_muxd3[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sddiv_ratio_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_sddiv_ratio_muxd3[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sddiv_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_sddiv_en_muxd3[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk4lanediv_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_refclk4lanediv_en_muxd3[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk2nextfamilydiv_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_refclk2nextfamilydiv_en_muxd3[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_bypass_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_cdr_bypass_muxd3[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pcs3334div_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_pcs3334div_en_muxd3[6:6]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pcs3334_divsel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_pcs3334_divsel_muxd3[5:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_10g_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_10g_en_muxd3[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cb56_lane32div_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_cb56_lane32div_en_muxd3[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clkouten_lane_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_clkouten_lane_muxd3[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clkouten_cb_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_clkouten_cb_muxd3[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93D372975339EC5D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000514</span> Register(32 bit) rx_cdr_ana_control1_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_ana_control1</span><br/>
      <span class="ldescdet">rx_cdr_ana_control1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f514</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x08802705</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">rx_cdr_fb_delay_line_sel_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_clk2txadcdiv_en_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dcodiv2_to_fbdiv_bypass_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_prediv_ratio_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_obsmux1_sel_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_obsmux0_sel_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_sddtr_clk_sel_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_sddiv_ratio_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_sddiv_en_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_refclk4lanediv_en_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_refclk2nextfamilydiv_en_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_bypass_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_pcs3334div_en_muxd4</td>
        <td class="fldnorm" colspan="2">rx_cdr_pcs3334_divsel_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_10g_en_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_cb56_lane32div_en_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_clkouten_lane_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_clkouten_cb_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fb_delay_line_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fb_delay_line_sel_muxd4[30:29]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clk2txadcdiv_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_clk2txadcdiv_en_muxd4[28:28]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dcodiv2_to_fbdiv_bypass_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dcodiv2_to_fbdiv_bypass_muxd4[27:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_prediv_ratio_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_prediv_ratio_muxd4[26:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux1_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_obsmux1_sel_muxd4[22:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux0_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_obsmux0_sel_muxd4[18:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sddtr_clk_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_sddtr_clk_sel_muxd4[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sddiv_ratio_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_sddiv_ratio_muxd4[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sddiv_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_sddiv_en_muxd4[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk4lanediv_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_refclk4lanediv_en_muxd4[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk2nextfamilydiv_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_refclk2nextfamilydiv_en_muxd4[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_bypass_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_cdr_bypass_muxd4[7:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pcs3334div_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_pcs3334div_en_muxd4[6:6]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pcs3334_divsel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_pcs3334_divsel_muxd4[5:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_10g_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_10g_en_muxd4[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cb56_lane32div_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_cb56_lane32div_en_muxd4[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clkouten_lane_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_clkouten_lane_muxd4[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clkouten_cb_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_clkouten_cb_muxd4[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C8FC7FCD1989ACBF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000518</span> Register(32 bit) rx_cdr_ana_control2_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_ana_control2</span><br/>
      <span class="ldescdet">rx_cdr_ana_control2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f518</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001d0004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="6">rx_cdr_rxdcoldo_dco_high_vref_sel_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_refclk_hsmode_sel_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodrv_bypass_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_upstrmclk_pulldn_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_hscntr_hsclk_sel_ovr_val_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_hscntr_hsclk_sel_ovr_muxd0</td>
        <td class="fldnorm" colspan="2">rx_cdr_anamonmux1_sel_muxd0</td>
        <td class="fldnorm" colspan="2">rx_cdr_anamonmux0_sel_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_obsmux1_del_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_obsmux0_del_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dco_acbuf2tx_en_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_bti_clkgate_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_a2f_en_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_rxdcoldo_dco_high_vref_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_rxdcoldo_dco_high_vref_sel_muxd0[21:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_refclk_hsmode_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_cdr_refclk_hsmode_sel_muxd0[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodrv_bypass_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ldodrv_bypass_muxd0[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_upstrmclk_pulldn_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_cdr_upstrmclk_pulldn_muxd0[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hscntr_hsclk_sel_ovr_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_hscntr_hsclk_sel_ovr_val_muxd0[12:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hscntr_hsclk_sel_ovr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_hscntr_hsclk_sel_ovr_muxd0[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_anamonmux1_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_anamonmux1_sel_muxd0[8:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_anamonmux0_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_anamonmux0_sel_muxd0[6:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux1_del_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_obsmux1_del_muxd0[4:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux0_del_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_obsmux0_del_muxd0[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_acbuf2tx_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dco_acbuf2tx_en_muxd0[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bti_clkgate_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_bti_clkgate_muxd0[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_a2f_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_a2f_en_muxd0[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_70F6F2AC06975B20" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000051c</span> Register(32 bit) rx_cdr_ana_control2_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_ana_control2</span><br/>
      <span class="ldescdet">rx_cdr_ana_control2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f51c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001d0004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="6">rx_cdr_rxdcoldo_dco_high_vref_sel_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_refclk_hsmode_sel_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodrv_bypass_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_upstrmclk_pulldn_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_hscntr_hsclk_sel_ovr_val_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_hscntr_hsclk_sel_ovr_muxd1</td>
        <td class="fldnorm" colspan="2">rx_cdr_anamonmux1_sel_muxd1</td>
        <td class="fldnorm" colspan="2">rx_cdr_anamonmux0_sel_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_obsmux1_del_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_obsmux0_del_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dco_acbuf2tx_en_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_bti_clkgate_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_a2f_en_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_rxdcoldo_dco_high_vref_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_rxdcoldo_dco_high_vref_sel_muxd1[21:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_refclk_hsmode_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_cdr_refclk_hsmode_sel_muxd1[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodrv_bypass_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ldodrv_bypass_muxd1[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_upstrmclk_pulldn_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_cdr_upstrmclk_pulldn_muxd1[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hscntr_hsclk_sel_ovr_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_hscntr_hsclk_sel_ovr_val_muxd1[12:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hscntr_hsclk_sel_ovr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_hscntr_hsclk_sel_ovr_muxd1[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_anamonmux1_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_anamonmux1_sel_muxd1[8:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_anamonmux0_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_anamonmux0_sel_muxd1[6:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux1_del_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_obsmux1_del_muxd1[4:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux0_del_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_obsmux0_del_muxd1[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_acbuf2tx_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dco_acbuf2tx_en_muxd1[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bti_clkgate_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_bti_clkgate_muxd1[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_a2f_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_a2f_en_muxd1[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_45D23ED1A223189B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000520</span> Register(32 bit) rx_cdr_ana_control2_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_ana_control2</span><br/>
      <span class="ldescdet">rx_cdr_ana_control2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f520</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001d0004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="6">rx_cdr_rxdcoldo_dco_high_vref_sel_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_refclk_hsmode_sel_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodrv_bypass_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_upstrmclk_pulldn_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_hscntr_hsclk_sel_ovr_val_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_hscntr_hsclk_sel_ovr_muxd2</td>
        <td class="fldnorm" colspan="2">rx_cdr_anamonmux1_sel_muxd2</td>
        <td class="fldnorm" colspan="2">rx_cdr_anamonmux0_sel_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_obsmux1_del_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_obsmux0_del_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dco_acbuf2tx_en_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_bti_clkgate_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_a2f_en_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_rxdcoldo_dco_high_vref_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_rxdcoldo_dco_high_vref_sel_muxd2[21:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_refclk_hsmode_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_cdr_refclk_hsmode_sel_muxd2[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodrv_bypass_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ldodrv_bypass_muxd2[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_upstrmclk_pulldn_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_cdr_upstrmclk_pulldn_muxd2[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hscntr_hsclk_sel_ovr_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_hscntr_hsclk_sel_ovr_val_muxd2[12:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hscntr_hsclk_sel_ovr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_hscntr_hsclk_sel_ovr_muxd2[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_anamonmux1_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_anamonmux1_sel_muxd2[8:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_anamonmux0_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_anamonmux0_sel_muxd2[6:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux1_del_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_obsmux1_del_muxd2[4:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux0_del_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_obsmux0_del_muxd2[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_acbuf2tx_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dco_acbuf2tx_en_muxd2[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bti_clkgate_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_bti_clkgate_muxd2[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_a2f_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_a2f_en_muxd2[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_918892B552AA24B7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000524</span> Register(32 bit) rx_cdr_ana_control2_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_ana_control2</span><br/>
      <span class="ldescdet">rx_cdr_ana_control2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f524</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001d0004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="6">rx_cdr_rxdcoldo_dco_high_vref_sel_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_refclk_hsmode_sel_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodrv_bypass_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_upstrmclk_pulldn_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_hscntr_hsclk_sel_ovr_val_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_hscntr_hsclk_sel_ovr_muxd3</td>
        <td class="fldnorm" colspan="2">rx_cdr_anamonmux1_sel_muxd3</td>
        <td class="fldnorm" colspan="2">rx_cdr_anamonmux0_sel_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_obsmux1_del_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_obsmux0_del_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dco_acbuf2tx_en_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_bti_clkgate_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_a2f_en_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_rxdcoldo_dco_high_vref_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_rxdcoldo_dco_high_vref_sel_muxd3[21:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_refclk_hsmode_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_cdr_refclk_hsmode_sel_muxd3[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodrv_bypass_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ldodrv_bypass_muxd3[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_upstrmclk_pulldn_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_cdr_upstrmclk_pulldn_muxd3[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hscntr_hsclk_sel_ovr_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_hscntr_hsclk_sel_ovr_val_muxd3[12:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hscntr_hsclk_sel_ovr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_hscntr_hsclk_sel_ovr_muxd3[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_anamonmux1_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_anamonmux1_sel_muxd3[8:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_anamonmux0_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_anamonmux0_sel_muxd3[6:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux1_del_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_obsmux1_del_muxd3[4:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux0_del_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_obsmux0_del_muxd3[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_acbuf2tx_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dco_acbuf2tx_en_muxd3[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bti_clkgate_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_bti_clkgate_muxd3[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_a2f_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_a2f_en_muxd3[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DDCB735A4544AB71" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000528</span> Register(32 bit) rx_cdr_ana_control2_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_ana_control2</span><br/>
      <span class="ldescdet">rx_cdr_ana_control2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f528</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001d0004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="6">rx_cdr_rxdcoldo_dco_high_vref_sel_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_refclk_hsmode_sel_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodrv_bypass_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_upstrmclk_pulldn_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_hscntr_hsclk_sel_ovr_val_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_hscntr_hsclk_sel_ovr_muxd4</td>
        <td class="fldnorm" colspan="2">rx_cdr_anamonmux1_sel_muxd4</td>
        <td class="fldnorm" colspan="2">rx_cdr_anamonmux0_sel_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_obsmux1_del_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_obsmux0_del_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dco_acbuf2tx_en_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_bti_clkgate_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_a2f_en_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_rxdcoldo_dco_high_vref_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_rxdcoldo_dco_high_vref_sel_muxd4[21:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_refclk_hsmode_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_cdr_refclk_hsmode_sel_muxd4[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodrv_bypass_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ldodrv_bypass_muxd4[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_upstrmclk_pulldn_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_cdr_upstrmclk_pulldn_muxd4[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hscntr_hsclk_sel_ovr_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_hscntr_hsclk_sel_ovr_val_muxd4[12:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_hscntr_hsclk_sel_ovr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_hscntr_hsclk_sel_ovr_muxd4[9:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_anamonmux1_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_anamonmux1_sel_muxd4[8:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_anamonmux0_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_anamonmux0_sel_muxd4[6:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux1_del_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_obsmux1_del_muxd4[4:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_obsmux0_del_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_obsmux0_del_muxd4[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dco_acbuf2tx_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dco_acbuf2tx_en_muxd4[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bti_clkgate_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_bti_clkgate_muxd4[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_a2f_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_a2f_en_muxd4[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B8C26B9C57B00CA5" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000052c</span> Register(32 bit) rx_cdr_ana_control3_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_ana_control3</span><br/>
      <span class="ldescdet">rx_cdr_ana_control3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f52c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003850</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_pam6_en_muxd0</td>
        <td class="fldnorm" colspan="9">rx_cdr_cb56_lane32_divratio_muxd0</td>
        <td class="fldnorm" colspan="9">rx_cdr_refclk2nextfamily_divratio_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pam6_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_pam6_en_muxd0[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cb56_lane32_divratio_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_cb56_lane32_divratio_muxd0[17:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x01c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk2nextfamily_divratio_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_refclk2nextfamily_divratio_muxd0[8:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_64C4BE019ED4B22B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000530</span> Register(32 bit) rx_cdr_ana_control3_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_ana_control3</span><br/>
      <span class="ldescdet">rx_cdr_ana_control3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f530</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003850</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_pam6_en_muxd1</td>
        <td class="fldnorm" colspan="9">rx_cdr_cb56_lane32_divratio_muxd1</td>
        <td class="fldnorm" colspan="9">rx_cdr_refclk2nextfamily_divratio_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pam6_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_pam6_en_muxd1[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cb56_lane32_divratio_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_cb56_lane32_divratio_muxd1[17:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x01c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk2nextfamily_divratio_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_refclk2nextfamily_divratio_muxd1[8:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E246B1088C957A5D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000534</span> Register(32 bit) rx_cdr_ana_control3_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_ana_control3</span><br/>
      <span class="ldescdet">rx_cdr_ana_control3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f534</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003850</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_pam6_en_muxd2</td>
        <td class="fldnorm" colspan="9">rx_cdr_cb56_lane32_divratio_muxd2</td>
        <td class="fldnorm" colspan="9">rx_cdr_refclk2nextfamily_divratio_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pam6_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_pam6_en_muxd2[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cb56_lane32_divratio_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_cb56_lane32_divratio_muxd2[17:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x01c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk2nextfamily_divratio_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_refclk2nextfamily_divratio_muxd2[8:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D3FD84214B631C16" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000538</span> Register(32 bit) rx_cdr_ana_control3_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_ana_control3</span><br/>
      <span class="ldescdet">rx_cdr_ana_control3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f538</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003850</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_pam6_en_muxd3</td>
        <td class="fldnorm" colspan="9">rx_cdr_cb56_lane32_divratio_muxd3</td>
        <td class="fldnorm" colspan="9">rx_cdr_refclk2nextfamily_divratio_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pam6_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_pam6_en_muxd3[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cb56_lane32_divratio_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_cb56_lane32_divratio_muxd3[17:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x01c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk2nextfamily_divratio_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_refclk2nextfamily_divratio_muxd3[8:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CE83D8654A0D35B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000053c</span> Register(32 bit) rx_cdr_ana_control3_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_ana_control3</span><br/>
      <span class="ldescdet">rx_cdr_ana_control3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f53c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003850</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_pam6_en_muxd4</td>
        <td class="fldnorm" colspan="9">rx_cdr_cb56_lane32_divratio_muxd4</td>
        <td class="fldnorm" colspan="9">rx_cdr_refclk2nextfamily_divratio_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pam6_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_pam6_en_muxd4[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cb56_lane32_divratio_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_cb56_lane32_divratio_muxd4[17:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x01c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refclk2nextfamily_divratio_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_refclk2nextfamily_divratio_muxd4[8:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x050;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B3C8147303D37139" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000540</span> Register(32 bit) rx_cdr_dfx0_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_dfx0</span><br/>
      <span class="ldescdet">rx_cdr_dfx0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f540</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00400000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff80fe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff80fe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_disable_dft_timer_ovrd_en_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_disable_dft_timer_ovrd_val_muxd0</td>
        <td class="fldnorm" colspan="5">rx_cdr_dfx_feedfwrdphase_ovr_val_muxd0</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_feedfwrd_offset_ovr_en_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_modulation_toggle_delay_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldo_modulation_en_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_tdcpe_modulation_en_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_modulation_sel_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_modulation_en_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_disable_dft_timer_ovrd_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dfx_disable_dft_timer_ovrd_en_muxd0[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_disable_dft_timer_ovrd_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dfx_disable_dft_timer_ovrd_val_muxd0[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_feedfwrdphase_ovr_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dfx_feedfwrdphase_ovr_val_muxd0[20:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_feedfwrd_offset_ovr_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dfx_feedfwrd_offset_ovr_en_muxd0[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_modulation_toggle_delay_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_modulation_toggle_delay_muxd0[7:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldo_modulation_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ldo_modulation_en_muxd0[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcpe_modulation_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_tdcpe_modulation_en_muxd0[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_modulation_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine_modulation_sel_muxd0[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_modulation_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fine_modulation_en_muxd0[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3DA058F87EFB203F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000544</span> Register(32 bit) rx_cdr_dfx0_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_dfx0</span><br/>
      <span class="ldescdet">rx_cdr_dfx0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f544</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00400000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff80fe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff80fe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_disable_dft_timer_ovrd_en_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_disable_dft_timer_ovrd_val_muxd1</td>
        <td class="fldnorm" colspan="5">rx_cdr_dfx_feedfwrdphase_ovr_val_muxd1</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_feedfwrd_offset_ovr_en_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_modulation_toggle_delay_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldo_modulation_en_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_tdcpe_modulation_en_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_modulation_sel_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_modulation_en_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_disable_dft_timer_ovrd_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dfx_disable_dft_timer_ovrd_en_muxd1[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_disable_dft_timer_ovrd_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dfx_disable_dft_timer_ovrd_val_muxd1[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_feedfwrdphase_ovr_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dfx_feedfwrdphase_ovr_val_muxd1[20:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_feedfwrd_offset_ovr_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dfx_feedfwrd_offset_ovr_en_muxd1[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_modulation_toggle_delay_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_modulation_toggle_delay_muxd1[7:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldo_modulation_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ldo_modulation_en_muxd1[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcpe_modulation_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_tdcpe_modulation_en_muxd1[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_modulation_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine_modulation_sel_muxd1[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_modulation_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fine_modulation_en_muxd1[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0CA8892A60C9C311" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000548</span> Register(32 bit) rx_cdr_dfx0_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_dfx0</span><br/>
      <span class="ldescdet">rx_cdr_dfx0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f548</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00400000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff80fe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff80fe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_disable_dft_timer_ovrd_en_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_disable_dft_timer_ovrd_val_muxd2</td>
        <td class="fldnorm" colspan="5">rx_cdr_dfx_feedfwrdphase_ovr_val_muxd2</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_feedfwrd_offset_ovr_en_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_modulation_toggle_delay_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldo_modulation_en_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_tdcpe_modulation_en_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_modulation_sel_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_modulation_en_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_disable_dft_timer_ovrd_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dfx_disable_dft_timer_ovrd_en_muxd2[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_disable_dft_timer_ovrd_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dfx_disable_dft_timer_ovrd_val_muxd2[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_feedfwrdphase_ovr_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dfx_feedfwrdphase_ovr_val_muxd2[20:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_feedfwrd_offset_ovr_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dfx_feedfwrd_offset_ovr_en_muxd2[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_modulation_toggle_delay_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_modulation_toggle_delay_muxd2[7:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldo_modulation_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ldo_modulation_en_muxd2[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcpe_modulation_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_tdcpe_modulation_en_muxd2[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_modulation_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine_modulation_sel_muxd2[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_modulation_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fine_modulation_en_muxd2[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_741F29E32B762017" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000054c</span> Register(32 bit) rx_cdr_dfx0_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_dfx0</span><br/>
      <span class="ldescdet">rx_cdr_dfx0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f54c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00400000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff80fe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff80fe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_disable_dft_timer_ovrd_en_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_disable_dft_timer_ovrd_val_muxd3</td>
        <td class="fldnorm" colspan="5">rx_cdr_dfx_feedfwrdphase_ovr_val_muxd3</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_feedfwrd_offset_ovr_en_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_modulation_toggle_delay_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldo_modulation_en_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_tdcpe_modulation_en_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_modulation_sel_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_modulation_en_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_disable_dft_timer_ovrd_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dfx_disable_dft_timer_ovrd_en_muxd3[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_disable_dft_timer_ovrd_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dfx_disable_dft_timer_ovrd_val_muxd3[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_feedfwrdphase_ovr_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dfx_feedfwrdphase_ovr_val_muxd3[20:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_feedfwrd_offset_ovr_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dfx_feedfwrd_offset_ovr_en_muxd3[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_modulation_toggle_delay_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_modulation_toggle_delay_muxd3[7:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldo_modulation_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ldo_modulation_en_muxd3[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcpe_modulation_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_tdcpe_modulation_en_muxd3[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_modulation_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine_modulation_sel_muxd3[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_modulation_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fine_modulation_en_muxd3[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C8F21AB44D273C1C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000550</span> Register(32 bit) rx_cdr_dfx0_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_dfx0</span><br/>
      <span class="ldescdet">rx_cdr_dfx0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f550</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00400000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff80fe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff80fe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_disable_dft_timer_ovrd_en_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_disable_dft_timer_ovrd_val_muxd4</td>
        <td class="fldnorm" colspan="5">rx_cdr_dfx_feedfwrdphase_ovr_val_muxd4</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_feedfwrd_offset_ovr_en_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_modulation_toggle_delay_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldo_modulation_en_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_tdcpe_modulation_en_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_modulation_sel_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_modulation_en_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_disable_dft_timer_ovrd_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dfx_disable_dft_timer_ovrd_en_muxd4[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_disable_dft_timer_ovrd_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dfx_disable_dft_timer_ovrd_val_muxd4[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_feedfwrdphase_ovr_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dfx_feedfwrdphase_ovr_val_muxd4[20:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_feedfwrd_offset_ovr_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dfx_feedfwrd_offset_ovr_en_muxd4[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_modulation_toggle_delay_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_modulation_toggle_delay_muxd4[7:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldo_modulation_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ldo_modulation_en_muxd4[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcpe_modulation_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_tdcpe_modulation_en_muxd4[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_modulation_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine_modulation_sel_muxd4[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_modulation_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fine_modulation_en_muxd4[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2491FCB117E9F1FA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000554</span> Register(32 bit) rx_cdr_dfx1</span><br/>
      <span class="sdescdet">rx_cdr_dfx1</span><br/>
      <span class="ldescdet">rx_cdr_dfx1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f554</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000aaaa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="5">rx_cdr_tdcpe_modulation_val</td>
        <td class="fldnorm" colspan="1">rx_cdr_fbdiv_clkgate</td>
        <td class="fldnorm" colspan="16">rx_cdr_dpso_marker</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tdcpe_modulation_val</span><br/>
          <span class="sdescdet">rx_cdr_tdcpe_modulation_val[21:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fbdiv_clkgate</span><br/>
          <span class="sdescdet">rx_cdr_fbdiv_clkgate[16:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dpso_marker</span><br/>
          <span class="sdescdet">rx_cdr_dpso_marker[15:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xaaaa;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CEFC5F13E0A907C3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000558</span> Register(32 bit) rx_cdr_ldo0_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_ldo0</span><br/>
      <span class="ldescdet">rx_cdr_ldo0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f558</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x021c05aa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_inv_vpeak_comb_fb_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_en_peak_sense_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_en_divmon_muxd0</td>
        <td class="fldnorm" colspan="2">rx_cdr_ldo_bypass_en_muxd0</td>
        <td class="fldnorm" colspan="2">rx_cdr_byp_res_muxd0</td>
        <td class="fldnorm" colspan="5">rx_cdr_swing_peak_ref_ctl_muxd0</td>
        <td class="fldnorm" colspan="8">rx_cdr_refgen_sel_stg_low_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_refgen_ldodco_high_sel_muxd0</td>
        <td class="fldnorm" colspan="4">rx_cdr_refgen_ldodco_low_sel_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_inv_vpeak_comb_fb_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_inv_vpeak_comb_fb_muxd0[27:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_en_peak_sense_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_en_peak_sense_muxd0[26:26]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_en_divmon_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_en_divmon_muxd0[25:25]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldo_bypass_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ldo_bypass_en_muxd0[24:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_byp_res_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_byp_res_muxd0[22:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_swing_peak_ref_ctl_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_swing_peak_ref_ctl_muxd0[20:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_sel_stg_low_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_refgen_sel_stg_low_muxd0[15:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_ldodco_high_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_refgen_ldodco_high_sel_muxd0[7:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xa;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_ldodco_low_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_refgen_ldodco_low_sel_muxd0[3:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xa;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93601A0E267CC141" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000055c</span> Register(32 bit) rx_cdr_ldo0_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_ldo0</span><br/>
      <span class="ldescdet">rx_cdr_ldo0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f55c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x021c05aa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_inv_vpeak_comb_fb_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_en_peak_sense_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_en_divmon_muxd1</td>
        <td class="fldnorm" colspan="2">rx_cdr_ldo_bypass_en_muxd1</td>
        <td class="fldnorm" colspan="2">rx_cdr_byp_res_muxd1</td>
        <td class="fldnorm" colspan="5">rx_cdr_swing_peak_ref_ctl_muxd1</td>
        <td class="fldnorm" colspan="8">rx_cdr_refgen_sel_stg_low_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_refgen_ldodco_high_sel_muxd1</td>
        <td class="fldnorm" colspan="4">rx_cdr_refgen_ldodco_low_sel_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_inv_vpeak_comb_fb_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_inv_vpeak_comb_fb_muxd1[27:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_en_peak_sense_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_en_peak_sense_muxd1[26:26]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_en_divmon_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_en_divmon_muxd1[25:25]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldo_bypass_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ldo_bypass_en_muxd1[24:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_byp_res_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_byp_res_muxd1[22:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_swing_peak_ref_ctl_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_swing_peak_ref_ctl_muxd1[20:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_sel_stg_low_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_refgen_sel_stg_low_muxd1[15:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_ldodco_high_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_refgen_ldodco_high_sel_muxd1[7:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xa;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_ldodco_low_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_refgen_ldodco_low_sel_muxd1[3:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xa;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_314C7D44C823435B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000560</span> Register(32 bit) rx_cdr_ldo0_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_ldo0</span><br/>
      <span class="ldescdet">rx_cdr_ldo0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f560</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x021c05aa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_inv_vpeak_comb_fb_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_en_peak_sense_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_en_divmon_muxd2</td>
        <td class="fldnorm" colspan="2">rx_cdr_ldo_bypass_en_muxd2</td>
        <td class="fldnorm" colspan="2">rx_cdr_byp_res_muxd2</td>
        <td class="fldnorm" colspan="5">rx_cdr_swing_peak_ref_ctl_muxd2</td>
        <td class="fldnorm" colspan="8">rx_cdr_refgen_sel_stg_low_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_refgen_ldodco_high_sel_muxd2</td>
        <td class="fldnorm" colspan="4">rx_cdr_refgen_ldodco_low_sel_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_inv_vpeak_comb_fb_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_inv_vpeak_comb_fb_muxd2[27:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_en_peak_sense_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_en_peak_sense_muxd2[26:26]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_en_divmon_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_en_divmon_muxd2[25:25]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldo_bypass_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ldo_bypass_en_muxd2[24:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_byp_res_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_byp_res_muxd2[22:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_swing_peak_ref_ctl_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_swing_peak_ref_ctl_muxd2[20:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_sel_stg_low_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_refgen_sel_stg_low_muxd2[15:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_ldodco_high_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_refgen_ldodco_high_sel_muxd2[7:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xa;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_ldodco_low_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_refgen_ldodco_low_sel_muxd2[3:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xa;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_61846674E2E67E0C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000564</span> Register(32 bit) rx_cdr_ldo0_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_ldo0</span><br/>
      <span class="ldescdet">rx_cdr_ldo0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f564</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x021c05aa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_inv_vpeak_comb_fb_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_en_peak_sense_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_en_divmon_muxd3</td>
        <td class="fldnorm" colspan="2">rx_cdr_ldo_bypass_en_muxd3</td>
        <td class="fldnorm" colspan="2">rx_cdr_byp_res_muxd3</td>
        <td class="fldnorm" colspan="5">rx_cdr_swing_peak_ref_ctl_muxd3</td>
        <td class="fldnorm" colspan="8">rx_cdr_refgen_sel_stg_low_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_refgen_ldodco_high_sel_muxd3</td>
        <td class="fldnorm" colspan="4">rx_cdr_refgen_ldodco_low_sel_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_inv_vpeak_comb_fb_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_inv_vpeak_comb_fb_muxd3[27:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_en_peak_sense_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_en_peak_sense_muxd3[26:26]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_en_divmon_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_en_divmon_muxd3[25:25]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldo_bypass_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ldo_bypass_en_muxd3[24:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_byp_res_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_byp_res_muxd3[22:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_swing_peak_ref_ctl_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_swing_peak_ref_ctl_muxd3[20:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_sel_stg_low_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_refgen_sel_stg_low_muxd3[15:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_ldodco_high_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_refgen_ldodco_high_sel_muxd3[7:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xa;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_ldodco_low_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_refgen_ldodco_low_sel_muxd3[3:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xa;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F93759539C38D401" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000568</span> Register(32 bit) rx_cdr_ldo0_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_ldo0</span><br/>
      <span class="ldescdet">rx_cdr_ldo0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f568</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x021c05aa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_inv_vpeak_comb_fb_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_en_peak_sense_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_en_divmon_muxd4</td>
        <td class="fldnorm" colspan="2">rx_cdr_ldo_bypass_en_muxd4</td>
        <td class="fldnorm" colspan="2">rx_cdr_byp_res_muxd4</td>
        <td class="fldnorm" colspan="5">rx_cdr_swing_peak_ref_ctl_muxd4</td>
        <td class="fldnorm" colspan="8">rx_cdr_refgen_sel_stg_low_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_refgen_ldodco_high_sel_muxd4</td>
        <td class="fldnorm" colspan="4">rx_cdr_refgen_ldodco_low_sel_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_inv_vpeak_comb_fb_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_inv_vpeak_comb_fb_muxd4[27:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_en_peak_sense_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_en_peak_sense_muxd4[26:26]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_en_divmon_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_en_divmon_muxd4[25:25]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldo_bypass_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ldo_bypass_en_muxd4[24:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_byp_res_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_byp_res_muxd4[22:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_swing_peak_ref_ctl_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_swing_peak_ref_ctl_muxd4[20:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_sel_stg_low_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_refgen_sel_stg_low_muxd4[15:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_ldodco_high_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_refgen_ldodco_high_sel_muxd4[7:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xa;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_ldodco_low_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_refgen_ldodco_low_sel_muxd4[3:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xa;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EC92212D04007312" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000056c</span> Register(32 bit) rx_cdr_ldo1_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_ldo1</span><br/>
      <span class="ldescdet">rx_cdr_ldo1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f56c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x108050a4</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_fw_vreg_accum_ovrd_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_vregcomp_average_cnt_muxd0</td>
        <td class="fldnorm" colspan="8">rx_cdr_vreg_loopen_maxcnt_muxd0</td>
        <td class="fldnorm" colspan="8">rx_cdr_vreg_final_gain_maxcnt_muxd0</td>
        <td class="fldnorm" colspan="8">rx_cdr_vreg_gain_maxcnt_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_vreg_init_gain_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fw_vreg_accum_ovrd_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_fw_vreg_accum_ovrd_muxd0[30:30]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vregcomp_average_cnt_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_vregcomp_average_cnt_muxd0[29:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_loopen_maxcnt_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_vreg_loopen_maxcnt_muxd0[26:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_final_gain_maxcnt_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_vreg_final_gain_maxcnt_muxd0[18:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_gain_maxcnt_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_vreg_gain_maxcnt_muxd0[10:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x14;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_init_gain_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_vreg_init_gain_muxd0[2:0]</span><br/>
          <span class="ldescdet">vreg_init_gain=ldo1[2:0]</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B2D0565B1C2CF0EE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000570</span> Register(32 bit) rx_cdr_ldo1_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_ldo1</span><br/>
      <span class="ldescdet">rx_cdr_ldo1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f570</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x108050a4</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_fw_vreg_accum_ovrd_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_vregcomp_average_cnt_muxd1</td>
        <td class="fldnorm" colspan="8">rx_cdr_vreg_loopen_maxcnt_muxd1</td>
        <td class="fldnorm" colspan="8">rx_cdr_vreg_final_gain_maxcnt_muxd1</td>
        <td class="fldnorm" colspan="8">rx_cdr_vreg_gain_maxcnt_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_vreg_init_gain_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fw_vreg_accum_ovrd_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_fw_vreg_accum_ovrd_muxd1[30:30]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vregcomp_average_cnt_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_vregcomp_average_cnt_muxd1[29:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_loopen_maxcnt_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_vreg_loopen_maxcnt_muxd1[26:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_final_gain_maxcnt_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_vreg_final_gain_maxcnt_muxd1[18:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_gain_maxcnt_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_vreg_gain_maxcnt_muxd1[10:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x14;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_init_gain_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_vreg_init_gain_muxd1[2:0]</span><br/>
          <span class="ldescdet">vreg_init_gain=ldo1[2:0]</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_316E96720CC2E4F2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000574</span> Register(32 bit) rx_cdr_ldo1_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_ldo1</span><br/>
      <span class="ldescdet">rx_cdr_ldo1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f574</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x108050a4</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_fw_vreg_accum_ovrd_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_vregcomp_average_cnt_muxd2</td>
        <td class="fldnorm" colspan="8">rx_cdr_vreg_loopen_maxcnt_muxd2</td>
        <td class="fldnorm" colspan="8">rx_cdr_vreg_final_gain_maxcnt_muxd2</td>
        <td class="fldnorm" colspan="8">rx_cdr_vreg_gain_maxcnt_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_vreg_init_gain_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fw_vreg_accum_ovrd_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_fw_vreg_accum_ovrd_muxd2[30:30]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vregcomp_average_cnt_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_vregcomp_average_cnt_muxd2[29:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_loopen_maxcnt_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_vreg_loopen_maxcnt_muxd2[26:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_final_gain_maxcnt_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_vreg_final_gain_maxcnt_muxd2[18:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_gain_maxcnt_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_vreg_gain_maxcnt_muxd2[10:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x14;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_init_gain_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_vreg_init_gain_muxd2[2:0]</span><br/>
          <span class="ldescdet">vreg_init_gain=ldo1[2:0]</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_35DEE892A85E84C4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000578</span> Register(32 bit) rx_cdr_ldo1_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_ldo1</span><br/>
      <span class="ldescdet">rx_cdr_ldo1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f578</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x108050a4</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_fw_vreg_accum_ovrd_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_vregcomp_average_cnt_muxd3</td>
        <td class="fldnorm" colspan="8">rx_cdr_vreg_loopen_maxcnt_muxd3</td>
        <td class="fldnorm" colspan="8">rx_cdr_vreg_final_gain_maxcnt_muxd3</td>
        <td class="fldnorm" colspan="8">rx_cdr_vreg_gain_maxcnt_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_vreg_init_gain_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fw_vreg_accum_ovrd_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_fw_vreg_accum_ovrd_muxd3[30:30]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vregcomp_average_cnt_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_vregcomp_average_cnt_muxd3[29:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_loopen_maxcnt_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_vreg_loopen_maxcnt_muxd3[26:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_final_gain_maxcnt_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_vreg_final_gain_maxcnt_muxd3[18:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_gain_maxcnt_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_vreg_gain_maxcnt_muxd3[10:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x14;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_init_gain_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_vreg_init_gain_muxd3[2:0]</span><br/>
          <span class="ldescdet">vreg_init_gain=ldo1[2:0]</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4DCEBE57972E12CD" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000057c</span> Register(32 bit) rx_cdr_ldo1_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_ldo1</span><br/>
      <span class="ldescdet">rx_cdr_ldo1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f57c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x108050a4</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_fw_vreg_accum_ovrd_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_vregcomp_average_cnt_muxd4</td>
        <td class="fldnorm" colspan="8">rx_cdr_vreg_loopen_maxcnt_muxd4</td>
        <td class="fldnorm" colspan="8">rx_cdr_vreg_final_gain_maxcnt_muxd4</td>
        <td class="fldnorm" colspan="8">rx_cdr_vreg_gain_maxcnt_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_vreg_init_gain_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fw_vreg_accum_ovrd_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_fw_vreg_accum_ovrd_muxd4[30:30]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vregcomp_average_cnt_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_vregcomp_average_cnt_muxd4[29:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_loopen_maxcnt_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_vreg_loopen_maxcnt_muxd4[26:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_final_gain_maxcnt_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_vreg_final_gain_maxcnt_muxd4[18:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_gain_maxcnt_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_vreg_gain_maxcnt_muxd4[10:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x14;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vreg_init_gain_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_vreg_init_gain_muxd4[2:0]</span><br/>
          <span class="ldescdet">vreg_init_gain=ldo1[2:0]</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_07F40B9CFF00992B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000580</span> Register(32 bit) rx_cdr_ldo2_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_ldo2</span><br/>
      <span class="ldescdet">rx_cdr_ldo2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f580</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00014858</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_dfx_ldodco_adapt_val_ovr_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_ldodco_adapt_enable_ovr_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_ldodco_adapt_dir_ovr_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_ldodco_adapt_toggle_en_muxd0</td>
        <td class="fldnorm" colspan="6">rx_cdr_ldodco_vref_sel_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_vref_ovrd_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_adapt_en_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_step_chicken_bit_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_ldodco_adapt_step_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_ldodco_adapt_ctr_delay_muxd0</td>
        <td class="fldnorm" colspan="2">rx_cdr_ldodco_step_settle_timer_limit_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_step_dir_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_start_ldodco_step_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_val_ovr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_val_ovr_muxd0[30:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_enable_ovr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_enable_ovr_muxd0[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_dir_ovr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_dir_ovr_muxd0[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_toggle_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_toggle_en_muxd0[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_vref_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_vref_sel_muxd0[18:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_vref_ovrd_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_vref_ovrd_muxd0[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_adapt_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_adapt_en_muxd0[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_step_chicken_bit_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_step_chicken_bit_muxd0[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_adapt_step_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_adapt_step_muxd0[9:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_adapt_ctr_delay_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_adapt_ctr_delay_muxd0[6:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_step_settle_timer_limit_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_step_settle_timer_limit_muxd0[3:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_step_dir_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_step_dir_muxd0[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_start_ldodco_step_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_start_ldodco_step_muxd0[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FA00A04FD6C68373" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000584</span> Register(32 bit) rx_cdr_ldo2_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_ldo2</span><br/>
      <span class="ldescdet">rx_cdr_ldo2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f584</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00014858</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_dfx_ldodco_adapt_val_ovr_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_ldodco_adapt_enable_ovr_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_ldodco_adapt_dir_ovr_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_ldodco_adapt_toggle_en_muxd1</td>
        <td class="fldnorm" colspan="6">rx_cdr_ldodco_vref_sel_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_vref_ovrd_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_adapt_en_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_step_chicken_bit_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_ldodco_adapt_step_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_ldodco_adapt_ctr_delay_muxd1</td>
        <td class="fldnorm" colspan="2">rx_cdr_ldodco_step_settle_timer_limit_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_step_dir_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_start_ldodco_step_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_val_ovr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_val_ovr_muxd1[30:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_enable_ovr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_enable_ovr_muxd1[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_dir_ovr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_dir_ovr_muxd1[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_toggle_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_toggle_en_muxd1[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_vref_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_vref_sel_muxd1[18:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_vref_ovrd_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_vref_ovrd_muxd1[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_adapt_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_adapt_en_muxd1[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_step_chicken_bit_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_step_chicken_bit_muxd1[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_adapt_step_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_adapt_step_muxd1[9:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_adapt_ctr_delay_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_adapt_ctr_delay_muxd1[6:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_step_settle_timer_limit_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_step_settle_timer_limit_muxd1[3:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_step_dir_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_step_dir_muxd1[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_start_ldodco_step_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_start_ldodco_step_muxd1[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_446B57CD879F184A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000588</span> Register(32 bit) rx_cdr_ldo2_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_ldo2</span><br/>
      <span class="ldescdet">rx_cdr_ldo2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f588</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00014858</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_dfx_ldodco_adapt_val_ovr_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_ldodco_adapt_enable_ovr_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_ldodco_adapt_dir_ovr_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_ldodco_adapt_toggle_en_muxd2</td>
        <td class="fldnorm" colspan="6">rx_cdr_ldodco_vref_sel_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_vref_ovrd_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_adapt_en_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_step_chicken_bit_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_ldodco_adapt_step_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_ldodco_adapt_ctr_delay_muxd2</td>
        <td class="fldnorm" colspan="2">rx_cdr_ldodco_step_settle_timer_limit_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_step_dir_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_start_ldodco_step_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_val_ovr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_val_ovr_muxd2[30:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_enable_ovr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_enable_ovr_muxd2[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_dir_ovr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_dir_ovr_muxd2[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_toggle_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_toggle_en_muxd2[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_vref_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_vref_sel_muxd2[18:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_vref_ovrd_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_vref_ovrd_muxd2[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_adapt_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_adapt_en_muxd2[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_step_chicken_bit_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_step_chicken_bit_muxd2[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_adapt_step_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_adapt_step_muxd2[9:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_adapt_ctr_delay_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_adapt_ctr_delay_muxd2[6:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_step_settle_timer_limit_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_step_settle_timer_limit_muxd2[3:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_step_dir_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_step_dir_muxd2[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_start_ldodco_step_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_start_ldodco_step_muxd2[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_27A55D9FCC15BCCF" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000058c</span> Register(32 bit) rx_cdr_ldo2_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_ldo2</span><br/>
      <span class="ldescdet">rx_cdr_ldo2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f58c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00014858</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_dfx_ldodco_adapt_val_ovr_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_ldodco_adapt_enable_ovr_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_ldodco_adapt_dir_ovr_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_ldodco_adapt_toggle_en_muxd3</td>
        <td class="fldnorm" colspan="6">rx_cdr_ldodco_vref_sel_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_vref_ovrd_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_adapt_en_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_step_chicken_bit_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_ldodco_adapt_step_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_ldodco_adapt_ctr_delay_muxd3</td>
        <td class="fldnorm" colspan="2">rx_cdr_ldodco_step_settle_timer_limit_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_step_dir_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_start_ldodco_step_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_val_ovr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_val_ovr_muxd3[30:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_enable_ovr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_enable_ovr_muxd3[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_dir_ovr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_dir_ovr_muxd3[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_toggle_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_toggle_en_muxd3[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_vref_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_vref_sel_muxd3[18:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_vref_ovrd_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_vref_ovrd_muxd3[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_adapt_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_adapt_en_muxd3[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_step_chicken_bit_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_step_chicken_bit_muxd3[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_adapt_step_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_adapt_step_muxd3[9:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_adapt_ctr_delay_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_adapt_ctr_delay_muxd3[6:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_step_settle_timer_limit_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_step_settle_timer_limit_muxd3[3:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_step_dir_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_step_dir_muxd3[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_start_ldodco_step_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_start_ldodco_step_muxd3[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6903F869B58AF71B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000590</span> Register(32 bit) rx_cdr_ldo2_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_ldo2</span><br/>
      <span class="ldescdet">rx_cdr_ldo2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f590</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00014858</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_dfx_ldodco_adapt_val_ovr_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_ldodco_adapt_enable_ovr_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_ldodco_adapt_dir_ovr_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_ldodco_adapt_toggle_en_muxd4</td>
        <td class="fldnorm" colspan="6">rx_cdr_ldodco_vref_sel_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_vref_ovrd_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_adapt_en_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_step_chicken_bit_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_ldodco_adapt_step_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_ldodco_adapt_ctr_delay_muxd4</td>
        <td class="fldnorm" colspan="2">rx_cdr_ldodco_step_settle_timer_limit_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_ldodco_step_dir_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_start_ldodco_step_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_val_ovr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_val_ovr_muxd4[30:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_enable_ovr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_enable_ovr_muxd4[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_dir_ovr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_dir_ovr_muxd4[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_ldodco_adapt_toggle_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dfx_ldodco_adapt_toggle_en_muxd4[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_vref_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_vref_sel_muxd4[18:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_vref_ovrd_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_vref_ovrd_muxd4[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_adapt_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_adapt_en_muxd4[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_step_chicken_bit_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_step_chicken_bit_muxd4[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_adapt_step_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_adapt_step_muxd4[9:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_adapt_ctr_delay_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_adapt_ctr_delay_muxd4[6:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_step_settle_timer_limit_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_step_settle_timer_limit_muxd4[3:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_step_dir_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_step_dir_muxd4[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_start_ldodco_step_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_start_ldodco_step_muxd4[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1B68413BC75A4879" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000594</span> Register(32 bit) rx_cdr_ldo_status</span><br/>
      <span class="sdescdet">Rx CDR LDO Status</span><br/>
      <span class="ldescdet">Rx CDR LDO Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f594</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="6">rx_cdr_min_ldodco_vref_sel</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">rx_cdr_max_ldodco_vref_sel</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="6">RO/V</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_min_ldodco_vref_sel</span><br/>
          <span class="sdescdet">rx_cdr_min_ldodco_vref_sel[13:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_max_ldodco_vref_sel</span><br/>
          <span class="sdescdet">rx_cdr_max_ldodco_vref_sel[5:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7222832DE279DBA8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000598</span> Register(32 bit) rx_cdr_adl0</span><br/>
      <span class="sdescdet">rx_cdr_adl0</span><br/>
      <span class="ldescdet">rx_cdr_adl0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f598</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x01800007</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="9">rx_cdr_adl_cap_ctrl_ovr_val</td>
        <td class="fldnorm" colspan="1">rx_cdr_adl_cap_ctrl_ovr_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_adl_enable_ovr_val</td>
        <td class="fldnorm" colspan="1">rx_cdr_adl_enable_ovr_en</td>
        <td class="fldnorm" colspan="8">rx_cdr_adl_neg_offset</td>
        <td class="fldnorm" colspan="8">rx_cdr_adl_pos_offset</td>
        <td class="fldnorm" colspan="3">rx_cdr_adl_range</td>
        <td class="fldnorm" colspan="1">rx_cdr_adl_enable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_adl_cap_ctrl_ovr_val</span><br/>
          <span class="sdescdet">rx_cdr_adl_cap_ctrl_ovr_val[31:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x003;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_adl_cap_ctrl_ovr_en</span><br/>
          <span class="sdescdet">rx_cdr_adl_cap_ctrl_ovr_en[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_adl_enable_ovr_val</span><br/>
          <span class="sdescdet">rx_cdr_adl_enable_ovr_val[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_adl_enable_ovr_en</span><br/>
          <span class="sdescdet">rx_cdr_adl_enable_ovr_en[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_adl_neg_offset</span><br/>
          <span class="sdescdet">rx_cdr_adl_neg_offset[19:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_adl_pos_offset</span><br/>
          <span class="sdescdet">rx_cdr_adl_pos_offset[11:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_adl_range</span><br/>
          <span class="sdescdet">rx_cdr_adl_range[3:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_adl_enable</span><br/>
          <span class="sdescdet">rx_cdr_adl_enable[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_815A4B85D1944736" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000059c</span> Register(32 bit) rx_cdr_adl1</span><br/>
      <span class="sdescdet">rx_cdr_adl1</span><br/>
      <span class="ldescdet">rx_cdr_adl1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f59c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03ff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000c000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000c000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rx_cdr_locktime_mon_l2d_timer_max</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="5">rx_cdr_adl_monitor_thr</td>
        <td class="fldnorm" colspan="1">rx_cdr_adl_monitor_rstb</td>
        <td class="fldnorm" colspan="8">rx_cdr_adl_monitor_oct_sel</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_locktime_mon_l2d_timer_max</span><br/>
          <span class="sdescdet">rx_cdr_locktime_mon_l2d_timer_max[31:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x03ff;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_adl_monitor_thr</span><br/>
          <span class="sdescdet">rx_cdr_adl_monitor_thr[13:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_adl_monitor_rstb</span><br/>
          <span class="sdescdet">rx_cdr_adl_monitor_rstb[8:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_adl_monitor_oct_sel</span><br/>
          <span class="sdescdet">rx_cdr_adl_monitor_oct_sel[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3F4D85FC6818B95C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005a0</span> Register(32 bit) rx_cdr_kvcc0_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_kvcc0</span><br/>
      <span class="ldescdet">rx_cdr_kvcc0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5a0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x420813c5</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_comp_enb_muxd0</td>
        <td class="fldnorm" colspan="2">rx_cdr_comp_cmsel_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_start_2f0_step_muxd0</td>
        <td class="fldnorm" colspan="7">rx_cdr_2f0_fine_ratio_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_inv_polarity_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_full_range_kvcc_sel_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_notch_offset_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dft_freq_meas_enable_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcccalib_ldo_offset_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcc_measure_maxcnt_muxd0</td>
        <td class="fldnorm" colspan="8">rx_cdr_kvcc_settle_maxcnt_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_comp_enb_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_comp_enb_muxd0[30:30]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_comp_cmsel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_comp_cmsel_muxd0[29:28]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_start_2f0_step_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_start_2f0_step_muxd0[27:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_2f0_fine_ratio_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_2f0_fine_ratio_muxd0[26:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_inv_polarity_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_inv_polarity_muxd0[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_full_range_kvcc_sel_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_full_range_kvcc_sel_muxd0[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_notch_offset_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_notch_offset_muxd0[17:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dft_freq_meas_enable_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dft_freq_meas_enable_muxd0[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcccalib_ldo_offset_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcccalib_ldo_offset_muxd0[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_measure_maxcnt_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_measure_maxcnt_muxd0[10:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_settle_maxcnt_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_settle_maxcnt_muxd0[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xc5;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_72476A9057A0331E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005a4</span> Register(32 bit) rx_cdr_kvcc0_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_kvcc0</span><br/>
      <span class="ldescdet">rx_cdr_kvcc0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5a4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x420813c5</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_comp_enb_muxd1</td>
        <td class="fldnorm" colspan="2">rx_cdr_comp_cmsel_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_start_2f0_step_muxd1</td>
        <td class="fldnorm" colspan="7">rx_cdr_2f0_fine_ratio_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_inv_polarity_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_full_range_kvcc_sel_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_notch_offset_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dft_freq_meas_enable_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcccalib_ldo_offset_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcc_measure_maxcnt_muxd1</td>
        <td class="fldnorm" colspan="8">rx_cdr_kvcc_settle_maxcnt_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_comp_enb_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_comp_enb_muxd1[30:30]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_comp_cmsel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_comp_cmsel_muxd1[29:28]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_start_2f0_step_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_start_2f0_step_muxd1[27:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_2f0_fine_ratio_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_2f0_fine_ratio_muxd1[26:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_inv_polarity_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_inv_polarity_muxd1[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_full_range_kvcc_sel_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_full_range_kvcc_sel_muxd1[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_notch_offset_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_notch_offset_muxd1[17:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dft_freq_meas_enable_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dft_freq_meas_enable_muxd1[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcccalib_ldo_offset_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcccalib_ldo_offset_muxd1[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_measure_maxcnt_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_measure_maxcnt_muxd1[10:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_settle_maxcnt_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_settle_maxcnt_muxd1[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xc5;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8FB0CA1F6E355162" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005a8</span> Register(32 bit) rx_cdr_kvcc0_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_kvcc0</span><br/>
      <span class="ldescdet">rx_cdr_kvcc0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5a8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x420813c5</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_comp_enb_muxd2</td>
        <td class="fldnorm" colspan="2">rx_cdr_comp_cmsel_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_start_2f0_step_muxd2</td>
        <td class="fldnorm" colspan="7">rx_cdr_2f0_fine_ratio_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_inv_polarity_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_full_range_kvcc_sel_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_notch_offset_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dft_freq_meas_enable_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcccalib_ldo_offset_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcc_measure_maxcnt_muxd2</td>
        <td class="fldnorm" colspan="8">rx_cdr_kvcc_settle_maxcnt_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_comp_enb_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_comp_enb_muxd2[30:30]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_comp_cmsel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_comp_cmsel_muxd2[29:28]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_start_2f0_step_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_start_2f0_step_muxd2[27:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_2f0_fine_ratio_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_2f0_fine_ratio_muxd2[26:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_inv_polarity_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_inv_polarity_muxd2[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_full_range_kvcc_sel_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_full_range_kvcc_sel_muxd2[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_notch_offset_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_notch_offset_muxd2[17:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dft_freq_meas_enable_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dft_freq_meas_enable_muxd2[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcccalib_ldo_offset_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcccalib_ldo_offset_muxd2[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_measure_maxcnt_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_measure_maxcnt_muxd2[10:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_settle_maxcnt_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_settle_maxcnt_muxd2[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xc5;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6688E7D604E313B4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005ac</span> Register(32 bit) rx_cdr_kvcc0_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_kvcc0</span><br/>
      <span class="ldescdet">rx_cdr_kvcc0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5ac</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x420813c5</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_comp_enb_muxd3</td>
        <td class="fldnorm" colspan="2">rx_cdr_comp_cmsel_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_start_2f0_step_muxd3</td>
        <td class="fldnorm" colspan="7">rx_cdr_2f0_fine_ratio_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_inv_polarity_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_full_range_kvcc_sel_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_notch_offset_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dft_freq_meas_enable_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcccalib_ldo_offset_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcc_measure_maxcnt_muxd3</td>
        <td class="fldnorm" colspan="8">rx_cdr_kvcc_settle_maxcnt_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_comp_enb_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_comp_enb_muxd3[30:30]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_comp_cmsel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_comp_cmsel_muxd3[29:28]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_start_2f0_step_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_start_2f0_step_muxd3[27:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_2f0_fine_ratio_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_2f0_fine_ratio_muxd3[26:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_inv_polarity_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_inv_polarity_muxd3[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_full_range_kvcc_sel_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_full_range_kvcc_sel_muxd3[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_notch_offset_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_notch_offset_muxd3[17:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dft_freq_meas_enable_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dft_freq_meas_enable_muxd3[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcccalib_ldo_offset_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcccalib_ldo_offset_muxd3[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_measure_maxcnt_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_measure_maxcnt_muxd3[10:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_settle_maxcnt_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_settle_maxcnt_muxd3[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xc5;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9991D0635A56C336" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005b0</span> Register(32 bit) rx_cdr_kvcc0_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_kvcc0</span><br/>
      <span class="ldescdet">rx_cdr_kvcc0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5b0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x420813c5</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_comp_enb_muxd4</td>
        <td class="fldnorm" colspan="2">rx_cdr_comp_cmsel_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_start_2f0_step_muxd4</td>
        <td class="fldnorm" colspan="7">rx_cdr_2f0_fine_ratio_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_inv_polarity_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_full_range_kvcc_sel_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_notch_offset_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dft_freq_meas_enable_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcccalib_ldo_offset_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcc_measure_maxcnt_muxd4</td>
        <td class="fldnorm" colspan="8">rx_cdr_kvcc_settle_maxcnt_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_comp_enb_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_comp_enb_muxd4[30:30]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_comp_cmsel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_comp_cmsel_muxd4[29:28]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_start_2f0_step_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_start_2f0_step_muxd4[27:27]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_2f0_fine_ratio_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_2f0_fine_ratio_muxd4[26:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_inv_polarity_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_inv_polarity_muxd4[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_full_range_kvcc_sel_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_full_range_kvcc_sel_muxd4[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_notch_offset_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_notch_offset_muxd4[17:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dft_freq_meas_enable_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dft_freq_meas_enable_muxd4[14:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcccalib_ldo_offset_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcccalib_ldo_offset_muxd4[13:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_measure_maxcnt_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_measure_maxcnt_muxd4[10:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_settle_maxcnt_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_settle_maxcnt_muxd4[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xc5;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CF58869F0DAFB4BA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005b4</span> Register(32 bit) rx_cdr_kvcc1_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_kvcc1</span><br/>
      <span class="ldescdet">rx_cdr_kvcc1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5b4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000ef200</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_adapt_by_fw_muxd0</td>
        <td class="fldnorm" colspan="9">rx_cdr_kvcc_max_code_limit_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_ldo_offset_en_val_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_ldo_offset_en_ovrd_muxd0</td>
        <td class="fldnorm" colspan="9">rx_cdr_kvcc_code_val_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_code_ovrd_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_by_fw_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_by_fw_muxd0[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_max_code_limit_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_max_code_limit_muxd0[20:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0ef;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_ldo_offset_en_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_ldo_offset_en_val_muxd0[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_ldo_offset_en_ovrd_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_ldo_offset_en_ovrd_muxd0[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_code_val_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_code_val_muxd0[9:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x100;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_code_ovrd_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_code_ovrd_muxd0[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F3310392BBFEBDE6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005b8</span> Register(32 bit) rx_cdr_kvcc1_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_kvcc1</span><br/>
      <span class="ldescdet">rx_cdr_kvcc1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5b8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000ef200</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_adapt_by_fw_muxd1</td>
        <td class="fldnorm" colspan="9">rx_cdr_kvcc_max_code_limit_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_ldo_offset_en_val_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_ldo_offset_en_ovrd_muxd1</td>
        <td class="fldnorm" colspan="9">rx_cdr_kvcc_code_val_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_code_ovrd_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_by_fw_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_by_fw_muxd1[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_max_code_limit_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_max_code_limit_muxd1[20:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0ef;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_ldo_offset_en_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_ldo_offset_en_val_muxd1[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_ldo_offset_en_ovrd_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_ldo_offset_en_ovrd_muxd1[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_code_val_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_code_val_muxd1[9:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x100;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_code_ovrd_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_code_ovrd_muxd1[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DDD685897A40A07E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005bc</span> Register(32 bit) rx_cdr_kvcc1_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_kvcc1</span><br/>
      <span class="ldescdet">rx_cdr_kvcc1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5bc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000ef200</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_adapt_by_fw_muxd2</td>
        <td class="fldnorm" colspan="9">rx_cdr_kvcc_max_code_limit_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_ldo_offset_en_val_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_ldo_offset_en_ovrd_muxd2</td>
        <td class="fldnorm" colspan="9">rx_cdr_kvcc_code_val_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_code_ovrd_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_by_fw_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_by_fw_muxd2[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_max_code_limit_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_max_code_limit_muxd2[20:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0ef;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_ldo_offset_en_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_ldo_offset_en_val_muxd2[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_ldo_offset_en_ovrd_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_ldo_offset_en_ovrd_muxd2[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_code_val_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_code_val_muxd2[9:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x100;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_code_ovrd_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_code_ovrd_muxd2[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_382FF4269B6A6536" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005c0</span> Register(32 bit) rx_cdr_kvcc1_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_kvcc1</span><br/>
      <span class="ldescdet">rx_cdr_kvcc1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5c0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000ef200</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_adapt_by_fw_muxd3</td>
        <td class="fldnorm" colspan="9">rx_cdr_kvcc_max_code_limit_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_ldo_offset_en_val_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_ldo_offset_en_ovrd_muxd3</td>
        <td class="fldnorm" colspan="9">rx_cdr_kvcc_code_val_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_code_ovrd_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_by_fw_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_by_fw_muxd3[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_max_code_limit_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_max_code_limit_muxd3[20:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0ef;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_ldo_offset_en_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_ldo_offset_en_val_muxd3[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_ldo_offset_en_ovrd_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_ldo_offset_en_ovrd_muxd3[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_code_val_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_code_val_muxd3[9:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x100;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_code_ovrd_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_code_ovrd_muxd3[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4EB995077E8F21F3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005c4</span> Register(32 bit) rx_cdr_kvcc1_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_kvcc1</span><br/>
      <span class="ldescdet">rx_cdr_kvcc1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5c4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000ef200</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_adapt_by_fw_muxd4</td>
        <td class="fldnorm" colspan="9">rx_cdr_kvcc_max_code_limit_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_ldo_offset_en_val_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_ldo_offset_en_ovrd_muxd4</td>
        <td class="fldnorm" colspan="9">rx_cdr_kvcc_code_val_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_code_ovrd_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_by_fw_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_by_fw_muxd4[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_max_code_limit_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_max_code_limit_muxd4[20:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0ef;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_ldo_offset_en_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_ldo_offset_en_val_muxd4[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_ldo_offset_en_ovrd_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_ldo_offset_en_ovrd_muxd4[10:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_code_val_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_code_val_muxd4[9:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x100;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_code_ovrd_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_code_ovrd_muxd4[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ABD4B7CC0BC9E577" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005c8</span> Register(32 bit) rx_cdr_kvcc2_muxd0</span><br/>
      <span class="sdescdet">rx_cdr_kvcc2</span><br/>
      <span class="ldescdet">rx_cdr_kvcc2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5c8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000a9</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_adapt_chicken_bit_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_kvcc_adapt_dir_ovr_muxd0</td>
        <td class="fldnorm" colspan="9">rx_cdr_dfx_kvcc_adapt_val_ovr_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_kvcc_adapt_enable_ovr_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_kvcc_adapt_toggle_en_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcc_adapt_step_muxd0</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcc_adapt_ctr_delay_muxd0</td>
        <td class="fldnorm" colspan="2">rx_cdr_kvcc_adapt_thr_muxd0</td>
        <td class="fldnorm" colspan="2">rx_cdr_kvcc_adapt_mode_muxd0</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_adapt_en_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_chicken_bit_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_chicken_bit_muxd0[23:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_dir_ovr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_dir_ovr_muxd0[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_val_ovr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_val_ovr_muxd0[21:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_enable_ovr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_enable_ovr_muxd0[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_toggle_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_toggle_en_muxd0[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_step_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_step_muxd0[10:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_ctr_delay_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_ctr_delay_muxd0[7:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_thr_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_thr_muxd0[4:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_mode_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_mode_muxd0[2:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_en_muxd0</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_en_muxd0[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_23DAD95CAEAC0622" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005cc</span> Register(32 bit) rx_cdr_kvcc2_muxd1</span><br/>
      <span class="sdescdet">rx_cdr_kvcc2</span><br/>
      <span class="ldescdet">rx_cdr_kvcc2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5cc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000a9</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_adapt_chicken_bit_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_kvcc_adapt_dir_ovr_muxd1</td>
        <td class="fldnorm" colspan="9">rx_cdr_dfx_kvcc_adapt_val_ovr_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_kvcc_adapt_enable_ovr_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_kvcc_adapt_toggle_en_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcc_adapt_step_muxd1</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcc_adapt_ctr_delay_muxd1</td>
        <td class="fldnorm" colspan="2">rx_cdr_kvcc_adapt_thr_muxd1</td>
        <td class="fldnorm" colspan="2">rx_cdr_kvcc_adapt_mode_muxd1</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_adapt_en_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_chicken_bit_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_chicken_bit_muxd1[23:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_dir_ovr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_dir_ovr_muxd1[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_val_ovr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_val_ovr_muxd1[21:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_enable_ovr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_enable_ovr_muxd1[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_toggle_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_toggle_en_muxd1[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_step_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_step_muxd1[10:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_ctr_delay_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_ctr_delay_muxd1[7:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_thr_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_thr_muxd1[4:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_mode_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_mode_muxd1[2:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_en_muxd1</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_en_muxd1[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E225E094ED980B9E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005d0</span> Register(32 bit) rx_cdr_kvcc2_muxd2</span><br/>
      <span class="sdescdet">rx_cdr_kvcc2</span><br/>
      <span class="ldescdet">rx_cdr_kvcc2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5d0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000a9</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_adapt_chicken_bit_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_kvcc_adapt_dir_ovr_muxd2</td>
        <td class="fldnorm" colspan="9">rx_cdr_dfx_kvcc_adapt_val_ovr_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_kvcc_adapt_enable_ovr_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_kvcc_adapt_toggle_en_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcc_adapt_step_muxd2</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcc_adapt_ctr_delay_muxd2</td>
        <td class="fldnorm" colspan="2">rx_cdr_kvcc_adapt_thr_muxd2</td>
        <td class="fldnorm" colspan="2">rx_cdr_kvcc_adapt_mode_muxd2</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_adapt_en_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_chicken_bit_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_chicken_bit_muxd2[23:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_dir_ovr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_dir_ovr_muxd2[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_val_ovr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_val_ovr_muxd2[21:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_enable_ovr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_enable_ovr_muxd2[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_toggle_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_toggle_en_muxd2[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_step_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_step_muxd2[10:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_ctr_delay_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_ctr_delay_muxd2[7:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_thr_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_thr_muxd2[4:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_mode_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_mode_muxd2[2:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_en_muxd2</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_en_muxd2[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BC895FDBBF2E851D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005d4</span> Register(32 bit) rx_cdr_kvcc2_muxd3</span><br/>
      <span class="sdescdet">rx_cdr_kvcc2</span><br/>
      <span class="ldescdet">rx_cdr_kvcc2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5d4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000a9</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_adapt_chicken_bit_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_kvcc_adapt_dir_ovr_muxd3</td>
        <td class="fldnorm" colspan="9">rx_cdr_dfx_kvcc_adapt_val_ovr_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_kvcc_adapt_enable_ovr_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_kvcc_adapt_toggle_en_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcc_adapt_step_muxd3</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcc_adapt_ctr_delay_muxd3</td>
        <td class="fldnorm" colspan="2">rx_cdr_kvcc_adapt_thr_muxd3</td>
        <td class="fldnorm" colspan="2">rx_cdr_kvcc_adapt_mode_muxd3</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_adapt_en_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_chicken_bit_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_chicken_bit_muxd3[23:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_dir_ovr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_dir_ovr_muxd3[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_val_ovr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_val_ovr_muxd3[21:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_enable_ovr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_enable_ovr_muxd3[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_toggle_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_toggle_en_muxd3[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_step_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_step_muxd3[10:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_ctr_delay_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_ctr_delay_muxd3[7:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_thr_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_thr_muxd3[4:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_mode_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_mode_muxd3[2:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_en_muxd3</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_en_muxd3[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6F9D9EB823A14CF1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005d8</span> Register(32 bit) rx_cdr_kvcc2_muxd4</span><br/>
      <span class="sdescdet">rx_cdr_kvcc2</span><br/>
      <span class="ldescdet">rx_cdr_kvcc2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5d8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000a9</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_adapt_chicken_bit_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_kvcc_adapt_dir_ovr_muxd4</td>
        <td class="fldnorm" colspan="9">rx_cdr_dfx_kvcc_adapt_val_ovr_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_kvcc_adapt_enable_ovr_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_dfx_kvcc_adapt_toggle_en_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcc_adapt_step_muxd4</td>
        <td class="fldnorm" colspan="3">rx_cdr_kvcc_adapt_ctr_delay_muxd4</td>
        <td class="fldnorm" colspan="2">rx_cdr_kvcc_adapt_thr_muxd4</td>
        <td class="fldnorm" colspan="2">rx_cdr_kvcc_adapt_mode_muxd4</td>
        <td class="fldnorm" colspan="1">rx_cdr_kvcc_adapt_en_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_chicken_bit_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_chicken_bit_muxd4[23:23]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_dir_ovr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_dir_ovr_muxd4[22:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_val_ovr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_val_ovr_muxd4[21:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_enable_ovr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_enable_ovr_muxd4[12:12]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dfx_kvcc_adapt_toggle_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_dfx_kvcc_adapt_toggle_en_muxd4[11:11]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_step_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_step_muxd4[10:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_ctr_delay_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_ctr_delay_muxd4[7:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_thr_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_thr_muxd4[4:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_mode_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_mode_muxd4[2:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_adapt_en_muxd4</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_adapt_en_muxd4[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AA2A194787CF19CC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005dc</span> Register(32 bit) rx_cdr_uxppm_control0</span><br/>
      <span class="sdescdet">rx_cdr_uxppm_control0</span><br/>
      <span class="ldescdet">rx_cdr_uxppm_control0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5dc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x04007d08</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rx_cdr_ppmdriftcount</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock_lost_clr</td>
        <td class="fldnorm" colspan="5">rx_cdr_freq_ref_cnt</td>
        <td class="fldnorm" colspan="5">rx_cdr_freq_max_offset_l</td>
        <td class="fldnorm" colspan="5">rx_cdr_freq_max_offset_h</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppmdriftcount</span><br/>
          <span class="sdescdet">rx_cdr_ppmdriftcount[31:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0400;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_lost_clr</span><br/>
          <span class="sdescdet">rx_cdr_lock_lost_clr[15:15]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_freq_ref_cnt</span><br/>
          <span class="sdescdet">rx_cdr_freq_ref_cnt[14:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_freq_max_offset_l</span><br/>
          <span class="sdescdet">rx_cdr_freq_max_offset_l[9:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x08;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_freq_max_offset_h</span><br/>
          <span class="sdescdet">rx_cdr_freq_max_offset_h[4:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x08;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ADE752FC16E07D81" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005e0</span> Register(32 bit) rx_cdr_uxppm_control1</span><br/>
      <span class="sdescdet">rx_cdr_uxppm_control1</span><br/>
      <span class="ldescdet">rx_cdr_uxppm_control1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5e0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000011</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_watchdogtmr_sel</td>
        <td class="fldnorm" colspan="1">rx_cdr_status_hold</td>
        <td class="fldnorm" colspan="1">rx_cdr_scan_mode_clkmux</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppmreinit</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppmfrz</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppmen</td>
        <td class="fldnorm" colspan="16">rx_cdr_ppmdriftmax</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_watchdogtmr_sel</span><br/>
          <span class="sdescdet">rx_cdr_watchdogtmr_sel[21:21]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_status_hold</span><br/>
          <span class="sdescdet">rx_cdr_status_hold[20:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_scan_mode_clkmux</span><br/>
          <span class="sdescdet">rx_cdr_scan_mode_clkmux[19:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppmreinit</span><br/>
          <span class="sdescdet">rx_cdr_ppmreinit[18:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppmfrz</span><br/>
          <span class="sdescdet">rx_cdr_ppmfrz[17:17]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppmen</span><br/>
          <span class="sdescdet">rx_cdr_ppmen[16:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppmdriftmax</span><br/>
          <span class="sdescdet">rx_cdr_ppmdriftmax[15:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0011;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FD27524336F346E6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005e4</span> Register(32 bit) rx_cdr_uxppm_watchdog</span><br/>
      <span class="sdescdet">rx_cdr_uxppm_watchdog</span><br/>
      <span class="ldescdet">rx_cdr_uxppm_watchdog
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5e4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x01380138</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rx_cdr_watchdogtmr</td>
        <td class="fldnorm" colspan="16">rx_cdr_watchdogtmr_fast</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_watchdogtmr</span><br/>
          <span class="sdescdet">rx_cdr_watchdogtmr[31:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0138;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_watchdogtmr_fast</span><br/>
          <span class="sdescdet">rx_cdr_watchdogtmr_fast[15:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0138;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F8E4E1837C1D505C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005e8</span> Register(32 bit) rx_cdr_brkppm_control0</span><br/>
      <span class="sdescdet">rx_cdr_brkppm_control0</span><br/>
      <span class="ldescdet">rx_cdr_brkppm_control0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5e8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppm_raw_conter_restart_sc</td>
        <td class="fldnorm" colspan="1">rx_cdr_stop_ppm_meters</td>
        <td class="fldnorm" colspan="1">rx_cdr_clear_ppm_counters_sc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_raw_conter_restart_sc</span><br/>
          <span class="sdescdet">rx_cdr_ppm_raw_conter_restart_sc[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_stop_ppm_meters</span><br/>
          <span class="sdescdet">rx_cdr_stop_ppm_meters[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_clear_ppm_counters_sc</span><br/>
          <span class="sdescdet">rx_cdr_clear_ppm_counters_sc[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6CB4DB9A71C74EEE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005ec</span> Register(32 bit) rx_cdr_brkppm_control1</span><br/>
      <span class="sdescdet">rx_cdr_brkppm_control1</span><br/>
      <span class="ldescdet">rx_cdr_brkppm_control1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5ec</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_ppm_counter_th</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppm_counter_th</span><br/>
          <span class="sdescdet">rx_cdr_ppm_counter_th[31:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5EF144599CE7B6B7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005f0</span> Register(32 bit) rx_cdr_fine_prop_control0</span><br/>
      <span class="sdescdet">rx_cdr_fine_prop_control0</span><br/>
      <span class="ldescdet">rx_cdr_fine_prop_control0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5f0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000001e1</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0010</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="2">rx_cdr_fine_prop_voter_gain</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_prop_ovrd_en</td>
        <td class="fldnorm" colspan="8">rx_cdr_fine_prop_ovrd_val</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_prop_thrs_load</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_prop_high_gain_val</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_prop_high_gain_ovr</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_prop_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_voter_gain</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_voter_gain[15:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_ovrd_en</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_ovrd_en[13:13]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_ovrd_val</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_ovrd_val[12:5]</span><br/>
          <span class="ldescdet">Thermometer</span></p>
          <p><b>Reset: </b>hex:0x0f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_thrs_load</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_thrs_load[3:3]</span><br/>
          <span class="ldescdet">Toggle 0-&gt; loads new thresholds</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_high_gain_val</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_high_gain_val[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_high_gain_ovr</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_high_gain_ovr[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_en</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_en[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_351AB71D21C15845" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005f4</span> Register(32 bit) rx_cdr_fine_prop_control1</span><br/>
      <span class="sdescdet">rx_cdr_fine_prop_control1</span><br/>
      <span class="ldescdet">rx_cdr_fine_prop_control1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5f4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x02203f3f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_thrs_pos_3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_thrs_pos_2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_thrs_pos_1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_thrs_pos_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_thrs_pos_3</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_thrs_pos_3[30:24]</span><br/>
          <span class="ldescdet">Default 2</span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_thrs_pos_2</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_thrs_pos_2[22:16]</span><br/>
          <span class="ldescdet">Default 32</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_thrs_pos_1</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_thrs_pos_1[14:8]</span><br/>
          <span class="ldescdet">Default 63</span></p>
          <p><b>Reset: </b>hex:0x3f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_thrs_pos_0</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_thrs_pos_0[6:0]</span><br/>
          <span class="ldescdet">Default 63</span></p>
          <p><b>Reset: </b>hex:0x3f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E54086A3CAC4E282" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005f8</span> Register(32 bit) rx_cdr_fine_prop_control2</span><br/>
      <span class="sdescdet">rx_cdr_fine_prop_control2</span><br/>
      <span class="ldescdet">rx_cdr_fine_prop_control2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5f8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x7e604141</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_thrs_neg_3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_thrs_neg_2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_thrs_neg_1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_thrs_neg_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_thrs_neg_3</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_thrs_neg_3[30:24]</span><br/>
          <span class="ldescdet">Default -2</span></p>
          <p><b>Reset: </b>hex:0x7e;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_thrs_neg_2</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_thrs_neg_2[22:16]</span><br/>
          <span class="ldescdet">Default -32</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_thrs_neg_1</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_thrs_neg_1[14:8]</span><br/>
          <span class="ldescdet">Default -63</span></p>
          <p><b>Reset: </b>hex:0x41;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_thrs_neg_0</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_thrs_neg_0[6:0]</span><br/>
          <span class="ldescdet">Default -63</span></p>
          <p><b>Reset: </b>hex:0x41;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8F8F942FE4382AF0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005fc</span> Register(32 bit) rx_cdr_fine_prop_hi_gain_control0</span><br/>
      <span class="sdescdet">rx_cdr_fine_prop_control1</span><br/>
      <span class="ldescdet">rx_cdr_fine_prop_control1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f5fc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x01010101</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_hi_gain_thrs_pos_3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_hi_gain_thrs_pos_2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_hi_gain_thrs_pos_1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_hi_gain_thrs_pos_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_hi_gain_thrs_pos_3</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_hi_gain_thrs_pos_3[30:24]</span><br/>
          <span class="ldescdet">Default 1</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_hi_gain_thrs_pos_2</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_hi_gain_thrs_pos_2[22:16]</span><br/>
          <span class="ldescdet">Default 1</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_hi_gain_thrs_pos_1</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_hi_gain_thrs_pos_1[14:8]</span><br/>
          <span class="ldescdet">Default 1</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_hi_gain_thrs_pos_0</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_hi_gain_thrs_pos_0[6:0]</span><br/>
          <span class="ldescdet">Default 1</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D6FB57C0CB7FF234" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000600</span> Register(32 bit) rx_cdr_fine_prop_hi_gain_control1</span><br/>
      <span class="sdescdet">rx_cdr_fine_prop_control2</span><br/>
      <span class="ldescdet">rx_cdr_fine_prop_control2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f600</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x7f7f7f7f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_hi_gain_thrs_neg_3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_hi_gain_thrs_neg_2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_hi_gain_thrs_neg_1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_hi_gain_thrs_neg_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_hi_gain_thrs_neg_3</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_hi_gain_thrs_neg_3[30:24]</span><br/>
          <span class="ldescdet">Default -1</span></p>
          <p><b>Reset: </b>hex:0x7f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_hi_gain_thrs_neg_2</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_hi_gain_thrs_neg_2[22:16]</span><br/>
          <span class="ldescdet">Default -1</span></p>
          <p><b>Reset: </b>hex:0x7f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_hi_gain_thrs_neg_1</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_hi_gain_thrs_neg_1[14:8]</span><br/>
          <span class="ldescdet">Default -1</span></p>
          <p><b>Reset: </b>hex:0x7f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_hi_gain_thrs_neg_0</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_hi_gain_thrs_neg_0[6:0]</span><br/>
          <span class="ldescdet">Default -1</span></p>
          <p><b>Reset: </b>hex:0x7f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_586F85E897C78E56" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000604</span> Register(32 bit) rx_cdr_fine_prop_lo_gain_control0</span><br/>
      <span class="sdescdet">rx_cdr_fine_prop_control1</span><br/>
      <span class="ldescdet">rx_cdr_fine_prop_control1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f604</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x3f3f2002</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_lo_gain_thrs_pos_3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_lo_gain_thrs_pos_2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_lo_gain_thrs_pos_1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_lo_gain_thrs_pos_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_lo_gain_thrs_pos_3</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_lo_gain_thrs_pos_3[30:24]</span><br/>
          <span class="ldescdet">Default 63</span></p>
          <p><b>Reset: </b>hex:0x3f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_lo_gain_thrs_pos_2</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_lo_gain_thrs_pos_2[22:16]</span><br/>
          <span class="ldescdet">Default 63</span></p>
          <p><b>Reset: </b>hex:0x3f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_lo_gain_thrs_pos_1</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_lo_gain_thrs_pos_1[14:8]</span><br/>
          <span class="ldescdet">Default 32</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_lo_gain_thrs_pos_0</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_lo_gain_thrs_pos_0[6:0]</span><br/>
          <span class="ldescdet">Default 2</span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CF06F5739C6DDEA2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000608</span> Register(32 bit) rx_cdr_fine_prop_lo_gain_control1</span><br/>
      <span class="sdescdet">rx_cdr_fine_prop_control2</span><br/>
      <span class="ldescdet">rx_cdr_fine_prop_control2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f608</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x4141607e</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_lo_gain_thrs_neg_3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_lo_gain_thrs_neg_2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_lo_gain_thrs_neg_1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_fine_prop_lo_gain_thrs_neg_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_lo_gain_thrs_neg_3</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_lo_gain_thrs_neg_3[30:24]</span><br/>
          <span class="ldescdet">Default -63</span></p>
          <p><b>Reset: </b>hex:0x41;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_lo_gain_thrs_neg_2</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_lo_gain_thrs_neg_2[22:16]</span><br/>
          <span class="ldescdet">Default -63</span></p>
          <p><b>Reset: </b>hex:0x41;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_lo_gain_thrs_neg_1</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_lo_gain_thrs_neg_1[14:8]</span><br/>
          <span class="ldescdet">Default -32</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_lo_gain_thrs_neg_0</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_lo_gain_thrs_neg_0[6:0]</span><br/>
          <span class="ldescdet">Default -2</span></p>
          <p><b>Reset: </b>hex:0x7e;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E2E91ADEECA9513D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000060c</span> Register(32 bit) rx_cdr_qpd_accum_mask_hi</span><br/>
      <span class="sdescdet">rx_cdr_qpd_accum_mask_hi</span><br/>
      <span class="ldescdet">rx_cdr_qpd_accum_mask_hi
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f60c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_qpd_accum_mask_hi</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_qpd_accum_mask_hi</span><br/>
          <span class="sdescdet">rx_cdr_qpd_accum_mask_hi[31:0]</span><br/>
          <span class="ldescdet">Hi Mask for QPD Accumulator</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_086C4C2CB4C5AB49" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000610</span> Register(32 bit) rx_cdr_qpd_accum_mask_lo</span><br/>
      <span class="sdescdet">rx_cdr_qpd_accum_mask_lo</span><br/>
      <span class="ldescdet">rx_cdr_qpd_accum_mask_lo
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f610</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_qpd_accum_mask_lo</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_qpd_accum_mask_lo</span><br/>
          <span class="sdescdet">rx_cdr_qpd_accum_mask_lo[31:0]</span><br/>
          <span class="ldescdet">Lo Mask for QPD Accumulator</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_357B31326644FB01" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000614</span> Register(32 bit) rx_cdr_qpd_accum_ctrl</span><br/>
      <span class="sdescdet">rx_cdr_qpd_accum_ctrl</span><br/>
      <span class="ldescdet">rx_cdr_qpd_accum_ctrl
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f614</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_qpd_accum_start_a</td>
        <td class="fldnorm" colspan="16">rx_cdr_qpd_accum_stat_max</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_qpd_accum_start_a</span><br/>
          <span class="sdescdet">rx_cdr_qpd_accum_start_a[16:16]</span><br/>
          <span class="ldescdet">Start for QPD Accumulator</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_qpd_accum_stat_max</span><br/>
          <span class="sdescdet">rx_cdr_qpd_accum_stat_max[15:0]</span><br/>
          <span class="ldescdet">Max for QPD Accumulator</span></p>
          <p><b>Reset: </b>hex:0x0080;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_794A72D31394356E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000618</span> Register(32 bit) rx_cdr_bbpd_accum_mask</span><br/>
      <span class="sdescdet">rx_cdr_bbpd_accum_mask</span><br/>
      <span class="ldescdet">rx_cdr_bbpd_accum_mask
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f618</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_bbpd_accum_mask</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bbpd_accum_mask</span><br/>
          <span class="sdescdet">rx_cdr_bbpd_accum_mask[31:0]</span><br/>
          <span class="ldescdet">Mask for BBPD Accumulator</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_37800C81054A3AA2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000061c</span> Register(32 bit) rx_cdr_bbpd_accum_ctrl</span><br/>
      <span class="sdescdet">rx_cdr_bbpd_accum_ctrl</span><br/>
      <span class="ldescdet">rx_cdr_bbpd_accum_ctrl
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f61c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_bbpd_accum_start_a</td>
        <td class="fldnorm" colspan="16">rx_cdr_bbpd_accum_stat_max</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bbpd_accum_start_a</span><br/>
          <span class="sdescdet">rx_cdr_bbpd_accum_start_a[16:16]</span><br/>
          <span class="ldescdet">Start for BBPD Accumulator</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bbpd_accum_stat_max</span><br/>
          <span class="sdescdet">rx_cdr_bbpd_accum_stat_max[15:0]</span><br/>
          <span class="ldescdet">Max for BBPD Accumulator</span></p>
          <p><b>Reset: </b>hex:0x0080;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_55F2FF44434C3D33" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000620</span> Register(32 bit) rx_cdr_rw_spare0</span><br/>
      <span class="sdescdet">rx_cdr_rw_spare0</span><br/>
      <span class="ldescdet">rx_cdr_rw_spare0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f620</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00004000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">rx_cdr_spare_dig2ana</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_spare_dig2ana</span><br/>
          <span class="sdescdet">rx_cdr_spare_dig2ana[17:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x04000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5AA08C432EC7EE25" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000624</span> Register(32 bit) rx_cdr_fine_status</span><br/>
      <span class="sdescdet">rx_cdr_fine_status</span><br/>
      <span class="ldescdet">rx_cdr_fine_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f624</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="16">rx_cdr_filter_accum_sampled</td>
        <td class="fldnorm" colspan="8">rx_cdr_fine_prop_curr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="16">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_filter_accum_sampled</span><br/>
          <span class="sdescdet">rx_cdr_filter_accum_sampled[23:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_prop_curr</span><br/>
          <span class="sdescdet">rx_cdr_fine_prop_curr[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C198A38898C834C7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000628</span> Register(32 bit) rx_cdr_brkppm_status0</span><br/>
      <span class="sdescdet">rx_cdr_brkppm_status0</span><br/>
      <span class="ldescdet">rx_cdr_brkppm_status0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f628</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_all_tech_ppm_count_latch</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_all_tech_ppm_count_latch</span><br/>
          <span class="sdescdet">rx_cdr_all_tech_ppm_count_latch[31:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6A7C46EBCBBD15DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000062c</span> Register(32 bit) rx_cdr_brkppm_status1</span><br/>
      <span class="sdescdet">rx_cdr_brkppm_status1</span><br/>
      <span class="ldescdet">rx_cdr_brkppm_status1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f62c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_ref_ppm_count_latch</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ref_ppm_count_latch</span><br/>
          <span class="sdescdet">rx_cdr_ref_ppm_count_latch[31:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_888091F6452CD731" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000630</span> Register(32 bit) rx_cdr_brkppm_status2</span><br/>
      <span class="sdescdet">rx_cdr_brkppm_status2</span><br/>
      <span class="ldescdet">rx_cdr_brkppm_status2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f630</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_eth_pmd_ppm_raw_cnt</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_eth_pmd_ppm_raw_cnt</span><br/>
          <span class="sdescdet">rx_cdr_eth_pmd_ppm_raw_cnt[31:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2C9B94DF3632A1B3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000634</span> Register(32 bit) rx_cdr_uxppm_status</span><br/>
      <span class="sdescdet">rx_cdr_uxppm_status</span><br/>
      <span class="ldescdet">rx_cdr_uxppm_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f634</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock_recovery</td>
        <td class="fldnorm" colspan="1">rx_cdr_lock_lost_sticky</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppmlockstatus_sticky</td>
        <td class="fldnorm" colspan="1">rx_cdr_regppmlockstatus</td>
        <td class="fldnorm" colspan="1">rx_cdr_ppmreinit_ack</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_recovery</span><br/>
          <span class="sdescdet">rx_cdr_lock_recovery[4:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_lock_lost_sticky</span><br/>
          <span class="sdescdet">rx_cdr_lock_lost_sticky[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppmlockstatus_sticky</span><br/>
          <span class="sdescdet">rx_cdr_ppmlockstatus_sticky[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_regppmlockstatus</span><br/>
          <span class="sdescdet">rx_cdr_regppmlockstatus[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ppmreinit_ack</span><br/>
          <span class="sdescdet">rx_cdr_ppmreinit_ack[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93CB14A671A81203" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000638</span> Register(32 bit) rx_cdr_uxppm_test_0</span><br/>
      <span class="sdescdet">rx_cdr_uxppm_test</span><br/>
      <span class="ldescdet">rx_cdr_uxppm_test
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f638</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="17">rx_cdr_tstppmsmplcount</td>
        <td class="fldnorm" colspan="1">rx_cdr_tstppmfreqerr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="17">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tstppmsmplcount</span><br/>
          <span class="sdescdet">rx_cdr_tstppmsmplcount[17:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tstppmfreqerr</span><br/>
          <span class="sdescdet">rx_cdr_tstppmfreqerr[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_24B3612EAF7D8411" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000063c</span> Register(32 bit) rx_cdr_uxppm_test_1</span><br/>
      <span class="sdescdet">rx_cdr_uxppm_test</span><br/>
      <span class="ldescdet">rx_cdr_uxppm_test
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f63c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="17">rx_cdr_tstppmdriftcount</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="17">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_tstppmdriftcount</span><br/>
          <span class="sdescdet">rx_cdr_tstppmdriftcount[16:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4A5C537D51F2F848" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000640</span> Register(32 bit) rx_cdr_calib_status</span><br/>
      <span class="sdescdet">rx_cdr_calib_status</span><br/>
      <span class="ldescdet">rx_cdr_calib_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f640</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_sc_en</td>
        <td class="fldnorm" colspan="1">rx_cdr_sccaldone</td>
        <td class="fldnorm" colspan="1">rx_cdr_fine_fll_calib_done</td>
        <td class="fldnorm" colspan="1">rx_cdr_fbdiv_update_allowed_h</td>
        <td class="fldnorm" colspan="1">rx_cdr_dith_kvcc_adapt_en_sticky</td>
        <td class="fldnorm" colspan="1">rx_cdr_afc_calib_done</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sc_en</span><br/>
          <span class="sdescdet">rx_cdr_sc_en[5:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sccaldone</span><br/>
          <span class="sdescdet">rx_cdr_sccaldone[4:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_fll_calib_done</span><br/>
          <span class="sdescdet">rx_cdr_fine_fll_calib_done[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fbdiv_update_allowed_h</span><br/>
          <span class="sdescdet">rx_cdr_fbdiv_update_allowed_h[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_dith_kvcc_adapt_en_sticky</span><br/>
          <span class="sdescdet">rx_cdr_dith_kvcc_adapt_en_sticky[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_afc_calib_done</span><br/>
          <span class="sdescdet">rx_cdr_afc_calib_done[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3D044C894418C7F3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000644</span> Register(32 bit) rx_cdr_meas_status</span><br/>
      <span class="sdescdet">rx_cdr_meas_status</span><br/>
      <span class="ldescdet">rx_cdr_meas_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f644</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdrunlock_flag</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_phase_lock_sticky</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_phase_lock</td>
        <td class="fldnorm" colspan="1">rx_cdr_cdr_muxed_lock</td>
        <td class="fldnorm" colspan="1">rx_cdr_locktime_error</td>
        <td class="fldnorm" colspan="1">rx_cdr_freq_meas_ready_ro</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdrunlock_flag</span><br/>
          <span class="sdescdet">rx_cdr_cdrunlock_flag[5:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_phase_lock_sticky</span><br/>
          <span class="sdescdet">rx_cdr_cdr_phase_lock_sticky[4:4]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_phase_lock</span><br/>
          <span class="sdescdet">rx_cdr_cdr_phase_lock[3:3]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cdr_muxed_lock</span><br/>
          <span class="sdescdet">rx_cdr_cdr_muxed_lock[2:2]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_locktime_error</span><br/>
          <span class="sdescdet">rx_cdr_locktime_error[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_freq_meas_ready_ro</span><br/>
          <span class="sdescdet">rx_cdr_freq_meas_ready_ro[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F28CF8C0BB27BD45" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000648</span> Register(32 bit) rx_cdr_time2lock_status</span><br/>
      <span class="sdescdet">rx_cdr_time2lock_status</span><br/>
      <span class="ldescdet">rx_cdr_time2lock_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f648</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="14">rx_cdr_last</td>
        <td class="fldnorm" colspan="14">rx_cdr_first</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="14">RO/V</td>
        <td class="accno" colspan="14">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_last</span><br/>
          <span class="sdescdet">rx_cdr_last[27:14]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_first</span><br/>
          <span class="sdescdet">rx_cdr_first[13:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2ECC48E240605611" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000064c</span> Register(32 bit) rx_cdr_fracdiv_status</span><br/>
      <span class="sdescdet">rx_cdr_fracdiv_status</span><br/>
      <span class="ldescdet">rx_cdr_fracdiv_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f64c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_fracdiv_sync</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fracdiv_sync</span><br/>
          <span class="sdescdet">rx_cdr_fracdiv_sync[31:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8042CDA8B3CA85DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000650</span> Register(32 bit) rx_cdr_misc0_status</span><br/>
      <span class="sdescdet">rx_cdr_misc0_status</span><br/>
      <span class="ldescdet">rx_cdr_misc0_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f650</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="4">rx_cdr_sc_calib_code</td>
        <td class="fldnorm" colspan="2">rx_cdr_feedfwrdgain_shift</td>
        <td class="fldnorm" colspan="20">rx_cdr_freq_meas</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="20">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_sc_calib_code</span><br/>
          <span class="sdescdet">rx_cdr_sc_calib_code[25:22]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdgain_shift</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdgain_shift[21:20]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_freq_meas</span><br/>
          <span class="sdescdet">rx_cdr_freq_meas[19:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B2A528E7C8F5C14" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000654</span> Register(32 bit) rx_cdr_misc1_status</span><br/>
      <span class="sdescdet">rx_cdr_misc1_status</span><br/>
      <span class="ldescdet">rx_cdr_misc1_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f654</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="8">rx_cdr_fineout_lock</td>
        <td class="fldnorm" colspan="8">rx_cdr_fine_fll_bin_code</td>
        <td class="fldnorm" colspan="10">rx_cdr_feedfwrdgain_cal</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="10">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fineout_lock</span><br/>
          <span class="sdescdet">rx_cdr_fineout_lock[25:18]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fine_fll_bin_code</span><br/>
          <span class="sdescdet">rx_cdr_fine_fll_bin_code[17:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_feedfwrdgain_cal</span><br/>
          <span class="sdescdet">rx_cdr_feedfwrdgain_cal[9:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FF227A9D72393207" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000658</span> Register(32 bit) rx_cdr_cselfine_status</span><br/>
      <span class="sdescdet">rx_cdr_cselfine_status</span><br/>
      <span class="ldescdet">rx_cdr_cselfine_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f658</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="8">rx_cdr_min_cselfine</td>
        <td class="fldnorm" colspan="8">rx_cdr_max_cselfine</td>
        <td class="fldnorm" colspan="8">rx_cdr_cselfine</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_min_cselfine</span><br/>
          <span class="sdescdet">rx_cdr_min_cselfine[23:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_max_cselfine</span><br/>
          <span class="sdescdet">rx_cdr_max_cselfine[15:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cselfine</span><br/>
          <span class="sdescdet">rx_cdr_cselfine[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_88568D1CF1DBA3CA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000065c</span> Register(32 bit) rx_cdr_refgen_status</span><br/>
      <span class="sdescdet">rx_cdr_refgen_status</span><br/>
      <span class="ldescdet">rx_cdr_refgen_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f65c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="8">rx_cdr_refgen_sel_code</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_sel_code</span><br/>
          <span class="sdescdet">rx_cdr_refgen_sel_code[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B99ADB4D517B9C87" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000660</span> Register(32 bit) rx_cdr_misc3_status</span><br/>
      <span class="sdescdet">rx_cdr_misc3_status</span><br/>
      <span class="ldescdet">rx_cdr_misc3_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f660</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_filter_frac</td>
        <td class="fldnorm" colspan="10">rx_cdr_fbdivratio_sync</td>
        <td class="fldnorm" colspan="9">rx_cdr_afc_bin_code</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="9">RO/V</td>
        <td class="accno" colspan="10">RO/V</td>
        <td class="accno" colspan="9">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_filter_frac</span><br/>
          <span class="sdescdet">rx_cdr_filter_frac[27:19]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_fbdivratio_sync</span><br/>
          <span class="sdescdet">rx_cdr_fbdivratio_sync[18:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_afc_bin_code</span><br/>
          <span class="sdescdet">rx_cdr_afc_bin_code[8:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_33EE3C4A764C43FC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000664</span> Register(32 bit) rx_cdr_kvcc_status_0</span><br/>
      <span class="sdescdet">rx_cdr_kvcc_status</span><br/>
      <span class="ldescdet">rx_cdr_kvcc_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f664</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="9">rx_cdr_kvcc_full_bin_ro</td>
        <td class="fldnorm" colspan="9">rx_cdr_kvcc_calib_code</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="9">RO/V</td>
        <td class="accno" colspan="9">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_full_bin_ro</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_full_bin_ro[17:9]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_calib_code</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_calib_code[8:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD1D91B017316D01" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000668</span> Register(32 bit) rx_cdr_kvcc_status_1</span><br/>
      <span class="sdescdet">rx_cdr_kvcc_status</span><br/>
      <span class="ldescdet">rx_cdr_kvcc_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f668</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="8">rx_cdr_refgen_sel_code_at_calib_done</td>
        <td class="fldnorm" colspan="8">rx_cdr_kvcc_last_meas</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_refgen_sel_code_at_calib_done</span><br/>
          <span class="sdescdet">rx_cdr_refgen_sel_code_at_calib_done[15:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_kvcc_last_meas</span><br/>
          <span class="sdescdet">rx_cdr_kvcc_last_meas[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_58FB0D221E95292B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000066c</span> Register(32 bit) rx_cdr_feedfwrdgain_status</span><br/>
      <span class="sdescdet">rx_cdr_feedfwrdgain_status</span><br/>
      <span class="ldescdet">rx_cdr_feedfwrdgain_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f66c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="10">rx_cdr_min_feedfwrdgain</td>
        <td class="fldnorm" colspan="10">rx_cdr_max_feedfwrdgain</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="10">RO/V</td>
        <td class="accno" colspan="10">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_min_feedfwrdgain</span><br/>
          <span class="sdescdet">rx_cdr_min_feedfwrdgain[19:10]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_max_feedfwrdgain</span><br/>
          <span class="sdescdet">rx_cdr_max_feedfwrdgain[9:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ACE6B4D7FEE8ED94" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000670</span> Register(32 bit) rx_cdr_capture_ctrl</span><br/>
      <span class="sdescdet">rx_cdr_capture_ctrl</span><br/>
      <span class="ldescdet">rx_cdr_capture_ctrl
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f670</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_code_capture</td>
        <td class="fldnorm" colspan="1">rx_cdr_vote_capture</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_code_capture</span><br/>
          <span class="sdescdet">rx_cdr_code_capture[1:1]</span><br/>
          <span class="ldescdet">Registers in rx_cdr_code_status are changing quickly and on other clock domains. Trigger this bit (write to 1) to capture the current values, will auto clear itself when capture is complete.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_vote_capture</span><br/>
          <span class="sdescdet">rx_cdr_vote_capture[0:0]</span><br/>
          <span class="ldescdet">Registers in rx_cdr_vote_status are changing quickly and on other clock domains. Trigger this bit (write to 1) to capture the current values, will auto clear itself when capture is complete.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0C94CF22F3CE3F48" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000674</span> Register(32 bit) rx_cdr_vote_status</span><br/>
      <span class="sdescdet">rx_cdr_vote_status</span><br/>
      <span class="ldescdet">rx_cdr_vote_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f674</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/C/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff808080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff808080</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_boud_pd_vote</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_bb_pd_vote</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">rx_cdr_pfd_pd_vote</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="7">RO/C/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RO/C/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RO/C/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:16]</b><br/>RO/C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_boud_pd_vote</span><br/>
          <span class="sdescdet">rx_cdr_boud_pd_vote[22:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:08]</b><br/>RO/C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bb_pd_vote</span><br/>
          <span class="sdescdet">rx_cdr_bb_pd_vote[14:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:00]</b><br/>RO/C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pfd_pd_vote</span><br/>
          <span class="sdescdet">rx_cdr_pfd_pd_vote[6:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8C3EE81B6295473C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000678</span> Register(32 bit) rx_cdr_code_status</span><br/>
      <span class="sdescdet">rx_cdr_code_status</span><br/>
      <span class="ldescdet">rx_cdr_code_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f678</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/C/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffc0c000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffc0c000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="fldnorm" colspan="6">rx_cdr_pksns_vref_sel_capture</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">rx_cdr_ldodco_vref_sel_capture</td>
        <td class="fldnorm" colspan="8">rx_cdr_cselfine_capture</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="10">-</td>
        <td class="accno" colspan="6">RO/C/V</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RO/C/V</td>
        <td class="accno" colspan="8">RO/C/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[21:16]</b><br/>RO/C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_pksns_vref_sel_capture</span><br/>
          <span class="sdescdet">rx_cdr_pksns_vref_sel_capture[21:16]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RO/C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ldodco_vref_sel_capture</span><br/>
          <span class="sdescdet">rx_cdr_ldodco_vref_sel_capture[13:8]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_cselfine_capture</span><br/>
          <span class="sdescdet">rx_cdr_cselfine_capture[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B32F3DDC1D689D5F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000067c</span> Register(32 bit) rx_cdr_ro_spare_ana2dig</span><br/>
      <span class="sdescdet">rx_cdr_ro_spare_ana2dig</span><br/>
      <span class="ldescdet">rx_cdr_ro_spare_ana2dig
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f67c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="8">rx_cdr_ro_spare_ana2dig</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ro_spare_ana2dig</span><br/>
          <span class="sdescdet">rx_cdr_ro_spare_ana2dig[7:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F49E3A9E194F207F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000680</span> Register(32 bit) rx_cdr_l2r_locktime</span><br/>
      <span class="sdescdet">RxCDR Lock2Ref locktime</span><br/>
      <span class="ldescdet">RxCDR Lock2Ref locktime
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f680</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">rx_cdr_l2r_locktime</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2r_locktime</span><br/>
          <span class="sdescdet">rx_cdr_l2r_locktime[17:0]</span><br/>
          <span class="ldescdet">RxCDR Lock-to-reference lock time.  Measure how long the RxCDR takes to be in lock state from RxCDR enable</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AD4C29C206FEC080" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000684</span> Register(32 bit) rx_cdr_l2d_locktime</span><br/>
      <span class="sdescdet">RxCDR Lock2Dat locktime</span><br/>
      <span class="ldescdet">RxCDR Lock2Dat locktime
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f684</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">rx_cdr_l2d_locktime</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_l2d_locktime</span><br/>
          <span class="sdescdet">rx_cdr_l2d_locktime[17:0]</span><br/>
          <span class="ldescdet">RxCDR Lock-to-data lock time.  Measure how long the RxCDR takes to be in lock state from signal detected</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C1ED684A02C0CCCC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000688</span> Register(32 bit) rx_cdr_qpd_accum_status</span><br/>
      <span class="sdescdet">rx_cdr_qpd_accum_status</span><br/>
      <span class="ldescdet">rx_cdr_qpd_accum_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f688</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_qpd_accum_done</td>
        <td class="fldnorm" colspan="16">rx_cdr_qpd_accum_result</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="16">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_qpd_accum_done</span><br/>
          <span class="sdescdet">rx_cdr_qpd_accum_done[16:16]</span><br/>
          <span class="ldescdet">QPD Accumulator Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_qpd_accum_result</span><br/>
          <span class="sdescdet">rx_cdr_qpd_accum_result[15:0]</span><br/>
          <span class="ldescdet">QPD Accumulator Result</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E481D459690BF07" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000068c</span> Register(32 bit) rx_cdr_bbpd_accum_status</span><br/>
      <span class="sdescdet">rx_cdr_bbpd_accum_status</span><br/>
      <span class="ldescdet">rx_cdr_bbpd_accum_status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f68c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">rx_cdr_bbpd_accum_done</td>
        <td class="fldnorm" colspan="16">rx_cdr_bbpd_accum_result</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="16">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bbpd_accum_done</span><br/>
          <span class="sdescdet">rx_cdr_bbpd_accum_done[16:16]</span><br/>
          <span class="ldescdet">BBPD Accumulator Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_bbpd_accum_result</span><br/>
          <span class="sdescdet">rx_cdr_bbpd_accum_result[15:0]</span><br/>
          <span class="ldescdet">BBPD Accumulator Result</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_641104AA4DA14F0F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000690</span> Register(32 bit) rx_cdr_ro_spare</span><br/>
      <span class="sdescdet">rx_cdr_ro_spare</span><br/>
      <span class="ldescdet">rx_cdr_ro_spare
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f690</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_cdr_ro_spare</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_cdr_ro_spare</span><br/>
          <span class="sdescdet">rx_cdr_ro_spare[31:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0667C6710F7A7BD1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000694</span> Register(32 bit) rx_mode_sel_cfg0</span><br/>
      <span class="sdescdet">Rx Mode Sel Config</span><br/>
      <span class="ldescdet">Rx Mode Sel Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f694</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="2">rxcfglut_spare2_muxd0</td>
        <td class="fldnorm" colspan="3">rxcfglut_spare1_muxd0</td>
        <td class="fldnorm" colspan="3">rxcfglut_spare0_muxd0</td>
        <td class="fldnorm" colspan="1">rxmodulation_scheme_muxd0</td>
        <td class="fldnorm" colspan="4">rxdatapath_slicer_src_sel_muxd0</td>
        <td class="fldnorm" colspan="4">rxdphd_data_src_sel_muxd0</td>
        <td class="fldnorm" colspan="3">rxphd_sel_muxd0</td>
        <td class="fldnorm" colspan="2">rxnum_of_prebuf_muxd0</td>
        <td class="fldnorm" colspan="4">rxgdiv_ratio_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare2_muxd0</span><br/>
          <span class="sdescdet">rxcfglut_spare2_muxd0[25:24]</span><br/>
          <span class="ldescdet">Spare2 - reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare1_muxd0</span><br/>
          <span class="sdescdet">rxcfglut_spare1_muxd0[23:21]</span><br/>
          <span class="ldescdet">Spare1 - reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare0_muxd0</span><br/>
          <span class="sdescdet">rxcfglut_spare0_muxd0[20:18]</span><br/>
          <span class="ldescdet">Spare0 - reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmodulation_scheme_muxd0</span><br/>
          <span class="sdescdet">rxmodulation_scheme_muxd0[17:17]</span><br/>
          <span class="ldescdet">Rx Modulation Scheme: 0-NRZ; 1-PAM4</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatapath_slicer_src_sel_muxd0</span><br/>
          <span class="sdescdet">rxdatapath_slicer_src_sel_muxd0[16:13]</span><br/>
          <span class="ldescdet">Datapath slicer source select: 0-dFFE output; 1-aFFE output; 2-aFFE output without fixed slicer thres aka NRZ_LP; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdphd_data_src_sel_muxd0</span><br/>
          <span class="sdescdet">rxdphd_data_src_sel_muxd0[12:9]</span><br/>
          <span class="ldescdet">Phase detect data source select: 0-dFFE output; 1-aFFE output; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphd_sel_muxd0</span><br/>
          <span class="sdescdet">rxphd_sel_muxd0[8:6]</span><br/>
          <span class="ldescdet">Phase detect scheme select: 0-Ana_alex; 1-Ana Qureshi; 2-Dig_alex; 3-Dig_qureshi; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxnum_of_prebuf_muxd0</span><br/>
          <span class="sdescdet">rxnum_of_prebuf_muxd0[5:4]</span><br/>
          <span class="ldescdet">Data Width # of aFEE Coefficient.  0-1; 1-2; 2-4; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxgdiv_ratio_muxd0</span><br/>
          <span class="sdescdet">rxgdiv_ratio_muxd0[3:0]</span><br/>
          <span class="ldescdet">div rate 0-1; 1-2; 2-4; 3-8; 8-1.5; 9-3; A-6; B-1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_716DE800D2BF2020" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000698</span> Register(32 bit) rx_mode_sel_cfg1</span><br/>
      <span class="sdescdet">Rx Mode Sel Config</span><br/>
      <span class="ldescdet">Rx Mode Sel Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f698</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="2">rxcfglut_spare2_muxd1</td>
        <td class="fldnorm" colspan="3">rxcfglut_spare1_muxd1</td>
        <td class="fldnorm" colspan="3">rxcfglut_spare0_muxd1</td>
        <td class="fldnorm" colspan="1">rxmodulation_scheme_muxd1</td>
        <td class="fldnorm" colspan="4">rxdatapath_slicer_src_sel_muxd1</td>
        <td class="fldnorm" colspan="4">rxdphd_data_src_sel_muxd1</td>
        <td class="fldnorm" colspan="3">rxphd_sel_muxd1</td>
        <td class="fldnorm" colspan="2">rxnum_of_prebuf_muxd1</td>
        <td class="fldnorm" colspan="4">rxgdiv_ratio_muxd1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare2_muxd1</span><br/>
          <span class="sdescdet">rxcfglut_spare2_muxd1[25:24]</span><br/>
          <span class="ldescdet">Spare2 - reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare1_muxd1</span><br/>
          <span class="sdescdet">rxcfglut_spare1_muxd1[23:21]</span><br/>
          <span class="ldescdet">Spare1 - reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare0_muxd1</span><br/>
          <span class="sdescdet">rxcfglut_spare0_muxd1[20:18]</span><br/>
          <span class="ldescdet">Spare0 - reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmodulation_scheme_muxd1</span><br/>
          <span class="sdescdet">rxmodulation_scheme_muxd1[17:17]</span><br/>
          <span class="ldescdet">Rx Modulation Scheme: 0-NRZ; 1-PAM4</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatapath_slicer_src_sel_muxd1</span><br/>
          <span class="sdescdet">rxdatapath_slicer_src_sel_muxd1[16:13]</span><br/>
          <span class="ldescdet">Datapath slicer source select: 0-dFFE output; 1-aFFE output; 2-aFFE output without fixed slicer thres aka NRZ_LP; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdphd_data_src_sel_muxd1</span><br/>
          <span class="sdescdet">rxdphd_data_src_sel_muxd1[12:9]</span><br/>
          <span class="ldescdet">Phase detect data source select: 0-dFFE output; 1-aFFE output; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphd_sel_muxd1</span><br/>
          <span class="sdescdet">rxphd_sel_muxd1[8:6]</span><br/>
          <span class="ldescdet">Phase detect scheme select: 0-Ana_alex; 1-Ana Qureshi; 2-Dig_alex; 3-Dig_qureshi; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxnum_of_prebuf_muxd1</span><br/>
          <span class="sdescdet">rxnum_of_prebuf_muxd1[5:4]</span><br/>
          <span class="ldescdet">Data Width # of aFEE Coefficient.  0-1; 1-2; 2-4; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxgdiv_ratio_muxd1</span><br/>
          <span class="sdescdet">rxgdiv_ratio_muxd1[3:0]</span><br/>
          <span class="ldescdet">div rate 0-1; 1-2; 2-4; 3-8; 8-1.5; 9-3; A-6; B-1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0D3ECED21B5B6B06" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000069c</span> Register(32 bit) rx_mode_sel_cfg2</span><br/>
      <span class="sdescdet">Rx Mode Sel Config</span><br/>
      <span class="ldescdet">Rx Mode Sel Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f69c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="2">rxcfglut_spare2_muxd2</td>
        <td class="fldnorm" colspan="3">rxcfglut_spare1_muxd2</td>
        <td class="fldnorm" colspan="3">rxcfglut_spare0_muxd2</td>
        <td class="fldnorm" colspan="1">rxmodulation_scheme_muxd2</td>
        <td class="fldnorm" colspan="4">rxdatapath_slicer_src_sel_muxd2</td>
        <td class="fldnorm" colspan="4">rxdphd_data_src_sel_muxd2</td>
        <td class="fldnorm" colspan="3">rxphd_sel_muxd2</td>
        <td class="fldnorm" colspan="2">rxnum_of_prebuf_muxd2</td>
        <td class="fldnorm" colspan="4">rxgdiv_ratio_muxd2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare2_muxd2</span><br/>
          <span class="sdescdet">rxcfglut_spare2_muxd2[25:24]</span><br/>
          <span class="ldescdet">Spare2 - reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare1_muxd2</span><br/>
          <span class="sdescdet">rxcfglut_spare1_muxd2[23:21]</span><br/>
          <span class="ldescdet">Spare1 - reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare0_muxd2</span><br/>
          <span class="sdescdet">rxcfglut_spare0_muxd2[20:18]</span><br/>
          <span class="ldescdet">Spare0 - reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmodulation_scheme_muxd2</span><br/>
          <span class="sdescdet">rxmodulation_scheme_muxd2[17:17]</span><br/>
          <span class="ldescdet">Rx Modulation Scheme: 0-NRZ; 1-PAM4</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatapath_slicer_src_sel_muxd2</span><br/>
          <span class="sdescdet">rxdatapath_slicer_src_sel_muxd2[16:13]</span><br/>
          <span class="ldescdet">Datapath slicer source select: 0-dFFE output; 1-aFFE output; 2-aFFE output without fixed slicer thres aka NRZ_LP; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdphd_data_src_sel_muxd2</span><br/>
          <span class="sdescdet">rxdphd_data_src_sel_muxd2[12:9]</span><br/>
          <span class="ldescdet">Phase detect data source select: 0-dFFE output; 1-aFFE output; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphd_sel_muxd2</span><br/>
          <span class="sdescdet">rxphd_sel_muxd2[8:6]</span><br/>
          <span class="ldescdet">Phase detect scheme select: 0-Ana_alex; 1-Ana Qureshi; 2-Dig_alex; 3-Dig_qureshi; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxnum_of_prebuf_muxd2</span><br/>
          <span class="sdescdet">rxnum_of_prebuf_muxd2[5:4]</span><br/>
          <span class="ldescdet">Data Width # of aFEE Coefficient.  0-1; 1-2; 2-4; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxgdiv_ratio_muxd2</span><br/>
          <span class="sdescdet">rxgdiv_ratio_muxd2[3:0]</span><br/>
          <span class="ldescdet">div rate 0-1; 1-2; 2-4; 3-8; 8-1.5; 9-3; A-6; B-1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D258B8BA43B7D933" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a0</span> Register(32 bit) rx_mode_sel_cfg3</span><br/>
      <span class="sdescdet">Rx Mode Sel Config</span><br/>
      <span class="ldescdet">Rx Mode Sel Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6a0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="2">rxcfglut_spare2_muxd3</td>
        <td class="fldnorm" colspan="3">rxcfglut_spare1_muxd3</td>
        <td class="fldnorm" colspan="3">rxcfglut_spare0_muxd3</td>
        <td class="fldnorm" colspan="1">rxmodulation_scheme_muxd3</td>
        <td class="fldnorm" colspan="4">rxdatapath_slicer_src_sel_muxd3</td>
        <td class="fldnorm" colspan="4">rxdphd_data_src_sel_muxd3</td>
        <td class="fldnorm" colspan="3">rxphd_sel_muxd3</td>
        <td class="fldnorm" colspan="2">rxnum_of_prebuf_muxd3</td>
        <td class="fldnorm" colspan="4">rxgdiv_ratio_muxd3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare2_muxd3</span><br/>
          <span class="sdescdet">rxcfglut_spare2_muxd3[25:24]</span><br/>
          <span class="ldescdet">Spare2 - reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare1_muxd3</span><br/>
          <span class="sdescdet">rxcfglut_spare1_muxd3[23:21]</span><br/>
          <span class="ldescdet">Spare1 - reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare0_muxd3</span><br/>
          <span class="sdescdet">rxcfglut_spare0_muxd3[20:18]</span><br/>
          <span class="ldescdet">Spare0 - reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmodulation_scheme_muxd3</span><br/>
          <span class="sdescdet">rxmodulation_scheme_muxd3[17:17]</span><br/>
          <span class="ldescdet">Rx Modulation Scheme: 0-NRZ; 1-PAM4</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatapath_slicer_src_sel_muxd3</span><br/>
          <span class="sdescdet">rxdatapath_slicer_src_sel_muxd3[16:13]</span><br/>
          <span class="ldescdet">Datapath slicer source select: 0-dFFE output; 1-aFFE output; 2-aFFE output without fixed slicer thres aka NRZ_LP; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdphd_data_src_sel_muxd3</span><br/>
          <span class="sdescdet">rxdphd_data_src_sel_muxd3[12:9]</span><br/>
          <span class="ldescdet">Phase detect data source select: 0-dFFE output; 1-aFFE output; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphd_sel_muxd3</span><br/>
          <span class="sdescdet">rxphd_sel_muxd3[8:6]</span><br/>
          <span class="ldescdet">Phase detect scheme select: 0-Ana_alex; 1-Ana Qureshi; 2-Dig_alex; 3-Dig_qureshi; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxnum_of_prebuf_muxd3</span><br/>
          <span class="sdescdet">rxnum_of_prebuf_muxd3[5:4]</span><br/>
          <span class="ldescdet">Data Width # of aFEE Coefficient.  0-1; 1-2; 2-4; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxgdiv_ratio_muxd3</span><br/>
          <span class="sdescdet">rxgdiv_ratio_muxd3[3:0]</span><br/>
          <span class="ldescdet">div rate 0-1; 1-2; 2-4; 3-8; 8-1.5; 9-3; A-6; B-1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6711DABF8301879A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a4</span> Register(32 bit) rx_mode_sel_cfg4</span><br/>
      <span class="sdescdet">Rx Mode Sel Config</span><br/>
      <span class="ldescdet">Rx Mode Sel Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6a4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="2">rxcfglut_spare2_muxd4</td>
        <td class="fldnorm" colspan="3">rxcfglut_spare1_muxd4</td>
        <td class="fldnorm" colspan="3">rxcfglut_spare0_muxd4</td>
        <td class="fldnorm" colspan="1">rxmodulation_scheme_muxd4</td>
        <td class="fldnorm" colspan="4">rxdatapath_slicer_src_sel_muxd4</td>
        <td class="fldnorm" colspan="4">rxdphd_data_src_sel_muxd4</td>
        <td class="fldnorm" colspan="3">rxphd_sel_muxd4</td>
        <td class="fldnorm" colspan="2">rxnum_of_prebuf_muxd4</td>
        <td class="fldnorm" colspan="4">rxgdiv_ratio_muxd4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare2_muxd4</span><br/>
          <span class="sdescdet">rxcfglut_spare2_muxd4[25:24]</span><br/>
          <span class="ldescdet">Spare2 - reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare1_muxd4</span><br/>
          <span class="sdescdet">rxcfglut_spare1_muxd4[23:21]</span><br/>
          <span class="ldescdet">Spare1 - reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare0_muxd4</span><br/>
          <span class="sdescdet">rxcfglut_spare0_muxd4[20:18]</span><br/>
          <span class="ldescdet">Spare0 - reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmodulation_scheme_muxd4</span><br/>
          <span class="sdescdet">rxmodulation_scheme_muxd4[17:17]</span><br/>
          <span class="ldescdet">Rx Modulation Scheme: 0-NRZ; 1-PAM4</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatapath_slicer_src_sel_muxd4</span><br/>
          <span class="sdescdet">rxdatapath_slicer_src_sel_muxd4[16:13]</span><br/>
          <span class="ldescdet">Datapath slicer source select: 0-dFFE output; 1-aFFE output; 2-aFFE output without fixed slicer thres aka NRZ_LP; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdphd_data_src_sel_muxd4</span><br/>
          <span class="sdescdet">rxdphd_data_src_sel_muxd4[12:9]</span><br/>
          <span class="ldescdet">Phase detect data source select: 0-dFFE output; 1-aFFE output; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphd_sel_muxd4</span><br/>
          <span class="sdescdet">rxphd_sel_muxd4[8:6]</span><br/>
          <span class="ldescdet">Phase detect scheme select: 0-Ana_alex; 1-Ana Qureshi; 2-Dig_alex; 3-Dig_qureshi; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxnum_of_prebuf_muxd4</span><br/>
          <span class="sdescdet">rxnum_of_prebuf_muxd4[5:4]</span><br/>
          <span class="ldescdet">Data Width # of aFEE Coefficient.  0-1; 1-2; 2-4; others-reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxgdiv_ratio_muxd4</span><br/>
          <span class="sdescdet">rxgdiv_ratio_muxd4[3:0]</span><br/>
          <span class="ldescdet">div rate 0-1; 1-2; 2-4; 3-8; 8-1.5; 9-3; A-6; B-1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8B96769A5E5DB6A2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a8</span> Register(32 bit) rx_mode_sel_status0</span><br/>
      <span class="sdescdet">Rx Mode Sel Config</span><br/>
      <span class="ldescdet">Rx Mode Sel Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6a8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="2">rxfsm_main_cur_rxcfglut_spare2</td>
        <td class="fldnorm" colspan="3">rxfsm_main_cur_rxcfglut_spare1</td>
        <td class="fldnorm" colspan="3">rxfsm_main_cur_rxcfglut_spare0</td>
        <td class="fldnorm" colspan="1">rxfsm_main_cur_rxmodulation_scheme</td>
        <td class="fldnorm" colspan="4">rxfsm_main_cur_datapath_slicer_src_sel</td>
        <td class="fldnorm" colspan="4">rxfsm_main_cur_dphd_data_src_sel</td>
        <td class="fldnorm" colspan="3">rxfsm_main_cur_phd_sel</td>
        <td class="fldnorm" colspan="2">rxfsm_main_cur_num_of_prebuf</td>
        <td class="fldnorm" colspan="4">rxfsm_main_cur_gdiv_ratio</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_cur_rxcfglut_spare2</span><br/>
          <span class="sdescdet">rxfsm_main_cur_rxcfglut_spare2[25:24]</span><br/>
          <span class="ldescdet">Main FSM current value for rxcfglut_spare2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_cur_rxcfglut_spare1</span><br/>
          <span class="sdescdet">rxfsm_main_cur_rxcfglut_spare1[23:21]</span><br/>
          <span class="ldescdet">Main FSM current value for rxcfglut_spare1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_cur_rxcfglut_spare0</span><br/>
          <span class="sdescdet">rxfsm_main_cur_rxcfglut_spare0[20:18]</span><br/>
          <span class="ldescdet">Main FSM current value for rxcfglut_spare0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_cur_rxmodulation_scheme</span><br/>
          <span class="sdescdet">rxfsm_main_cur_rxmodulation_scheme[17:17]</span><br/>
          <span class="ldescdet">Main FSM current value for rxmodulation scheme</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_cur_datapath_slicer_src_sel</span><br/>
          <span class="sdescdet">rxfsm_main_cur_datapath_slicer_src_sel[16:13]</span><br/>
          <span class="ldescdet">Main FSM current value for rxdatapath_slicer_src_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_cur_dphd_data_src_sel</span><br/>
          <span class="sdescdet">rxfsm_main_cur_dphd_data_src_sel[12:9]</span><br/>
          <span class="ldescdet">Main FSM current value for rxdphd_data_src_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_cur_phd_sel</span><br/>
          <span class="sdescdet">rxfsm_main_cur_phd_sel[8:6]</span><br/>
          <span class="ldescdet">Main FSM current value for rxphd_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_cur_num_of_prebuf</span><br/>
          <span class="sdescdet">rxfsm_main_cur_num_of_prebuf[5:4]</span><br/>
          <span class="ldescdet">Main FSM current value for rxnum_for_prebuf</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_cur_gdiv_ratio</span><br/>
          <span class="sdescdet">rxfsm_main_cur_gdiv_ratio[3:0]</span><br/>
          <span class="ldescdet">Main FSM current value for rxgdiv_ratio</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_072D6447AE9E7C78" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006ac</span> Register(32 bit) rx_mode_sel_status1</span><br/>
      <span class="sdescdet">Rx Mode Sel Config</span><br/>
      <span class="ldescdet">Rx Mode Sel Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6ac</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="2">rxfsm_main_targ_rxcfglut_spare2</td>
        <td class="fldnorm" colspan="3">rxfsm_main_targ_rxcfglut_spare1</td>
        <td class="fldnorm" colspan="3">rxfsm_main_targ_rxcfglut_spare0</td>
        <td class="fldnorm" colspan="1">rxfsm_main_targ_rxmodulation_scheme</td>
        <td class="fldnorm" colspan="4">rxfsm_main_targ_datapath_slicer_src_sel</td>
        <td class="fldnorm" colspan="4">rxfsm_main_targ_dphd_data_src_sel</td>
        <td class="fldnorm" colspan="3">rxfsm_main_targ_phd_sel</td>
        <td class="fldnorm" colspan="2">rxfsm_main_targ_num_of_prebuf</td>
        <td class="fldnorm" colspan="4">rxfsm_main_targ_gdiv_ratio</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_targ_rxcfglut_spare2</span><br/>
          <span class="sdescdet">rxfsm_main_targ_rxcfglut_spare2[25:24]</span><br/>
          <span class="ldescdet">Main FSM target value for rxcfglut_spare2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_targ_rxcfglut_spare1</span><br/>
          <span class="sdescdet">rxfsm_main_targ_rxcfglut_spare1[23:21]</span><br/>
          <span class="ldescdet">Main FSM target value for rxcfglut_spare1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_targ_rxcfglut_spare0</span><br/>
          <span class="sdescdet">rxfsm_main_targ_rxcfglut_spare0[20:18]</span><br/>
          <span class="ldescdet">Main FSM target value for rxcfglut_spare0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_targ_rxmodulation_scheme</span><br/>
          <span class="sdescdet">rxfsm_main_targ_rxmodulation_scheme[17:17]</span><br/>
          <span class="ldescdet">Main FSM target value for rxmodulation scheme</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_targ_datapath_slicer_src_sel</span><br/>
          <span class="sdescdet">rxfsm_main_targ_datapath_slicer_src_sel[16:13]</span><br/>
          <span class="ldescdet">Main FSM target value for rxdatapath_slicer_src_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_targ_dphd_data_src_sel</span><br/>
          <span class="sdescdet">rxfsm_main_targ_dphd_data_src_sel[12:9]</span><br/>
          <span class="ldescdet">Main FSM target value for rxdphd_data_src_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_targ_phd_sel</span><br/>
          <span class="sdescdet">rxfsm_main_targ_phd_sel[8:6]</span><br/>
          <span class="ldescdet">Main FSM target value for rxphd_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_targ_num_of_prebuf</span><br/>
          <span class="sdescdet">rxfsm_main_targ_num_of_prebuf[5:4]</span><br/>
          <span class="ldescdet">Main FSM target value for rxnum_for_prebuf</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxfsm_main_targ_gdiv_ratio</span><br/>
          <span class="sdescdet">rxfsm_main_targ_gdiv_ratio[3:0]</span><br/>
          <span class="ldescdet">Main FSM target value for rxgdiv_ratio</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B512146404B2B4BF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b0</span> Register(32 bit) rx_mode_sel_status2</span><br/>
      <span class="sdescdet">Rx Mode Sel Config</span><br/>
      <span class="ldescdet">Rx Mode Sel Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6b0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="2">rxcfglut_spare2</td>
        <td class="fldnorm" colspan="3">rxcfglut_spare1</td>
        <td class="fldnorm" colspan="3">rxcfglut_spare0</td>
        <td class="fldnorm" colspan="1">rxmodulation_scheme</td>
        <td class="fldnorm" colspan="4">rxdatapath_slicer_src_sel</td>
        <td class="fldnorm" colspan="4">rxdphd_data_src_sel</td>
        <td class="fldnorm" colspan="3">rxphd_sel</td>
        <td class="fldnorm" colspan="2">rxnum_of_prebuf</td>
        <td class="fldnorm" colspan="4">rxgdiv_ratio</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare2</span><br/>
          <span class="sdescdet">rxcfglut_spare2[25:24]</span><br/>
          <span class="ldescdet">Ratewidth FSM value for rxcfglut_spare2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare1</span><br/>
          <span class="sdescdet">rxcfglut_spare1[23:21]</span><br/>
          <span class="ldescdet">Ratewidth FSM value for rxcfglut_spare1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcfglut_spare0</span><br/>
          <span class="sdescdet">rxcfglut_spare0[20:18]</span><br/>
          <span class="ldescdet">Ratewidth FSM value for rxcfglut_spare0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxmodulation_scheme</span><br/>
          <span class="sdescdet">rxmodulation_scheme[17:17]</span><br/>
          <span class="ldescdet">Ratewidth FSM value for rxmodulation scheme</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdatapath_slicer_src_sel</span><br/>
          <span class="sdescdet">rxdatapath_slicer_src_sel[16:13]</span><br/>
          <span class="ldescdet">Ratewidth FSM value for rxdatapath_slicer_src_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxdphd_data_src_sel</span><br/>
          <span class="sdescdet">rxdphd_data_src_sel[12:9]</span><br/>
          <span class="ldescdet">Ratewidth FSM value for rxdphd_data_src_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxphd_sel</span><br/>
          <span class="sdescdet">rxphd_sel[8:6]</span><br/>
          <span class="ldescdet">Ratewidth FSM value for rxphd_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxnum_of_prebuf</span><br/>
          <span class="sdescdet">rxnum_of_prebuf[5:4]</span><br/>
          <span class="ldescdet">Ratewidth FSM value for rxnum_for_prebuf</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxgdiv_ratio</span><br/>
          <span class="sdescdet">rxgdiv_ratio[3:0]</span><br/>
          <span class="ldescdet">Ratewidth FSM value for rxgdiv_ratio</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5D60F86335DCA1CF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b4</span> Register(32 bit) rx_adcskewdet_calassist_ctrl</span><br/>
      <span class="sdescdet">Rx ADC Skew Det Calibration Assistance Control</span><br/>
      <span class="ldescdet">Rx ADC Skew Det Calibration Assistance Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6b4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfe800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfe800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="1">rxadcskewdetcalassist_cal_req</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="10">rxadcskewdetcalassist_cal_ref_cnt</td>
        <td class="fldnorm" colspan="10">rxadcskewdetcalassist_cal_smpl_cnt</td>
        <td class="fldnorm" colspan="3">rxadcskewdetcalassist_cal_settle_cnt</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxadcskewdetcalassist_cal_req</span><br/>
          <span class="sdescdet">rxadcskewdetcalassist_cal_req[24:24]</span><br/>
          <span class="ldescdet">Rx ADC Skew Det Calibration Assistance request</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxadcskewdetcalassist_cal_ref_cnt</span><br/>
          <span class="sdescdet">rxadcskewdetcalassist_cal_ref_cnt[22:13]</span><br/>
          <span class="ldescdet">Rx ADC Skew Det Calibration Assistance Reference time</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxadcskewdetcalassist_cal_smpl_cnt</span><br/>
          <span class="sdescdet">rxadcskewdetcalassist_cal_smpl_cnt[12:3]</span><br/>
          <span class="ldescdet">Rx ADC Skew Det Calibration Assistance Sample time</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxadcskewdetcalassist_cal_settle_cnt</span><br/>
          <span class="sdescdet">rxadcskewdetcalassist_cal_settle_cnt[2:0]</span><br/>
          <span class="ldescdet">Rx ADC Skew Det Calibration Assistance Setting time</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FA7BAC1D72D0AD5E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b8</span> Register(32 bit) rx_adcskewdet_calassist_status</span><br/>
      <span class="sdescdet">Rx ADC Skew Det Calibration Assistance Status</span><br/>
      <span class="ldescdet">Rx ADC Skew Det Calibration Assistance Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6b8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">rxadcskewdetcalassist_cal_dat</td>
        <td class="fldnorm" colspan="1">rxadcskewdetcalassist_cal_ack</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxadcskewdetcalassist_cal_dat</span><br/>
          <span class="sdescdet">rxadcskewdetcalassist_cal_dat[1:1]</span><br/>
          <span class="ldescdet">Rx ADC Skew Det Calibration Assistance data result</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxadcskewdetcalassist_cal_ack</span><br/>
          <span class="sdescdet">rxadcskewdetcalassist_cal_ack[0:0]</span><br/>
          <span class="ldescdet">Rx ADC Skew Det Calibration Assistance ack</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EBF32B7FF92A0C6D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006bc</span> Register(32 bit) lane_chargepump_calassist_ctrl</span><br/>
      <span class="sdescdet">Lane Charge Pump Calibration Assistance Control</span><br/>
      <span class="ldescdet">Lane Charge Pump Calibration Assistance Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6bc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfe800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfe800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="1">lanechargepumpcalassist_cal_req</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="10">lanechargepumpcalassist_cal_ref_cnt</td>
        <td class="fldnorm" colspan="10">lanechargepumpcalassist_cal_smpl_cnt</td>
        <td class="fldnorm" colspan="3">lanechargepumpcalassist_cal_settle_cnt</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lanechargepumpcalassist_cal_req</span><br/>
          <span class="sdescdet">lanechargepumpcalassist_cal_req[24:24]</span><br/>
          <span class="ldescdet">Lane Charge Pump Calibration Assistance request</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lanechargepumpcalassist_cal_ref_cnt</span><br/>
          <span class="sdescdet">lanechargepumpcalassist_cal_ref_cnt[22:13]</span><br/>
          <span class="ldescdet">Lane Charge Pump Calibration Assistance Reference time</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lanechargepumpcalassist_cal_smpl_cnt</span><br/>
          <span class="sdescdet">lanechargepumpcalassist_cal_smpl_cnt[12:3]</span><br/>
          <span class="ldescdet">Lane Charge Pump Calibration Assistance Sample time</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lanechargepumpcalassist_cal_settle_cnt</span><br/>
          <span class="sdescdet">lanechargepumpcalassist_cal_settle_cnt[2:0]</span><br/>
          <span class="ldescdet">Lane Charge Pump Calibration Assistance Setting time</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B5375F698DFBD6B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c0</span> Register(32 bit) lane_chargepump_calassist_status</span><br/>
      <span class="sdescdet">Lane Charge Pump Calibration Assistance Status</span><br/>
      <span class="ldescdet">Lane Charge Pump Calibration Assistance Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6c0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">lanechargepumpcalassist_cal_dat</td>
        <td class="fldnorm" colspan="1">lanechargepumpcalassist_cal_ack</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lanechargepumpcalassist_cal_dat</span><br/>
          <span class="sdescdet">lanechargepumpcalassist_cal_dat[1:1]</span><br/>
          <span class="ldescdet">Lane Charge Pump Calibration Assistance data result</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lanechargepumpcalassist_cal_ack</span><br/>
          <span class="sdescdet">lanechargepumpcalassist_cal_ack[0:0]</span><br/>
          <span class="ldescdet">Lane Charge Pump Calibration Assistance ack</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DB2AFD9B38E8100E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c4</span> Register(32 bit) rx_cmpout_calassist_ctrl0</span><br/>
      <span class="sdescdet">Rx CmpOut Calibration Assistance Control</span><br/>
      <span class="ldescdet">Rx CmpOut Calibration Assistance Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6c4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_calcode_busy_ovr_en</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_calcode_busy_ovr</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_calmeas_req_ovr</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_calmeas_req_ovr_en</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_cal_req</td>
        <td class="fldnorm" colspan="4">rxcmpoutcalassist_calmeas_valid_count</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_calmeas_polarity</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_calcode_finishside</td>
        <td class="fldnorm" colspan="16">rxcmpoutcalassist_calstart_preamble_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calcode_busy_ovr_en</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calcode_busy_ovr_en[26:26]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance busy override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calcode_busy_ovr</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calcode_busy_ovr[25:25]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance busy override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calmeas_req_ovr</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calmeas_req_ovr[24:24]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance dither (measurement) request override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calmeas_req_ovr_en</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calmeas_req_ovr_en[23:23]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance dither (measurement) request override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_cal_req</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_cal_req[22:22]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance request</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calmeas_valid_count</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calmeas_valid_count[21:18]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance valid count</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calmeas_polarity</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calmeas_polarity[17:17]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance error signal polarity</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calcode_finishside</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calcode_finishside[16:16]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance finish side. 0: finish low end; 1: finish high end</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calstart_preamble_delay</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calstart_preamble_delay[15:0]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance premable delay</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD52E7225A611773" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c8</span> Register(32 bit) rx_cmpout_calassist_ctrl1</span><br/>
      <span class="sdescdet">Rx CmpOut Calibration Assistance Control</span><br/>
      <span class="ldescdet">Rx CmpOut Calibration Assistance Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6c8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="10">rxcmpoutcalassist_calcode_ovr</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_calcode_ovr_en</td>
        <td class="fldnorm" colspan="10">rxcmpoutcalassist_calcode_min</td>
        <td class="fldnorm" colspan="10">rxcmpoutcalassist_calcode_max</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calcode_ovr</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calcode_ovr[30:21]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance dither (measurement) final cal code override </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calcode_ovr_en</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calcode_ovr_en[20:20]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance dither (measurement) final cal code override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calcode_min</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calcode_min[19:10]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance dither (measurement) cal code min value</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calcode_max</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calcode_max[9:0]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance dither (measurement) cal code max value</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3005FE8AA3614B82" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006cc</span> Register(32 bit) rx_cmpout_calassist_ctrl2</span><br/>
      <span class="sdescdet">Rx CmpOut Calibration Assistance Control</span><br/>
      <span class="ldescdet">Rx CmpOut Calibration Assistance Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6cc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="4">rxcmpoutcalassist_calmeas_clr_count</td>
        <td class="fldnorm" colspan="3">rxcmpoutcalassist_calmeas_pow2count</td>
        <td class="fldnorm" colspan="9">rxcmpoutcalassist_calmeas_dlycount</td>
        <td class="fldnorm" colspan="11">rxcmpoutcalassist_calcode_offset</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="11">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calmeas_clr_count</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calmeas_clr_count[26:23]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance dither (measurement) clear time</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calmeas_pow2count</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calmeas_pow2count[22:20]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance dither (measurement) measure period in power of 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calmeas_dlycount</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calmeas_dlycount[19:11]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance dither (measurement) measure delay time</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calcode_offset</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calcode_offset[10:0]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance offset</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_05EC18913BCCBC84" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d0</span> Register(32 bit) rx_cmpout_calassist_ctrl3</span><br/>
      <span class="sdescdet">Rx CmpOut Calibration Assistance Control</span><br/>
      <span class="ldescdet">Rx CmpOut Calibration Assistance Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6d0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">rxcmpoutcalassist_acc_ofc_disparity_thr_sel</td>
        <td class="fldnorm" colspan="4">rxcmpoutcalassist_acc_ofc_disparity_leak</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_acc_ofc_disparity_disable</td>
        <td class="fldnorm" colspan="16">rxcmpoutcalassist_acc_meas_timer</td>
        <td class="fldnorm" colspan="4">rxcmpoutcalassist_acc_meas_thr_sel_pow2</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_acc_meas_en</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_acc_disparity_check_early_start</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_acc_data_disp_sticky_clr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_acc_ofc_disparity_thr_sel</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_acc_ofc_disparity_thr_sel[30:28]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance Accmuation with disparity ofc threshold select</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_acc_ofc_disparity_leak</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_acc_ofc_disparity_leak[27:24]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance Accmuation with disparity ofc leak</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_acc_ofc_disparity_disable</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_acc_ofc_disparity_disable[23:23]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance Accmuation with disparity ofc disable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_acc_meas_timer</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_acc_meas_timer[22:7]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance Accmuation with disparity timer</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_acc_meas_thr_sel_pow2</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_acc_meas_thr_sel_pow2[6:3]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance Accmuation with disparity threshold in a power of 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_acc_meas_en</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_acc_meas_en[2:2]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance Accmuation with disparity measure enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_acc_disparity_check_early_start</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_acc_disparity_check_early_start[1:1]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance Accmuation with disparity  check early start</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_acc_data_disp_sticky_clr</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_acc_data_disp_sticky_clr[0:0]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance Accmuation with disparity exceeded status clear</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9E1A11724DC680F6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d4</span> Register(32 bit) rx_cmpout_calassist_ctrl4</span><br/>
      <span class="sdescdet">Rx CmpOut Calibration Assistance Control</span><br/>
      <span class="ldescdet">Rx CmpOut Calibration Assistance Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6d4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxcmpoutcalassist_acc_disparity_sar_mask_31_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_acc_disparity_sar_mask_31_0</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_acc_disparity_sar_mask_31_0[31:0]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance Accmuation SAR 0 to 31 Mask. \nBit[n] = 0 : SAR[n] will not be computed for disparity\nBit[n] = 1 : SAR[n] will be computed for disparity</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_44818E035CE65C7A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d8</span> Register(32 bit) rx_cmpout_calassist_ctrl5</span><br/>
      <span class="sdescdet">Rx CmpOut Calibration Assistance Control</span><br/>
      <span class="ldescdet">Rx CmpOut Calibration Assistance Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6d8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rxcmpoutcalassist_acc_disparity_sar_mask_63_32</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_acc_disparity_sar_mask_63_32</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_acc_disparity_sar_mask_63_32[31:0]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance Accmuation SAR 32 to 63 Mask. \nBit[n] = 0 : SAR[n] will not be computed for disparity\nBit[n] = 1 : SAR[n] will be computed for disparity</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_662AE5294A0A5951" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006dc</span> Register(32 bit) rx_cmpout_calassist_status</span><br/>
      <span class="sdescdet">Rx CmpOut Calibration Assistance Status</span><br/>
      <span class="ldescdet">Rx CmpOut Calibration Assistance Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f6dc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_calcode_busy</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_acc_step_up</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_acc_step_dn</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_acc_meas_done</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_acc_disparity_exceeded_sticky</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_cal_ack</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_calmeas_erravg</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_calmeas_ack</td>
        <td class="fldnorm" colspan="1">rxcmpoutcalassist_calmeas_err_raw</td>
        <td class="fldnorm" colspan="8">rxcmpoutcalassist_calmeasacc</td>
        <td class="fldnorm" colspan="10">rxcmpoutcalassist_calcode_clamp</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="10">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calcode_busy</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calcode_busy[26:26]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance busy </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_acc_step_up</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_acc_step_up[25:25]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance Accmuation with disparity step up</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_acc_step_dn</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_acc_step_dn[24:24]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance Accmuation with disparity step down</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_acc_meas_done</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_acc_meas_done[23:23]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance Accmuation with disparity measure done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_acc_disparity_exceeded_sticky</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_acc_disparity_exceeded_sticky[22:22]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance Accmuation with disparity exceeded status - sticky</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_cal_ack</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_cal_ack[21:21]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance ack</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calmeas_erravg</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calmeas_erravg[20:20]</span><br/>
          <span class="ldescdet">Rx CmpOut averaged error signal</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calmeas_ack</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calmeas_ack[19:19]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance ack</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calmeas_err_raw</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calmeas_err_raw[18:18]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance dither (measurement) ack</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calmeasacc</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calmeasacc[17:10]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance dither accumulated error</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxcmpoutcalassist_calcode_clamp</span><br/>
          <span class="sdescdet">rxcmpoutcalassist_calcode_clamp[9:0]</span><br/>
          <span class="ldescdet">Rx CmpOut Calibration Assistance calibrated code (clamp with max/min value)</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_77B3616BBF8B9EE2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007dc</span> Register(32 bit) rx_rw_spare_0</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f7dc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_rw_spare_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_rw_spare_0</span><br/>
          <span class="sdescdet">rx_rw_spare_0[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9F030FA2A0FDE82E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007e0</span> Register(32 bit) rx_rw_spare_1</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f7e0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_rw_spare_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_rw_spare_1</span><br/>
          <span class="sdescdet">rx_rw_spare_1[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FAE01B7600D895A1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007e4</span> Register(32 bit) rx_rw_spare_2</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f7e4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_rw_spare_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_rw_spare_2</span><br/>
          <span class="sdescdet">rx_rw_spare_2[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8B0E388A7DF37EB6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007e8</span> Register(32 bit) rx_rw_spare_3</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f7e8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_rw_spare_3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_rw_spare_3</span><br/>
          <span class="sdescdet">rx_rw_spare_3[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EDAD36958EA3554B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007ec</span> Register(32 bit) rx_ro_spare_0</span><br/>
      <span class="sdescdet">Spare RO register</span><br/>
      <span class="ldescdet">Spare RO register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f7ec</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_ro_spare_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_ro_spare_0</span><br/>
          <span class="sdescdet">rx_ro_spare_0[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_694EC9B382303898" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007f0</span> Register(32 bit) rx_ro_spare_1</span><br/>
      <span class="sdescdet">Spare RO register</span><br/>
      <span class="ldescdet">Spare RO register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f7f0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">rx_ro_spare_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_ro_spare_1</span><br/>
          <span class="sdescdet">rx_ro_spare_1[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RX_Q1_PMA_RX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
