# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:19 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 21:58:20 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 21:58:20 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 21:58:20 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 21:58:20 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 21:58:20 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 21:58:20 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:58:20 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:20 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 21:58:21 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:21 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 21:58:21 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:21 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:58:21 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:21 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:58:21 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:21 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 21:58:21 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:21 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 21:58:21 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:21 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 21:58:21 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:22 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 21:58:22 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:22 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 21:58:22 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:22 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 21:58:22 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:22 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 21:58:22 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:22 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:58:22 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:22 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 21:58:22 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:22 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 21:58:23 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:23 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 21:58:23 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:23 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 21:58:23 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:23 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 21:58:23 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:23 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 21:58:23 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:23 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 21:58:23 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:23 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:58:23 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:23 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 21:58:24 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:24 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 21:58:24 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:24 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 21:58:24 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:24 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:58:24 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:24 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 21:58:24 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:24 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:58:24 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:24 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:58:25 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:25 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 21:58:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:25 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 21:58:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:25 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 21:58:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 21:58:25 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8867 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlft88wcsi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft88wcsi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(422)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 422
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/cpu_wave.do
add wave -position 16  sim:/cpu_testbench/dut/controls/fwd_en
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/cpu_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/cpu_wave.do
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:47 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 22:20:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:47 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:20:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:47 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 22:20:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:47 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 22:20:48 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:48 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 22:20:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:48 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 22:20:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:48 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:20:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:48 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 22:20:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:48 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 22:20:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:48 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:20:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:48 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:20:49 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:49 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 22:20:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:49 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:20:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:49 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 22:20:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:49 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 22:20:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:49 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 22:20:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:49 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 22:20:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:49 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 22:20:50 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:50 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:20:50 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:50 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 22:20:50 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:50 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 22:20:50 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:50 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 22:20:50 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:50 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 22:20:50 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:50 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 22:20:50 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:51 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 22:20:51 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:51 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 22:20:51 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:51 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:20:51 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:51 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 22:20:51 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:51 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 22:20:51 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:51 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 22:20:51 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:51 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 22:20:51 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:52 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 22:20:52 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:52 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:20:52 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:52 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:20:52 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:52 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 22:20:52 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:52 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 22:20:52 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:52 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 22:20:52 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:20:54 on Nov 21,2017, Elapsed time: 0:22:29
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 22:20:54 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8867 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlft24e1ny".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft24e1ny
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(422)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 422
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:11 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 22:47:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:11 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 22:47:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:11 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 22:47:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:11 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 22:47:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:12 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 22:47:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:12 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 22:47:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:12 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:47:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:12 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 22:47:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:12 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 22:47:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:12 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:47:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:12 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:47:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:13 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 22:47:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:13 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:47:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:13 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 22:47:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:13 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 22:47:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:13 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 22:47:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:13 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 22:47:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:13 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 22:47:14 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:14 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:47:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:14 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 22:47:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:14 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 22:47:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:14 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 22:47:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:14 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 22:47:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:14 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 22:47:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:14 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 22:47:15 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:15 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 22:47:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:15 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:47:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:15 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 22:47:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:15 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 22:47:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:15 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 22:47:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:15 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 22:47:16 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:16 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 22:47:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:16 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:47:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:16 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:47:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:16 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 22:47:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:16 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 22:47:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:16 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 22:47:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:47:18 on Nov 21,2017, Elapsed time: 0:26:24
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 22:47:18 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8867 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftewjg43".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftewjg43
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(422)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 422
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/cpu_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/cpu_wave.do
# End time: 00:20:35 on Nov 22,2017, Elapsed time: 1:33:17
# Errors: 0, Warnings: 3
