// Seed: 517095560
module module_0;
  wire module_0;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd59
) (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 _id_2,
    output supply0 id_3,
    input tri0 id_4,
    output uwire id_5
);
  assign id_3 = -1;
  not primCall (id_3, id_4);
  module_0 modCall_1 ();
  wire [id_2 : id_2  +  -1 'b0] id_7;
endmodule
module module_2 #(
    parameter id_3 = 32'd27
) (
    output tri1 id_0,
    output wire id_1,
    output supply0 id_2,
    output uwire _id_3
);
  logic [1  -  1 'b0 : id_3] id_5;
  tri id_6;
  assign id_6 = 1'b0;
  assign id_0 = -1 == id_6;
  module_0 modCall_1 ();
  localparam [-1  ==  1 'b0 : -1] id_7 = 1 == -1;
  genvar id_8;
endmodule
