("BIAS_NMOS_HV:/\tBIAS_NMOS_HV CHARACTERIZATION schematic" (("open" (nil hierarchy "/{CHARACTERIZATION BIAS_NMOS_HV schematic }:a"))) (((-0.86875 -0.775) (3.20625 2.225)) "a" "analogArtist-Schematic" 4))("nedia_test:/\tnedia_test ALL_TESTS layout" (("open" (nil hierarchy "/{ALL_TESTS nedia_test layout }:a"))) (((-230.755 -51.517) (422.937 216.809)) "a" "Virtuoso XL" 69))("nedia_test:/\tnedia_test ALL_TESTS schematic" (("open" (nil hierarchy "/{ALL_TESTS nedia_test schematic }:a"))) (((-2.1125 -0.11875) (1.9125 1.34375)) "a" "Schematics XL" 68))("HV_lay_test1:/\tHV_lay_test1 ALL_TESTS layout" (("open" (nil hierarchy "/{ALL_TESTS HV_lay_test1 layout }:a"))) (((-32.511 -171.894) (682.501 351.188)) "a" "Layout" 61))("DC_BIAS_NMOS_HV:/\tDC_BIAS_NMOS_HV CHARACTERIZATION adexl" (("open" (nil hierarchy "/{CHARACTERIZATION DC_BIAS_NMOS_HV adexl }:a"))) nil)("DC_BIAS_NMOS_HV:/\tDC_BIAS_NMOS_HV CHARACTERIZATION schematic" (("open" (nil hierarchy "/{CHARACTERIZATION DC_BIAS_NMOS_HV schematic }:a"))) (((-1.4125 -1.05) (2.3875 1.16875)) "a" "Schematics" 57))("DC_BIAS_NMOS_3:/\tDC_BIAS_NMOS_3 CHARACTERIZATION adexl" (("open" (nil hierarchy "/{CHARACTERIZATION DC_BIAS_NMOS_3 adexl }:a"))) nil)("DC_BIAS_NMOS_3:/\tDC_BIAS_NMOS_3 CHARACTERIZATION schematic" (("open" (nil hierarchy "/{CHARACTERIZATION DC_BIAS_NMOS_3 schematic }:a"))) (((-1.4125 -1.1375) (1.55 1.075)) "a" "Schematics" 49))("DC_BIAS_NMOS_L:/\tDC_BIAS_NMOS_L CHARACTERIZATION adexl" (("open" (nil hierarchy "/{CHARACTERIZATION DC_BIAS_NMOS_L adexl }:a"))) nil)("DC_BIAS_NMOS_L:/\tDC_BIAS_NMOS_L CHARACTERIZATION schematic" (("open" (nil hierarchy "/{CHARACTERIZATION DC_BIAS_NMOS_L schematic }:a"))) (((-1.4125 -1.1375) (1.55 1.075)) "a" "Schematics" 43))