$date
	Sun Oct 23 03:23:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#550048
b110 !
1"
#550050
b110 &
b110 %
1$
#550051
0"
#550054
b11 &
b11 %
#550058
b1010 &
b1010 %
#550062
b101 &
b101 %
#550066
b10000 &
b10000 %
#550070
b1000 &
b1000 %
#550074
b100 &
b100 %
#550078
b10 &
b10 %
#550082
b1 &
b1 %
1#
#550086
b0 &
0#
b0 %
0$
#1494465
b1111 !
1"
#1494466
b1111 &
b1111 %
1$
#1494467
0"
#1494470
b101110 &
b101110 %
#1494474
b10111 &
b10111 %
#1494478
b1000110 &
b1000110 %
#1494482
b100011 &
b100011 %
#1494486
b1101010 &
b1101010 %
#1494490
b110101 &
b110101 %
#1494494
b10100000 &
b10100000 %
#1494498
b1010000 &
b1010000 %
#1494502
b101000 &
b101000 %
#1494506
b10100 &
b10100 %
#1494510
b1010 &
b1010 %
#1494514
b101 &
b101 %
#1494518
b10000 &
b10000 %
#1494522
b1000 &
b1000 %
#1494526
b100 &
b100 %
#1494530
b10 &
b10 %
#1494534
b1 &
1#
b1 %
#1494538
b0 &
b0 %
0#
0$
#2519968
b11000 !
1"
#2519970
b11000 &
b11000 %
1$
#2519971
0"
#2519974
b1100 &
b1100 %
#2519978
b110 &
b110 %
#2519982
b11 &
b11 %
#2519986
b1010 &
b1010 %
#2519990
b101 &
b101 %
#2519994
b10000 &
b10000 %
#2519998
b1000 &
b1000 %
#2520002
b100 &
b100 %
#2520006
b10 &
b10 %
#2520010
b1 &
b1 %
1#
#2520014
b0 &
0#
b0 %
0$
#4500012
