{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 05 12:53:09 2015 " "Info: Processing started: Thu Mar 05 12:53:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_scomp -c top_scomp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_scomp -c top_scomp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11~1 " "Info: Detected gated clock \"inst11~1\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13~3 " "Info: Detected gated clock \"inst13~3\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "acc_clk_gen:inst19\|clock_10Hz " "Info: Detected ripple clock \"acc_clk_gen:inst19\|clock_10Hz\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "acc_clk_gen:inst19\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_OUT2 " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_OUT2\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 55 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_OUT2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11~0 " "Info: Detected gated clock \"inst11~0\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 memory SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_address_reg9 register SCOMP:inst8\|AC\[10\] 6.491 ns " "Info: Slack time is 6.491 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source memory \"SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_address_reg9\" and destination register \"SCOMP:inst8\|AC\[10\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "49.14 MHz 20.352 ns " "Info: Fmax is 49.14 MHz (period= 20.352 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "16.444 ns + Largest memory register " "Info: + Largest memory to register requirement is 16.444 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "16.667 ns + " "Info: + Setup relationship between source and destination is 16.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.977 ns " "Info: + Latch edge is 25.977 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns -7.356 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -7.356 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 9.310 ns " "Info: - Launch edge is 9.310 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns 9.310 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with inverted offset of 9.310 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.050 ns + Largest " "Info: + Largest clock skew is -0.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.655 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.655 ns SCOMP:inst8\|AC\[10\] 3 REG LCFF_X60_Y22_N1 9 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X60_Y22_N1; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[10] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.118 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[10] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.705 ns - Longest memory " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source memory is 2.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.661 ns) 2.705 ns SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_address_reg9 3 MEM M4K_X52_Y22 4 " "Info: 3: + IC(0.953 ns) + CELL(0.661 ns) = 2.705 ns; Loc. = M4K_X52_Y22; Fanout = 4; MEM Node = 'SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_address_reg9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_o6t3.tdf" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/db/altsyncram_o6t3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.44 % ) " "Info: Total cell delay = 0.661 ns ( 24.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 75.56 % ) " "Info: Total interconnect delay = 2.044 ns ( 75.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.953ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[10] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.953ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_o6t3.tdf" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/db/altsyncram_o6t3.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[10] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.953ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.953 ns - Longest memory register " "Info: - Longest memory to register delay is 9.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_address_reg9 1 MEM M4K_X52_Y22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y22; Fanout = 4; MEM Node = 'SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_address_reg9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_o6t3.tdf" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/db/altsyncram_o6t3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|q_a\[4\] 2 MEM M4K_X52_Y22 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y22; Fanout = 6; MEM Node = 'SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_o6t3.tdf" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/db/altsyncram_o6t3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.275 ns) 4.786 ns SCOMP:inst8\|Add1~35 3 COMB LCCOMB_X61_Y20_N18 1 " "Info: 3: + IC(1.518 ns) + CELL(0.275 ns) = 4.786 ns; Loc. = LCCOMB_X61_Y20_N18; Fanout = 1; COMB Node = 'SCOMP:inst8\|Add1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] SCOMP:inst8|Add1~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 5.466 ns SCOMP:inst8\|Add1~36 4 COMB LCCOMB_X61_Y20_N24 2 " "Info: 4: + IC(0.260 ns) + CELL(0.420 ns) = 5.466 ns; Loc. = LCCOMB_X61_Y20_N24; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { SCOMP:inst8|Add1~35 SCOMP:inst8|Add1~36 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.393 ns) 6.794 ns SCOMP:inst8\|Add1~60 5 COMB LCCOMB_X60_Y21_N26 2 " "Info: 5: + IC(0.935 ns) + CELL(0.393 ns) = 6.794 ns; Loc. = LCCOMB_X60_Y21_N26; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { SCOMP:inst8|Add1~36 SCOMP:inst8|Add1~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.865 ns SCOMP:inst8\|Add1~62 6 COMB LCCOMB_X60_Y21_N28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 6.865 ns; Loc. = LCCOMB_X60_Y21_N28; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~60 SCOMP:inst8|Add1~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 7.011 ns SCOMP:inst8\|Add1~64 7 COMB LCCOMB_X60_Y21_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.146 ns) = 7.011 ns; Loc. = LCCOMB_X60_Y21_N30; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { SCOMP:inst8|Add1~62 SCOMP:inst8|Add1~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.082 ns SCOMP:inst8\|Add1~66 8 COMB LCCOMB_X60_Y20_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.082 ns; Loc. = LCCOMB_X60_Y20_N0; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~64 SCOMP:inst8|Add1~66 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.153 ns SCOMP:inst8\|Add1~68 9 COMB LCCOMB_X60_Y20_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.153 ns; Loc. = LCCOMB_X60_Y20_N2; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~66 SCOMP:inst8|Add1~68 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.224 ns SCOMP:inst8\|Add1~70 10 COMB LCCOMB_X60_Y20_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.224 ns; Loc. = LCCOMB_X60_Y20_N4; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~68 SCOMP:inst8|Add1~70 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.634 ns SCOMP:inst8\|Add1~71 11 COMB LCCOMB_X60_Y20_N6 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 7.634 ns; Loc. = LCCOMB_X60_Y20_N6; Fanout = 1; COMB Node = 'SCOMP:inst8\|Add1~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SCOMP:inst8|Add1~70 SCOMP:inst8|Add1~71 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.420 ns) 8.799 ns SCOMP:inst8\|Selector16~2 12 COMB LCCOMB_X60_Y22_N26 1 " "Info: 12: + IC(0.745 ns) + CELL(0.420 ns) = 8.799 ns; Loc. = LCCOMB_X60_Y22_N26; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector16~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { SCOMP:inst8|Add1~71 SCOMP:inst8|Selector16~2 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.149 ns) 9.192 ns SCOMP:inst8\|Selector16~4 13 COMB LCCOMB_X60_Y22_N8 1 " "Info: 13: + IC(0.244 ns) + CELL(0.149 ns) = 9.192 ns; Loc. = LCCOMB_X60_Y22_N8; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector16~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { SCOMP:inst8|Selector16~2 SCOMP:inst8|Selector16~4 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.420 ns) 9.869 ns SCOMP:inst8\|Selector16~5 14 COMB LCCOMB_X60_Y22_N0 1 " "Info: 14: + IC(0.257 ns) + CELL(0.420 ns) = 9.869 ns; Loc. = LCCOMB_X60_Y22_N0; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector16~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { SCOMP:inst8|Selector16~4 SCOMP:inst8|Selector16~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.953 ns SCOMP:inst8\|AC\[10\] 15 REG LCFF_X60_Y22_N1 9 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 9.953 ns; Loc. = LCFF_X60_Y22_N1; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector16~5 SCOMP:inst8|AC[10] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.994 ns ( 60.22 % ) " "Info: Total cell delay = 5.994 ns ( 60.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.959 ns ( 39.78 % ) " "Info: Total interconnect delay = 3.959 ns ( 39.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.953 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] SCOMP:inst8|Add1~35 SCOMP:inst8|Add1~36 SCOMP:inst8|Add1~60 SCOMP:inst8|Add1~62 SCOMP:inst8|Add1~64 SCOMP:inst8|Add1~66 SCOMP:inst8|Add1~68 SCOMP:inst8|Add1~70 SCOMP:inst8|Add1~71 SCOMP:inst8|Selector16~2 SCOMP:inst8|Selector16~4 SCOMP:inst8|Selector16~5 SCOMP:inst8|AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.953 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] {} SCOMP:inst8|Add1~35 {} SCOMP:inst8|Add1~36 {} SCOMP:inst8|Add1~60 {} SCOMP:inst8|Add1~62 {} SCOMP:inst8|Add1~64 {} SCOMP:inst8|Add1~66 {} SCOMP:inst8|Add1~68 {} SCOMP:inst8|Add1~70 {} SCOMP:inst8|Add1~71 {} SCOMP:inst8|Selector16~2 {} SCOMP:inst8|Selector16~4 {} SCOMP:inst8|Selector16~5 {} SCOMP:inst8|AC[10] {} } { 0.000ns 0.000ns 1.518ns 0.260ns 0.935ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.745ns 0.244ns 0.257ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.420ns 0.393ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.149ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[10] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.953ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.953 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] SCOMP:inst8|Add1~35 SCOMP:inst8|Add1~36 SCOMP:inst8|Add1~60 SCOMP:inst8|Add1~62 SCOMP:inst8|Add1~64 SCOMP:inst8|Add1~66 SCOMP:inst8|Add1~68 SCOMP:inst8|Add1~70 SCOMP:inst8|Add1~71 SCOMP:inst8|Selector16~2 SCOMP:inst8|Selector16~4 SCOMP:inst8|Selector16~5 SCOMP:inst8|AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.953 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_address_reg9 {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] {} SCOMP:inst8|Add1~35 {} SCOMP:inst8|Add1~36 {} SCOMP:inst8|Add1~60 {} SCOMP:inst8|Add1~62 {} SCOMP:inst8|Add1~64 {} SCOMP:inst8|Add1~66 {} SCOMP:inst8|Add1~68 {} SCOMP:inst8|Add1~70 {} SCOMP:inst8|Add1~71 {} SCOMP:inst8|Selector16~2 {} SCOMP:inst8|Selector16~4 {} SCOMP:inst8|Selector16~5 {} SCOMP:inst8|AC[10] {} } { 0.000ns 0.000ns 1.518ns 0.260ns 0.935ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.745ns 0.244ns 0.257ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.420ns 0.393ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.149ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register acc_clk_gen:inst19\|count_10hz\[8\] register acc_clk_gen:inst19\|count_10hz\[0\] 15.585 ns " "Info: Slack time is 15.585 ns for clock \"CLOCK_50\" between source register \"acc_clk_gen:inst19\|count_10hz\[8\]\" and destination register \"acc_clk_gen:inst19\|count_10hz\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "226.5 MHz 4.415 ns " "Info: Fmax is 226.5 MHz (period= 4.415 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.786 ns + Largest register register " "Info: + Largest register to register requirement is 19.786 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.692 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns acc_clk_gen:inst19\|count_10hz\[0\] 3 REG LCFF_X16_Y2_N11 2 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X16_Y2_N11; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|count_10hz\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.692 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns acc_clk_gen:inst19\|count_10hz\[8\] 3 REG LCFF_X16_Y2_N27 3 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X16_Y2_N27; Fanout = 3; REG Node = 'acc_clk_gen:inst19\|count_10hz\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[8] {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[8] {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[8] {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.201 ns - Longest register register " "Info: - Longest register to register delay is 4.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns acc_clk_gen:inst19\|count_10hz\[8\] 1 REG LCFF_X16_Y2_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y2_N27; Fanout = 3; REG Node = 'acc_clk_gen:inst19\|count_10hz\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.420 ns) 1.443 ns acc_clk_gen:inst19\|LessThan0~4 2 COMB LCCOMB_X17_Y1_N12 1 " "Info: 2: + IC(1.023 ns) + CELL(0.420 ns) = 1.443 ns; Loc. = LCCOMB_X17_Y1_N12; Fanout = 1; COMB Node = 'acc_clk_gen:inst19\|LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { acc_clk_gen:inst19|count_10hz[8] acc_clk_gen:inst19|LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 1.843 ns acc_clk_gen:inst19\|LessThan0~5 3 COMB LCCOMB_X17_Y1_N10 1 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 1.843 ns; Loc. = LCCOMB_X17_Y1_N10; Fanout = 1; COMB Node = 'acc_clk_gen:inst19\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { acc_clk_gen:inst19|LessThan0~4 acc_clk_gen:inst19|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.436 ns) 2.549 ns acc_clk_gen:inst19\|LessThan0~6 4 COMB LCCOMB_X17_Y1_N6 2 " "Info: 4: + IC(0.270 ns) + CELL(0.436 ns) = 2.549 ns; Loc. = LCCOMB_X17_Y1_N6; Fanout = 2; COMB Node = 'acc_clk_gen:inst19\|LessThan0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { acc_clk_gen:inst19|LessThan0~5 acc_clk_gen:inst19|LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 2.954 ns acc_clk_gen:inst19\|LessThan0~7 5 COMB LCCOMB_X17_Y1_N30 23 " "Info: 5: + IC(0.255 ns) + CELL(0.150 ns) = 2.954 ns; Loc. = LCCOMB_X17_Y1_N30; Fanout = 23; COMB Node = 'acc_clk_gen:inst19\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { acc_clk_gen:inst19|LessThan0~6 acc_clk_gen:inst19|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.510 ns) 4.201 ns acc_clk_gen:inst19\|count_10hz\[0\] 6 REG LCFF_X16_Y2_N11 2 " "Info: 6: + IC(0.737 ns) + CELL(0.510 ns) = 4.201 ns; Loc. = LCFF_X16_Y2_N11; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|count_10hz\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { acc_clk_gen:inst19|LessThan0~7 acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 39.66 % ) " "Info: Total cell delay = 1.666 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.535 ns ( 60.34 % ) " "Info: Total interconnect delay = 2.535 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.201 ns" { acc_clk_gen:inst19|count_10hz[8] acc_clk_gen:inst19|LessThan0~4 acc_clk_gen:inst19|LessThan0~5 acc_clk_gen:inst19|LessThan0~6 acc_clk_gen:inst19|LessThan0~7 acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.201 ns" { acc_clk_gen:inst19|count_10hz[8] {} acc_clk_gen:inst19|LessThan0~4 {} acc_clk_gen:inst19|LessThan0~5 {} acc_clk_gen:inst19|LessThan0~6 {} acc_clk_gen:inst19|LessThan0~7 {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 1.023ns 0.250ns 0.270ns 0.255ns 0.737ns } { 0.000ns 0.420ns 0.150ns 0.436ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[8] {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.201 ns" { acc_clk_gen:inst19|count_10hz[8] acc_clk_gen:inst19|LessThan0~4 acc_clk_gen:inst19|LessThan0~5 acc_clk_gen:inst19|LessThan0~6 acc_clk_gen:inst19|LessThan0~7 acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.201 ns" { acc_clk_gen:inst19|count_10hz[8] {} acc_clk_gen:inst19|LessThan0~4 {} acc_clk_gen:inst19|LessThan0~5 {} acc_clk_gen:inst19|LessThan0~6 {} acc_clk_gen:inst19|LessThan0~7 {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 1.023ns 0.250ns 0.270ns 0.255ns 0.737ns } { 0.000ns 0.420ns 0.150ns 0.436ns 0.150ns 0.510ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register SCOMP:inst8\|PC\[1\] register SCOMP:inst8\|PC_STACK\[1\] 524 ps " "Info: Minimum slack time is 524 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"SCOMP:inst8\|PC\[1\]\" and destination register \"SCOMP:inst8\|PC_STACK\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.540 ns + Shortest register register " "Info: + Shortest register to register delay is 0.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst8\|PC\[1\] 1 REG LCFF_X61_Y21_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y21_N19; Fanout = 4; REG Node = 'SCOMP:inst8\|PC\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst8|PC[1] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.149 ns) 0.456 ns SCOMP:inst8\|PC_STACK\[1\]~feeder 2 COMB LCCOMB_X61_Y21_N4 1 " "Info: 2: + IC(0.307 ns) + CELL(0.149 ns) = 0.456 ns; Loc. = LCCOMB_X61_Y21_N4; Fanout = 1; COMB Node = 'SCOMP:inst8\|PC_STACK\[1\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { SCOMP:inst8|PC[1] SCOMP:inst8|PC_STACK[1]~feeder } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.540 ns SCOMP:inst8\|PC_STACK\[1\] 3 REG LCFF_X61_Y21_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.540 ns; Loc. = LCFF_X61_Y21_N5; Fanout = 1; REG Node = 'SCOMP:inst8\|PC_STACK\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|PC_STACK[1]~feeder SCOMP:inst8|PC_STACK[1] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.15 % ) " "Info: Total cell delay = 0.233 ns ( 43.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 56.85 % ) " "Info: Total interconnect delay = 0.307 ns ( 56.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { SCOMP:inst8|PC[1] SCOMP:inst8|PC_STACK[1]~feeder SCOMP:inst8|PC_STACK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.540 ns" { SCOMP:inst8|PC[1] {} SCOMP:inst8|PC_STACK[1]~feeder {} SCOMP:inst8|PC_STACK[1] {} } { 0.000ns 0.307ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -7.356 ns " "Info: + Latch edge is -7.356 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns -7.356 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -7.356 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -7.356 ns " "Info: - Launch edge is -7.356 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns -7.356 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -7.356 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.658 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.658 ns SCOMP:inst8\|PC_STACK\[1\] 3 REG LCFF_X61_Y21_N5 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X61_Y21_N5; Fanout = 1; REG Node = 'SCOMP:inst8\|PC_STACK\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[1] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.121 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[1] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.658 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.658 ns SCOMP:inst8\|PC\[1\] 3 REG LCFF_X61_Y21_N19 4 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X61_Y21_N19; Fanout = 4; REG Node = 'SCOMP:inst8\|PC\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[1] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.121 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[1] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[1] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[1] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[1] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[1] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { SCOMP:inst8|PC[1] SCOMP:inst8|PC_STACK[1]~feeder SCOMP:inst8|PC_STACK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.540 ns" { SCOMP:inst8|PC[1] {} SCOMP:inst8|PC_STACK[1]~feeder {} SCOMP:inst8|PC_STACK[1] {} } { 0.000ns 0.307ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[1] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[1] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register acc_clk_gen:inst19\|clock_10hz_int register acc_clk_gen:inst19\|clock_10Hz 185 ps " "Info: Minimum slack time is 185 ps for clock \"CLOCK_50\" between source register \"acc_clk_gen:inst19\|clock_10hz_int\" and destination register \"acc_clk_gen:inst19\|clock_10Hz\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.535 ns + Shortest register register " "Info: + Shortest register to register delay is 0.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns acc_clk_gen:inst19\|clock_10hz_int 1 REG LCFF_X17_Y1_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y1_N29; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|clock_10hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.149 ns) 0.451 ns acc_clk_gen:inst19\|clock_10Hz~feeder 2 COMB LCCOMB_X17_Y1_N24 1 " "Info: 2: + IC(0.302 ns) + CELL(0.149 ns) = 0.451 ns; Loc. = LCCOMB_X17_Y1_N24; Fanout = 1; COMB Node = 'acc_clk_gen:inst19\|clock_10Hz~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.451 ns" { acc_clk_gen:inst19|clock_10hz_int acc_clk_gen:inst19|clock_10Hz~feeder } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.535 ns acc_clk_gen:inst19\|clock_10Hz 3 REG LCFF_X17_Y1_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.535 ns; Loc. = LCFF_X17_Y1_N25; Fanout = 1; REG Node = 'acc_clk_gen:inst19\|clock_10Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { acc_clk_gen:inst19|clock_10Hz~feeder acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.55 % ) " "Info: Total cell delay = 0.233 ns ( 43.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.302 ns ( 56.45 % ) " "Info: Total interconnect delay = 0.302 ns ( 56.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { acc_clk_gen:inst19|clock_10hz_int acc_clk_gen:inst19|clock_10Hz~feeder acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.535 ns" { acc_clk_gen:inst19|clock_10hz_int {} acc_clk_gen:inst19|clock_10Hz~feeder {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.302ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.350 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.350 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.334 ns + Smallest " "Info: + Smallest clock skew is 0.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.028 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 3.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.537 ns) 3.028 ns acc_clk_gen:inst19\|clock_10Hz 2 REG LCFF_X17_Y1_N25 1 " "Info: 2: + IC(1.492 ns) + CELL(0.537 ns) = 3.028 ns; Loc. = LCFF_X17_Y1_N25; Fanout = 1; REG Node = 'acc_clk_gen:inst19\|clock_10Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.029 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 50.73 % ) " "Info: Total cell delay = 1.536 ns ( 50.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.492 ns ( 49.27 % ) " "Info: Total interconnect delay = 1.492 ns ( 49.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.028 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.028 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.694 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns acc_clk_gen:inst19\|clock_10hz_int 3 REG LCFF_X17_Y1_N29 2 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X17_Y1_N29; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|clock_10hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.028 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.028 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.028 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.028 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { acc_clk_gen:inst19|clock_10hz_int acc_clk_gen:inst19|clock_10Hz~feeder acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.535 ns" { acc_clk_gen:inst19|clock_10hz_int {} acc_clk_gen:inst19|clock_10Hz~feeder {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.302ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.028 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.028 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SCOMP:inst8\|AC\[4\] IO_DATA\[4\] CLOCK_50 13.750 ns register " "Info: tsu for register \"SCOMP:inst8\|AC\[4\]\" (data pin = \"IO_DATA\[4\]\", clock pin = \"CLOCK_50\") is 13.750 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.090 ns + Longest pin register " "Info: + Longest pin to register delay is 9.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_DATA\[4\] 1 PIN PIN_M19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M19; Fanout = 1; PIN Node = 'IO_DATA\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[4] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns IO_DATA~11 2 COMB IOC_X65_Y21_N0 3 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y21_N0; Fanout = 3; COMB Node = 'IO_DATA~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { IO_DATA[4] IO_DATA~11 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.595 ns) + CELL(0.150 ns) 6.597 ns SCOMP:inst8\|Selector22~1 3 COMB LCCOMB_X61_Y20_N8 1 " "Info: 3: + IC(5.595 ns) + CELL(0.150 ns) = 6.597 ns; Loc. = LCCOMB_X61_Y20_N8; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector22~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.745 ns" { IO_DATA~11 SCOMP:inst8|Selector22~1 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.438 ns) 7.952 ns SCOMP:inst8\|Selector22~2 4 COMB LCCOMB_X61_Y20_N10 1 " "Info: 4: + IC(0.917 ns) + CELL(0.438 ns) = 7.952 ns; Loc. = LCCOMB_X61_Y20_N10; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector22~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { SCOMP:inst8|Selector22~1 SCOMP:inst8|Selector22~2 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.149 ns) 8.340 ns SCOMP:inst8\|Selector22~4 5 COMB LCCOMB_X61_Y20_N4 1 " "Info: 5: + IC(0.239 ns) + CELL(0.149 ns) = 8.340 ns; Loc. = LCCOMB_X61_Y20_N4; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector22~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.388 ns" { SCOMP:inst8|Selector22~2 SCOMP:inst8|Selector22~4 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.420 ns) 9.006 ns SCOMP:inst8\|Selector22~5 6 COMB LCCOMB_X61_Y20_N22 1 " "Info: 6: + IC(0.246 ns) + CELL(0.420 ns) = 9.006 ns; Loc. = LCCOMB_X61_Y20_N22; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector22~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { SCOMP:inst8|Selector22~4 SCOMP:inst8|Selector22~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.090 ns SCOMP:inst8\|AC\[4\] 7 REG LCFF_X61_Y20_N23 9 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 9.090 ns; Loc. = LCFF_X61_Y20_N23; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector22~5 SCOMP:inst8|AC[4] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.093 ns ( 23.03 % ) " "Info: Total cell delay = 2.093 ns ( 23.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.997 ns ( 76.97 % ) " "Info: Total interconnect delay = 6.997 ns ( 76.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.090 ns" { IO_DATA[4] IO_DATA~11 SCOMP:inst8|Selector22~1 SCOMP:inst8|Selector22~2 SCOMP:inst8|Selector22~4 SCOMP:inst8|Selector22~5 SCOMP:inst8|AC[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.090 ns" { IO_DATA[4] {} IO_DATA~11 {} SCOMP:inst8|Selector22~1 {} SCOMP:inst8|Selector22~2 {} SCOMP:inst8|Selector22~4 {} SCOMP:inst8|Selector22~5 {} SCOMP:inst8|AC[4] {} } { 0.000ns 0.000ns 5.595ns 0.917ns 0.239ns 0.246ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.438ns 0.149ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -7.356 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -7.356 ns" {  } { { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.660 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns SCOMP:inst8\|AC\[4\] 3 REG LCFF_X61_Y20_N23 9 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X61_Y20_N23; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[4] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[4] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.090 ns" { IO_DATA[4] IO_DATA~11 SCOMP:inst8|Selector22~1 SCOMP:inst8|Selector22~2 SCOMP:inst8|Selector22~4 SCOMP:inst8|Selector22~5 SCOMP:inst8|AC[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.090 ns" { IO_DATA[4] {} IO_DATA~11 {} SCOMP:inst8|Selector22~1 {} SCOMP:inst8|Selector22~2 {} SCOMP:inst8|Selector22~4 {} SCOMP:inst8|Selector22~5 {} SCOMP:inst8|AC[4] {} } { 0.000ns 0.000ns 5.595ns 0.917ns 0.239ns 0.246ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.438ns 0.149ns 0.420ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[4] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 IO_DATA\[0\] TIMER:inst7\|COUNT\[0\] 12.605 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"IO_DATA\[0\]\" through register \"TIMER:inst7\|COUNT\[0\]\" is 12.605 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.294 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.787 ns) 3.278 ns acc_clk_gen:inst19\|clock_10Hz 2 REG LCFF_X17_Y1_N25 1 " "Info: 2: + IC(1.492 ns) + CELL(0.787 ns) = 3.278 ns; Loc. = LCFF_X17_Y1_N25; Fanout = 1; REG Node = 'acc_clk_gen:inst19\|clock_10Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.000 ns) 4.715 ns acc_clk_gen:inst19\|clock_10Hz~clkctrl 3 COMB CLKCTRL_G15 16 " "Info: 3: + IC(1.437 ns) + CELL(0.000 ns) = 4.715 ns; Loc. = CLKCTRL_G15; Fanout = 16; COMB Node = 'acc_clk_gen:inst19\|clock_10Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { acc_clk_gen:inst19|clock_10Hz acc_clk_gen:inst19|clock_10Hz~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 6.294 ns TIMER:inst7\|COUNT\[0\] 4 REG LCFF_X63_Y18_N1 4 " "Info: 4: + IC(1.042 ns) + CELL(0.537 ns) = 6.294 ns; Loc. = LCFF_X63_Y18_N1; Fanout = 4; REG Node = 'TIMER:inst7\|COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { acc_clk_gen:inst19|clock_10Hz~clkctrl TIMER:inst7|COUNT[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.91 % ) " "Info: Total cell delay = 2.323 ns ( 36.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.971 ns ( 63.09 % ) " "Info: Total interconnect delay = 3.971 ns ( 63.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.294 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz acc_clk_gen:inst19|clock_10Hz~clkctrl TIMER:inst7|COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.294 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} acc_clk_gen:inst19|clock_10Hz~clkctrl {} TIMER:inst7|COUNT[0] {} } { 0.000ns 0.000ns 1.492ns 1.437ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "timer.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/timer.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.061 ns + Longest register pin " "Info: + Longest register to pin delay is 6.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMER:inst7\|COUNT\[0\] 1 REG LCFF_X63_Y18_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y18_N1; Fanout = 4; REG Node = 'TIMER:inst7\|COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TIMER:inst7|COUNT[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.420 ns) 1.112 ns TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[0\]~57 2 COMB LCCOMB_X64_Y18_N30 1 " "Info: 2: + IC(0.692 ns) + CELL(0.420 ns) = 1.112 ns; Loc. = LCCOMB_X64_Y18_N30; Fanout = 1; COMB Node = 'TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[0\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { TIMER:inst7|COUNT[0] TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~57 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.436 ns) 2.244 ns TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[0\]~59 3 COMB LCCOMB_X60_Y18_N20 1 " "Info: 3: + IC(0.696 ns) + CELL(0.436 ns) = 2.244 ns; Loc. = LCCOMB_X60_Y18_N20; Fanout = 1; COMB Node = 'TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[0\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~57 TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~59 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(2.652 ns) 6.061 ns IO_DATA\[0\] 4 PIN PIN_K25 0 " "Info: 4: + IC(1.165 ns) + CELL(2.652 ns) = 6.061 ns; Loc. = PIN_K25; Fanout = 0; PIN Node = 'IO_DATA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.817 ns" { TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~59 IO_DATA[0] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.508 ns ( 57.88 % ) " "Info: Total cell delay = 3.508 ns ( 57.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.553 ns ( 42.12 % ) " "Info: Total interconnect delay = 2.553 ns ( 42.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.061 ns" { TIMER:inst7|COUNT[0] TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~57 TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~59 IO_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.061 ns" { TIMER:inst7|COUNT[0] {} TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~57 {} TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~59 {} IO_DATA[0] {} } { 0.000ns 0.692ns 0.696ns 1.165ns } { 0.000ns 0.420ns 0.436ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.294 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz acc_clk_gen:inst19|clock_10Hz~clkctrl TIMER:inst7|COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.294 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} acc_clk_gen:inst19|clock_10Hz~clkctrl {} TIMER:inst7|COUNT[0] {} } { 0.000ns 0.000ns 1.492ns 1.437ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.061 ns" { TIMER:inst7|COUNT[0] TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~57 TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~59 IO_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.061 ns" { TIMER:inst7|COUNT[0] {} TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~57 {} TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~59 {} IO_DATA[0] {} } { 0.000ns 0.692ns 0.696ns 1.165ns } { 0.000ns 0.420ns 0.436ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[14\] IO_DATA\[14\] 11.801 ns Longest " "Info: Longest tpd from source pin \"SW\[14\]\" to destination pin \"IO_DATA\[14\]\" is 11.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'SW\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 736 8 176 752 "SW\[15..0\]" "" } { 624 192 280 640 "SW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.468 ns) + CELL(0.438 ns) 7.748 ns TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[14\]~16 2 COMB LCCOMB_X62_Y18_N14 1 " "Info: 2: + IC(6.468 ns) + CELL(0.438 ns) = 7.748 ns; Loc. = LCCOMB_X62_Y18_N14; Fanout = 1; COMB Node = 'TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[14\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.906 ns" { SW[14] TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 8.274 ns TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[14\]~17 3 COMB LCCOMB_X62_Y18_N8 1 " "Info: 3: + IC(0.251 ns) + CELL(0.275 ns) = 8.274 ns; Loc. = LCCOMB_X62_Y18_N8; Fanout = 1; COMB Node = 'TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[14\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~16 TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~17 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(2.612 ns) 11.801 ns IO_DATA\[14\] 4 PIN PIN_R20 0 " "Info: 4: + IC(0.915 ns) + CELL(2.612 ns) = 11.801 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'IO_DATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~17 IO_DATA[14] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.167 ns ( 35.31 % ) " "Info: Total cell delay = 4.167 ns ( 35.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.634 ns ( 64.69 % ) " "Info: Total interconnect delay = 7.634 ns ( 64.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.801 ns" { SW[14] TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~16 TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~17 IO_DATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.801 ns" { SW[14] {} SW[14]~combout {} TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~16 {} TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~17 {} IO_DATA[14] {} } { 0.000ns 0.000ns 6.468ns 0.251ns 0.915ns } { 0.000ns 0.842ns 0.438ns 0.275ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LEDS:inst14\|BLED\[6\] IO_DATA\[6\] CLOCK_50 -4.982 ns register " "Info: th for register \"LEDS:inst14\|BLED\[6\]\" (data pin = \"IO_DATA\[6\]\", clock pin = \"CLOCK_50\") is -4.982 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -7.356 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -7.356 ns" {  } { { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 8.210 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 8.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.787 ns) 2.909 ns SCOMP:inst8\|IR\[6\] 3 REG LCFF_X62_Y21_N29 5 " "Info: 3: + IC(1.031 ns) + CELL(0.787 ns) = 2.909 ns; Loc. = LCFF_X62_Y21_N29; Fanout = 5; REG Node = 'SCOMP:inst8\|IR\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/scomp.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.398 ns) 3.844 ns inst11~0 4 COMB LCCOMB_X62_Y21_N20 4 " "Info: 4: + IC(0.537 ns) + CELL(0.398 ns) = 3.844 ns; Loc. = LCCOMB_X62_Y21_N20; Fanout = 4; COMB Node = 'inst11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { SCOMP:inst8|IR[6] inst11~0 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.275 ns) 4.883 ns inst13~3 5 COMB LCCOMB_X62_Y19_N20 2 " "Info: 5: + IC(0.764 ns) + CELL(0.275 ns) = 4.883 ns; Loc. = LCCOMB_X62_Y19_N20; Fanout = 2; COMB Node = 'inst13~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { inst11~0 inst13~3 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.150 ns) 5.694 ns inst13 6 COMB LCCOMB_X60_Y19_N12 1 " "Info: 6: + IC(0.661 ns) + CELL(0.150 ns) = 5.694 ns; Loc. = LCCOMB_X60_Y19_N12; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst13~3 inst13 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.000 ns) 6.649 ns inst13~clkctrl 7 COMB CLKCTRL_G5 16 " "Info: 7: + IC(0.955 ns) + CELL(0.000 ns) = 6.649 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 8.210 ns LEDS:inst14\|BLED\[6\] 8 REG LCFF_X63_Y19_N29 1 " "Info: 8: + IC(1.024 ns) + CELL(0.537 ns) = 8.210 ns; Loc. = LCFF_X63_Y19_N29; Fanout = 1; REG Node = 'LEDS:inst14\|BLED\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { inst13~clkctrl LEDS:inst14|BLED[6] } "NODE_NAME" } } { "LEDS.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.147 ns ( 26.15 % ) " "Info: Total cell delay = 2.147 ns ( 26.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.063 ns ( 73.85 % ) " "Info: Total interconnect delay = 6.063 ns ( 73.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.210 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] inst11~0 inst13~3 inst13 inst13~clkctrl LEDS:inst14|BLED[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.210 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} inst11~0 {} inst13~3 {} inst13 {} inst13~clkctrl {} LEDS:inst14|BLED[6] {} } { 0.000ns 1.091ns 1.031ns 0.537ns 0.764ns 0.661ns 0.955ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LEDS.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/LEDS.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.102 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_DATA\[6\] 1 PIN PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N20; Fanout = 1; PIN Node = 'IO_DATA\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[6] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns IO_DATA~9 2 COMB IOC_X65_Y21_N2 3 " "Info: 2: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = IOC_X65_Y21_N2; Fanout = 3; COMB Node = 'IO_DATA~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { IO_DATA[6] IO_DATA~9 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/Mike/Documents/Quartus/Lab 8/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.047 ns) + CELL(0.149 ns) 6.018 ns LEDS:inst14\|BLED\[6\]~feeder 3 COMB LCCOMB_X63_Y19_N28 1 " "Info: 3: + IC(5.047 ns) + CELL(0.149 ns) = 6.018 ns; Loc. = LCCOMB_X63_Y19_N28; Fanout = 1; COMB Node = 'LEDS:inst14\|BLED\[6\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.196 ns" { IO_DATA~9 LEDS:inst14|BLED[6]~feeder } "NODE_NAME" } } { "LEDS.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.102 ns LEDS:inst14\|BLED\[6\] 4 REG LCFF_X63_Y19_N29 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.102 ns; Loc. = LCFF_X63_Y19_N29; Fanout = 1; REG Node = 'LEDS:inst14\|BLED\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LEDS:inst14|BLED[6]~feeder LEDS:inst14|BLED[6] } "NODE_NAME" } } { "LEDS.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 8/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.055 ns ( 17.29 % ) " "Info: Total cell delay = 1.055 ns ( 17.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.047 ns ( 82.71 % ) " "Info: Total interconnect delay = 5.047 ns ( 82.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.102 ns" { IO_DATA[6] IO_DATA~9 LEDS:inst14|BLED[6]~feeder LEDS:inst14|BLED[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.102 ns" { IO_DATA[6] {} IO_DATA~9 {} LEDS:inst14|BLED[6]~feeder {} LEDS:inst14|BLED[6] {} } { 0.000ns 0.000ns 5.047ns 0.000ns } { 0.000ns 0.822ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.210 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] inst11~0 inst13~3 inst13 inst13~clkctrl LEDS:inst14|BLED[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.210 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} inst11~0 {} inst13~3 {} inst13 {} inst13~clkctrl {} LEDS:inst14|BLED[6] {} } { 0.000ns 1.091ns 1.031ns 0.537ns 0.764ns 0.661ns 0.955ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.102 ns" { IO_DATA[6] IO_DATA~9 LEDS:inst14|BLED[6]~feeder LEDS:inst14|BLED[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.102 ns" { IO_DATA[6] {} IO_DATA~9 {} LEDS:inst14|BLED[6]~feeder {} LEDS:inst14|BLED[6] {} } { 0.000ns 0.000ns 5.047ns 0.000ns } { 0.000ns 0.822ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 05 12:53:10 2015 " "Info: Processing ended: Thu Mar 05 12:53:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
