# My_CPU

ğŸ“– Introduction
This project implements a Custom CPU Architecture using Logisim Evolution. The design includes an Arithmetic Logic Unit (ALU), Registers, Control Unit, and Memory components to execute fundamental operations.


âœ¨ Features

âœ… ALU Operations â†’ Supports addition, subtraction, AND, OR, etc.
âœ… Register File â†’ Stores temporary values for processing.
âœ… Control Unit â†’ Decodes and manages instruction execution.
âœ… Clock-Driven Execution â†’ Step-by-step operation via clock pulses.
âœ… RAM & ROM Integration â†’ Supports instruction and data storage.

ğŸ“‚ File Structure

bash
Copy
Edit
/CPU_Design
â”‚â”€â”€ 2107086_Updated_CPU.circ  # Main CPU circuit
â”‚â”€â”€ 2107086_cpu.circ          # CPU core logic
â”‚â”€â”€ 2107086_ALU.circ          # Arithmetic Logic Unit (ALU)
â”‚â”€â”€ README.md                 # Documentation file


ğŸš€ How to Run the Project:

ğŸ”¹ Steps to Open in Logisim Evolution
1ï¸âƒ£ Download and Install Logisim Evolution â†’ https://logisim-evolution.org
2ï¸âƒ£ Open Logisim Evolution.
3ï¸âƒ£ Click "File â†’ Open" and select 2107086_Updated_CPU.circ.
4ï¸âƒ£ Use "Simulate â†’ Tick Once" to execute step-by-step.
5ï¸âƒ£ Observe the registers, ALU, and memory changes during execution.

ğŸ” Debugging & Common Issues

ğŸ”¹ Red Wire Errors (Floating Inputs)
Ensure all inputs have defined values (use constants if needed).
Check the Control Unit signals for proper instruction execution.
ğŸ”¹ Clock Not Working
Ensure the clock is connected to sequential components.
Use "Tick Frequency â†’ Slow" to debug step-by-step execution.
ğŸ”¹ ALU Incorrect Outputs
Check if the MUX selects the correct ALU operation.
Verify that input values match expected results.
ğŸ›  Future Improvements
ğŸš€ Add pipeline stages for faster execution.
ğŸš€ Implement interrupt handling for advanced functionality.
ğŸš€ Improve instruction set support to handle more complex operations.

ğŸ“œ License

This project is open-source. Feel free to use, modify, and contribute!


ğŸ’¡ Conclusion
This project demonstrates CPU architecture design in Logisim, focusing on the ALU, registers, memory, and control unit. It provides a foundation for learning computer organization and digital logic.
