#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f48ab51bd30 .scope module, "fiveBitAdder_tb" "fiveBitAdder_tb" 2 40;
 .timescale 0 0;
v0x5f48ab546a30_0 .var "a", 4 0;
v0x5f48ab546b10_0 .var "b", 4 0;
v0x5f48ab546be0_0 .net "crr", 0 0, L_0x5f48ab548ed0;  1 drivers
v0x5f48ab546d00_0 .net "sum", 4 0, L_0x5f48ab549240;  1 drivers
S_0x5f48ab51bec0 .scope module, "uut" "fiveBitAdder" 2 45, 2 26 0, S_0x5f48ab51bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 5 "sum";
    .port_info 3 /OUTPUT 1 "crr";
v0x5f48ab5463c0_0 .net "a", 4 0, v0x5f48ab546a30_0;  1 drivers
v0x5f48ab5464c0_0 .net "b", 4 0, v0x5f48ab546b10_0;  1 drivers
v0x5f48ab5465a0_0 .net "c1", 0 0, L_0x5f48ab547170;  1 drivers
v0x5f48ab546640_0 .net "c2", 0 0, L_0x5f48ab5478e0;  1 drivers
v0x5f48ab5466e0_0 .net "c3", 0 0, L_0x5f48ab547fc0;  1 drivers
v0x5f48ab5467d0_0 .net "c4", 0 0, L_0x5f48ab5487d0;  1 drivers
v0x5f48ab546870_0 .net "crr", 0 0, L_0x5f48ab548ed0;  alias, 1 drivers
v0x5f48ab546910_0 .net "sum", 4 0, L_0x5f48ab549240;  alias, 1 drivers
L_0x5f48ab547220 .part v0x5f48ab546a30_0, 0, 1;
L_0x5f48ab547370 .part v0x5f48ab546b10_0, 0, 1;
L_0x5f48ab547a20 .part v0x5f48ab546a30_0, 1, 1;
L_0x5f48ab547b50 .part v0x5f48ab546b10_0, 1, 1;
L_0x5f48ab548100 .part v0x5f48ab546a30_0, 2, 1;
L_0x5f48ab5482c0 .part v0x5f48ab546b10_0, 2, 1;
L_0x5f48ab548910 .part v0x5f48ab546a30_0, 3, 1;
L_0x5f48ab548a40 .part v0x5f48ab546b10_0, 3, 1;
L_0x5f48ab548f80 .part v0x5f48ab546a30_0, 4, 1;
L_0x5f48ab5490b0 .part v0x5f48ab546b10_0, 4, 1;
LS_0x5f48ab549240_0_0 .concat8 [ 1 1 1 1], L_0x5f48ab546f90, L_0x5f48ab5476c0, L_0x5f48ab547da0, L_0x5f48ab548600;
LS_0x5f48ab549240_0_4 .concat8 [ 1 0 0 0], L_0x5f48ab548d00;
L_0x5f48ab549240 .concat8 [ 4 1 0 0], LS_0x5f48ab549240_0_0, LS_0x5f48ab549240_0_4;
S_0x5f48ab516130 .scope module, "FA0" "fullAdder" 2 33, 2 16 0, S_0x5f48ab51bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "crr";
L_0x5f48ab547170 .functor OR 1, L_0x5f48ab546eb0, L_0x5f48ab5470e0, C4<0>, C4<0>;
v0x5f48ab540ac0_0 .net "a", 0 0, L_0x5f48ab547220;  1 drivers
v0x5f48ab540b80_0 .net "b", 0 0, L_0x5f48ab547370;  1 drivers
v0x5f48ab540c50_0 .net "c", 0 0, L_0x5f48ab546eb0;  1 drivers
v0x5f48ab540d50_0 .net "c1", 0 0, L_0x5f48ab5470e0;  1 drivers
L_0x7771a81b7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f48ab540e20_0 .net "cin", 0 0, L_0x7771a81b7018;  1 drivers
v0x5f48ab540f10_0 .net "crr", 0 0, L_0x5f48ab547170;  alias, 1 drivers
v0x5f48ab540fb0_0 .net "s", 0 0, L_0x5f48ab546da0;  1 drivers
v0x5f48ab5410a0_0 .net "sum", 0 0, L_0x5f48ab546f90;  1 drivers
S_0x5f48ab516310 .scope module, "HA0" "halfAdder" 2 21, 2 7 0, S_0x5f48ab516130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "crr";
L_0x5f48ab546da0 .functor XOR 1, L_0x5f48ab547220, L_0x5f48ab547370, C4<0>, C4<0>;
L_0x5f48ab546eb0 .functor AND 1, L_0x5f48ab547220, L_0x5f48ab547370, C4<1>, C4<1>;
v0x5f48ab521410_0 .net "a", 0 0, L_0x5f48ab547220;  alias, 1 drivers
v0x5f48ab51fd90_0 .net "b", 0 0, L_0x5f48ab547370;  alias, 1 drivers
v0x5f48ab513f40_0 .net "crr", 0 0, L_0x5f48ab546eb0;  alias, 1 drivers
v0x5f48ab5128c0_0 .net "sum", 0 0, L_0x5f48ab546da0;  alias, 1 drivers
S_0x5f48ab5405b0 .scope module, "HA1" "halfAdder" 2 22, 2 7 0, S_0x5f48ab516130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "crr";
L_0x5f48ab546f90 .functor XOR 1, L_0x7771a81b7018, L_0x5f48ab546da0, C4<0>, C4<0>;
L_0x5f48ab5470e0 .functor AND 1, L_0x7771a81b7018, L_0x5f48ab546da0, C4<1>, C4<1>;
v0x5f48ab5111d0_0 .net "a", 0 0, L_0x7771a81b7018;  alias, 1 drivers
v0x5f48ab5407d0_0 .net "b", 0 0, L_0x5f48ab546da0;  alias, 1 drivers
v0x5f48ab5408c0_0 .net "crr", 0 0, L_0x5f48ab5470e0;  alias, 1 drivers
v0x5f48ab540990_0 .net "sum", 0 0, L_0x5f48ab546f90;  alias, 1 drivers
S_0x5f48ab541170 .scope module, "FA1" "fullAdder" 2 34, 2 16 0, S_0x5f48ab51bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "crr";
L_0x5f48ab5478e0 .functor OR 1, L_0x5f48ab5475e0, L_0x5f48ab547850, C4<0>, C4<0>;
v0x5f48ab541ee0_0 .net "a", 0 0, L_0x5f48ab547a20;  1 drivers
v0x5f48ab541fa0_0 .net "b", 0 0, L_0x5f48ab547b50;  1 drivers
v0x5f48ab542070_0 .net "c", 0 0, L_0x5f48ab5475e0;  1 drivers
v0x5f48ab542170_0 .net "c1", 0 0, L_0x5f48ab547850;  1 drivers
v0x5f48ab542240_0 .net "cin", 0 0, L_0x5f48ab547170;  alias, 1 drivers
v0x5f48ab542380_0 .net "crr", 0 0, L_0x5f48ab5478e0;  alias, 1 drivers
v0x5f48ab542420_0 .net "s", 0 0, L_0x5f48ab547530;  1 drivers
v0x5f48ab542510_0 .net "sum", 0 0, L_0x5f48ab5476c0;  1 drivers
S_0x5f48ab541350 .scope module, "HA0" "halfAdder" 2 21, 2 7 0, S_0x5f48ab541170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "crr";
L_0x5f48ab547530 .functor XOR 1, L_0x5f48ab547a20, L_0x5f48ab547b50, C4<0>, C4<0>;
L_0x5f48ab5475e0 .functor AND 1, L_0x5f48ab547a20, L_0x5f48ab547b50, C4<1>, C4<1>;
v0x5f48ab541560_0 .net "a", 0 0, L_0x5f48ab547a20;  alias, 1 drivers
v0x5f48ab541640_0 .net "b", 0 0, L_0x5f48ab547b50;  alias, 1 drivers
v0x5f48ab541700_0 .net "crr", 0 0, L_0x5f48ab5475e0;  alias, 1 drivers
v0x5f48ab5417d0_0 .net "sum", 0 0, L_0x5f48ab547530;  alias, 1 drivers
S_0x5f48ab541940 .scope module, "HA1" "halfAdder" 2 22, 2 7 0, S_0x5f48ab541170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "crr";
L_0x5f48ab5476c0 .functor XOR 1, L_0x5f48ab547170, L_0x5f48ab547530, C4<0>, C4<0>;
L_0x5f48ab547850 .functor AND 1, L_0x5f48ab547170, L_0x5f48ab547530, C4<1>, C4<1>;
v0x5f48ab541b40_0 .net "a", 0 0, L_0x5f48ab547170;  alias, 1 drivers
v0x5f48ab541c10_0 .net "b", 0 0, L_0x5f48ab547530;  alias, 1 drivers
v0x5f48ab541ce0_0 .net "crr", 0 0, L_0x5f48ab547850;  alias, 1 drivers
v0x5f48ab541db0_0 .net "sum", 0 0, L_0x5f48ab5476c0;  alias, 1 drivers
S_0x5f48ab5425b0 .scope module, "FA2" "fullAdder" 2 35, 2 16 0, S_0x5f48ab51bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "crr";
L_0x5f48ab547fc0 .functor OR 1, L_0x5f48ab547d10, L_0x5f48ab547f30, C4<0>, C4<0>;
v0x5f48ab543320_0 .net "a", 0 0, L_0x5f48ab548100;  1 drivers
v0x5f48ab5433e0_0 .net "b", 0 0, L_0x5f48ab5482c0;  1 drivers
v0x5f48ab5434b0_0 .net "c", 0 0, L_0x5f48ab547d10;  1 drivers
v0x5f48ab5435b0_0 .net "c1", 0 0, L_0x5f48ab547f30;  1 drivers
v0x5f48ab543680_0 .net "cin", 0 0, L_0x5f48ab5478e0;  alias, 1 drivers
v0x5f48ab5437c0_0 .net "crr", 0 0, L_0x5f48ab547fc0;  alias, 1 drivers
v0x5f48ab543860_0 .net "s", 0 0, L_0x5f48ab547c80;  1 drivers
v0x5f48ab543950_0 .net "sum", 0 0, L_0x5f48ab547da0;  1 drivers
S_0x5f48ab542790 .scope module, "HA0" "halfAdder" 2 21, 2 7 0, S_0x5f48ab5425b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "crr";
L_0x5f48ab547c80 .functor XOR 1, L_0x5f48ab548100, L_0x5f48ab5482c0, C4<0>, C4<0>;
L_0x5f48ab547d10 .functor AND 1, L_0x5f48ab548100, L_0x5f48ab5482c0, C4<1>, C4<1>;
v0x5f48ab5429a0_0 .net "a", 0 0, L_0x5f48ab548100;  alias, 1 drivers
v0x5f48ab542a80_0 .net "b", 0 0, L_0x5f48ab5482c0;  alias, 1 drivers
v0x5f48ab542b40_0 .net "crr", 0 0, L_0x5f48ab547d10;  alias, 1 drivers
v0x5f48ab542c10_0 .net "sum", 0 0, L_0x5f48ab547c80;  alias, 1 drivers
S_0x5f48ab542d80 .scope module, "HA1" "halfAdder" 2 22, 2 7 0, S_0x5f48ab5425b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "crr";
L_0x5f48ab547da0 .functor XOR 1, L_0x5f48ab5478e0, L_0x5f48ab547c80, C4<0>, C4<0>;
L_0x5f48ab547f30 .functor AND 1, L_0x5f48ab5478e0, L_0x5f48ab547c80, C4<1>, C4<1>;
v0x5f48ab542f80_0 .net "a", 0 0, L_0x5f48ab5478e0;  alias, 1 drivers
v0x5f48ab543050_0 .net "b", 0 0, L_0x5f48ab547c80;  alias, 1 drivers
v0x5f48ab543120_0 .net "crr", 0 0, L_0x5f48ab547f30;  alias, 1 drivers
v0x5f48ab5431f0_0 .net "sum", 0 0, L_0x5f48ab547da0;  alias, 1 drivers
S_0x5f48ab5439f0 .scope module, "FA3" "fullAdder" 2 36, 2 16 0, S_0x5f48ab51bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "crr";
L_0x5f48ab5487d0 .functor OR 1, L_0x5f48ab548570, L_0x5f48ab548740, C4<0>, C4<0>;
v0x5f48ab5447c0_0 .net "a", 0 0, L_0x5f48ab548910;  1 drivers
v0x5f48ab544880_0 .net "b", 0 0, L_0x5f48ab548a40;  1 drivers
v0x5f48ab544950_0 .net "c", 0 0, L_0x5f48ab548570;  1 drivers
v0x5f48ab544a50_0 .net "c1", 0 0, L_0x5f48ab548740;  1 drivers
v0x5f48ab544b20_0 .net "cin", 0 0, L_0x5f48ab547fc0;  alias, 1 drivers
v0x5f48ab544c60_0 .net "crr", 0 0, L_0x5f48ab5487d0;  alias, 1 drivers
v0x5f48ab544d00_0 .net "s", 0 0, L_0x5f48ab5484c0;  1 drivers
v0x5f48ab544df0_0 .net "sum", 0 0, L_0x5f48ab548600;  1 drivers
S_0x5f48ab543bd0 .scope module, "HA0" "halfAdder" 2 21, 2 7 0, S_0x5f48ab5439f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "crr";
L_0x5f48ab5484c0 .functor XOR 1, L_0x5f48ab548910, L_0x5f48ab548a40, C4<0>, C4<0>;
L_0x5f48ab548570 .functor AND 1, L_0x5f48ab548910, L_0x5f48ab548a40, C4<1>, C4<1>;
v0x5f48ab543dd0_0 .net "a", 0 0, L_0x5f48ab548910;  alias, 1 drivers
v0x5f48ab543eb0_0 .net "b", 0 0, L_0x5f48ab548a40;  alias, 1 drivers
v0x5f48ab543f70_0 .net "crr", 0 0, L_0x5f48ab548570;  alias, 1 drivers
v0x5f48ab544040_0 .net "sum", 0 0, L_0x5f48ab5484c0;  alias, 1 drivers
S_0x5f48ab5441b0 .scope module, "HA1" "halfAdder" 2 22, 2 7 0, S_0x5f48ab5439f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "crr";
L_0x5f48ab548600 .functor XOR 1, L_0x5f48ab547fc0, L_0x5f48ab5484c0, C4<0>, C4<0>;
L_0x5f48ab548740 .functor AND 1, L_0x5f48ab547fc0, L_0x5f48ab5484c0, C4<1>, C4<1>;
v0x5f48ab544420_0 .net "a", 0 0, L_0x5f48ab547fc0;  alias, 1 drivers
v0x5f48ab5444f0_0 .net "b", 0 0, L_0x5f48ab5484c0;  alias, 1 drivers
v0x5f48ab5445c0_0 .net "crr", 0 0, L_0x5f48ab548740;  alias, 1 drivers
v0x5f48ab544690_0 .net "sum", 0 0, L_0x5f48ab548600;  alias, 1 drivers
S_0x5f48ab544e90 .scope module, "FA4" "fullAdder" 2 37, 2 16 0, S_0x5f48ab51bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "crr";
L_0x5f48ab548ed0 .functor OR 1, L_0x5f48ab548c70, L_0x5f48ab548e40, C4<0>, C4<0>;
v0x5f48ab545cf0_0 .net "a", 0 0, L_0x5f48ab548f80;  1 drivers
v0x5f48ab545db0_0 .net "b", 0 0, L_0x5f48ab5490b0;  1 drivers
v0x5f48ab545e80_0 .net "c", 0 0, L_0x5f48ab548c70;  1 drivers
v0x5f48ab545f80_0 .net "c1", 0 0, L_0x5f48ab548e40;  1 drivers
v0x5f48ab546050_0 .net "cin", 0 0, L_0x5f48ab5487d0;  alias, 1 drivers
v0x5f48ab546190_0 .net "crr", 0 0, L_0x5f48ab548ed0;  alias, 1 drivers
v0x5f48ab546230_0 .net "s", 0 0, L_0x5f48ab548bc0;  1 drivers
v0x5f48ab546320_0 .net "sum", 0 0, L_0x5f48ab548d00;  1 drivers
S_0x5f48ab5450c0 .scope module, "HA0" "halfAdder" 2 21, 2 7 0, S_0x5f48ab544e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "crr";
L_0x5f48ab548bc0 .functor XOR 1, L_0x5f48ab548f80, L_0x5f48ab5490b0, C4<0>, C4<0>;
L_0x5f48ab548c70 .functor AND 1, L_0x5f48ab548f80, L_0x5f48ab5490b0, C4<1>, C4<1>;
v0x5f48ab545330_0 .net "a", 0 0, L_0x5f48ab548f80;  alias, 1 drivers
v0x5f48ab545410_0 .net "b", 0 0, L_0x5f48ab5490b0;  alias, 1 drivers
v0x5f48ab5454d0_0 .net "crr", 0 0, L_0x5f48ab548c70;  alias, 1 drivers
v0x5f48ab545570_0 .net "sum", 0 0, L_0x5f48ab548bc0;  alias, 1 drivers
S_0x5f48ab5456e0 .scope module, "HA1" "halfAdder" 2 22, 2 7 0, S_0x5f48ab544e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "crr";
L_0x5f48ab548d00 .functor XOR 1, L_0x5f48ab5487d0, L_0x5f48ab548bc0, C4<0>, C4<0>;
L_0x5f48ab548e40 .functor AND 1, L_0x5f48ab5487d0, L_0x5f48ab548bc0, C4<1>, C4<1>;
v0x5f48ab545950_0 .net "a", 0 0, L_0x5f48ab5487d0;  alias, 1 drivers
v0x5f48ab545a20_0 .net "b", 0 0, L_0x5f48ab548bc0;  alias, 1 drivers
v0x5f48ab545af0_0 .net "crr", 0 0, L_0x5f48ab548e40;  alias, 1 drivers
v0x5f48ab545bc0_0 .net "sum", 0 0, L_0x5f48ab548d00;  alias, 1 drivers
    .scope S_0x5f48ab51bd30;
T_0 ;
    %vpi_call 2 48 "$monitor", "a=%b, b=%b, sum=%b, crr=%b", v0x5f48ab546a30_0, v0x5f48ab546b10_0, v0x5f48ab546d00_0, v0x5f48ab546be0_0 {0 0 0};
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5f48ab546a30_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5f48ab546b10_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5f48ab546a30_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5f48ab546b10_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5f48ab546a30_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5f48ab546b10_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5f48ab546a30_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5f48ab546b10_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5f48ab546a30_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5f48ab546b10_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5f48ab546a30_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5f48ab546b10_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Guia_0801.v";
