// Seed: 2086810661
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input tri id_2,
    input uwire id_3,
    output wor id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wor id_7,
    input wand id_8,
    input supply1 id_9,
    input tri1 id_10,
    output uwire id_11
);
  reg id_13;
  assign module_1.type_8 = 0;
  assign id_4 = 1;
  always force id_4 = id_13;
  wire id_14;
  wire id_15;
  wand id_16;
  integer id_17;
  wire id_18;
  assign id_16 = 1;
  supply1 id_19;
  assign id_19 = 1;
  assign id_11 = id_16;
  wire id_20;
  supply0 id_21 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    output tri id_6,
    output tri1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    input uwire id_11,
    input supply1 id_12,
    output tri id_13,
    output supply1 id_14,
    input tri id_15,
    input supply0 id_16,
    output uwire id_17,
    output supply0 id_18,
    input tri0 id_19,
    input wand id_20,
    input wire id_21,
    output wire id_22,
    input tri0 id_23,
    output tri1 id_24
);
  module_0 modCall_1 (
      id_20,
      id_1,
      id_3,
      id_19,
      id_22,
      id_12,
      id_2,
      id_0,
      id_16,
      id_23,
      id_3,
      id_13
  );
endmodule
