{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682961924518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682961924518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  1 13:25:24 2023 " "Processing started: Mon May  1 13:25:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682961924518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961924518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961924518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682961924930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682961924930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbdm2048.v 1 1 " "Found 1 design units, including 1 entities, in source file sbdm2048.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbdm2048 " "Found entity 1: sbdm2048" {  } { { "sbdm2048.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/sbdm2048.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961931559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961931559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storage.v 1 1 " "Found 1 design units, including 1 entities, in source file storage.v" { { "Info" "ISGN_ENTITY_NAME" "1 storage " "Found entity 1: storage" {  } { { "storage.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/storage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961931563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961931563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_w_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_w_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha1_w_mem " "Found entity 1: sha1_w_mem" {  } { { "sha1_w_mem.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/sha1_w_mem.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961931573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961931573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha1_core " "Found entity 1: sha1_core" {  } { { "sha1_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/sha1_core.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961931584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961931584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha1 " "Found entity 1: sha1" {  } { { "sha1.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/sha1.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961931596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961931596 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dns_ip_rx.v(158) " "Verilog HDL information at dns_ip_rx.v(158): always construct contains both blocking and non-blocking assignments" {  } { { "lib/dns_ip_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/dns_ip_rx.v" 158 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682961931605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/dns_ip_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/dns_ip_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 dns_ip_rx " "Found entity 1: dns_ip_rx" {  } { { "lib/dns_ip_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/dns_ip_rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961931606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961931606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sdram_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-behavioural " "Found design unit 1: sdram_controller-behavioural" {  } { { "sdram_controller.vhdl" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/sdram_controller.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932323 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.vhdl" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/sdram_controller.vhdl" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis_uart_v1_0.v 1 1 " "Found 1 design units, including 1 entities, in source file axis_uart_v1_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_uart_v1_0 " "Found entity 1: axis_uart_v1_0" {  } { { "axis_uart_v1_0.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis_uart_v1_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932334 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB uart_tx.v(80) " "Unrecognized synthesis attribute \"IOB\" at uart_tx.v(80)" {  } { { "uart_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v" 80 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PARITY parity uart_tx.v(24) " "Verilog HDL Declaration information at uart_tx.v(24): object \"PARITY\" differs only in case from object \"parity\" in the same scope" {  } { { "uart_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682961932340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_SIZE byte_size uart_tx.v(25) " "Verilog HDL Declaration information at uart_tx.v(25): object \"BYTE_SIZE\" differs only in case from object \"byte_size\" in the same scope" {  } { { "uart_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682961932340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STOP_BITS stop_bits uart_tx.v(26) " "Verilog HDL Declaration information at uart_tx.v(26): object \"STOP_BITS\" differs only in case from object \"stop_bits\" in the same scope" {  } { { "uart_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682961932340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932341 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB uart_rx.v(90) " "Unrecognized synthesis attribute \"IOB\" at uart_rx.v(90)" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 90 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932347 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB uart_rx.v(91) " "Unrecognized synthesis attribute \"IOB\" at uart_rx.v(91)" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 91 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PARITY parity uart_rx.v(24) " "Verilog HDL Declaration information at uart_rx.v(24): object \"PARITY\" differs only in case from object \"parity\" in the same scope" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682961932348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_SIZE byte_size uart_rx.v(25) " "Verilog HDL Declaration information at uart_rx.v(25): object \"BYTE_SIZE\" differs only in case from object \"byte_size\" in the same scope" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682961932348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STOP_BITS stop_bits uart_rx.v(26) " "Verilog HDL Declaration information at uart_rx.v(26): object \"STOP_BITS\" differs only in case from object \"stop_bits\" in the same scope" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682961932348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 2 2 " "Found 2 design units, including 2 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932348 ""} { "Info" "ISGN_ENTITY_NAME" "2 edge_detect " "Found entity 2: edge_detect" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_prescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_prescaler " "Found entity 1: uart_prescaler" {  } { { "uart_prescaler.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_prescaler.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fifo " "Found entity 1: uart_fifo" {  } { { "uart_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932366 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style axis/sync_reset.v(46) " "Unrecognized synthesis attribute \"srl_style\" at axis/sync_reset.v(46)" {  } { { "axis/sync_reset.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/sync_reset.v" 46 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/sync_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/sync_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_reset " "Found entity 1: sync_reset" {  } { { "axis/sync_reset.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/sync_reset.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/priority_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/priority_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "axis/priority_encoder.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/priority_encoder.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/ll_axis_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/ll_axis_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 ll_axis_bridge " "Found entity 1: ll_axis_bridge" {  } { { "axis/ll_axis_bridge.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/ll_axis_bridge.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_tap.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_tap.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_tap " "Found entity 1: axis_tap" {  } { { "axis/axis_tap.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_tap.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_switch " "Found entity 1: axis_switch" {  } { { "axis/axis_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_switch.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_stat_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_stat_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_stat_counter " "Found entity 1: axis_stat_counter" {  } { { "axis/axis_stat_counter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_stat_counter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_srl_register.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_srl_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_srl_register " "Found entity 1: axis_srl_register" {  } { { "axis/axis_srl_register.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_srl_register.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_srl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_srl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_srl_fifo " "Found entity 1: axis_srl_fifo" {  } { { "axis/axis_srl_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_srl_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_register.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_register " "Found entity 1: axis_register" {  } { { "axis/axis_register.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_register.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_rate_limit.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_rate_limit.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_rate_limit " "Found entity 1: axis_rate_limit" {  } { { "axis/axis_rate_limit.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_rate_limit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_ram_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_ram_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_ram_switch " "Found entity 1: axis_ram_switch" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_pipeline_register.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_pipeline_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_pipeline_register " "Found entity 1: axis_pipeline_register" {  } { { "axis/axis_pipeline_register.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_register.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932459 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(95) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(95)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 95 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932467 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(97) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(97)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 97 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932467 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(99) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(99)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 99 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932468 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(101) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(101)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 101 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932468 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(103) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(103)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 103 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932468 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(105) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(105)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 105 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932468 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(107) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(107)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 107 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932468 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(109) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(109)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932468 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(185) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(185)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932468 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(187) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(187)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 187 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932468 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(189) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(189)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 189 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932468 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(191) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(191)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 191 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932468 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(193) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(193)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 193 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932468 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(195) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(195)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 195 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_pipeline_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_pipeline_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_pipeline_fifo " "Found entity 1: axis_pipeline_fifo" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_mux " "Found entity 1: axis_mux" {  } { { "axis/axis_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_ll_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_ll_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_ll_bridge " "Found entity 1: axis_ll_bridge" {  } { { "axis/axis_ll_bridge.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ll_bridge.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_frame_length_adjust_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_frame_length_adjust_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_length_adjust_fifo " "Found entity 1: axis_frame_length_adjust_fifo" {  } { { "axis/axis_frame_length_adjust_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_frame_length_adjust_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_frame_length_adjust.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_frame_length_adjust.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_length_adjust " "Found entity 1: axis_frame_length_adjust" {  } { { "axis/axis_frame_length_adjust.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_frame_length_adjust.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_frame_len.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_frame_len.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_len " "Found entity 1: axis_frame_len" {  } { { "axis/axis_frame_len.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_frame_len.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_frame_join.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_frame_join.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_join " "Found entity 1: axis_frame_join" {  } { { "axis/axis_frame_join.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_frame_join.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_fifo_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_fifo_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_fifo_adapter " "Found entity 1: axis_fifo_adapter" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932529 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_fifo.v(168) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_fifo.v(168)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v" 168 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932539 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(343) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(343)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v" 343 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932539 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(345) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(345)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v" 345 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932539 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(347) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(347)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v" 347 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932539 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(349) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(349)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v" 349 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932539 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(351) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(351)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v" 351 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932539 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(353) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(353)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v" 353 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_fifo " "Found entity 1: axis_fifo" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_demux " "Found entity 1: axis_demux" {  } { { "axis/axis_demux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_demux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_crosspoint.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_crosspoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_crosspoint " "Found entity 1: axis_crosspoint" {  } { { "axis/axis_crosspoint.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_crosspoint.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_cobs_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_cobs_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_cobs_encode " "Found entity 1: axis_cobs_encode" {  } { { "axis/axis_cobs_encode.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_cobs_encode.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_cobs_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_cobs_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_cobs_decode " "Found entity 1: axis_cobs_decode" {  } { { "axis/axis_cobs_decode.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_cobs_decode.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_broadcast " "Found entity 1: axis_broadcast" {  } { { "axis/axis_broadcast.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_broadcast.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_async_fifo_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_async_fifo_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo_adapter " "Found entity 1: axis_async_fifo_adapter" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932585 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(175) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(175)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 175 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932594 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(177) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(177)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 177 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932595 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(179) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(179)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932595 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(181) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(181)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 181 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932595 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(186) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(186)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 186 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932595 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(188) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(188)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 188 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932595 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(190) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(190)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 190 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932595 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(192) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(192)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 192 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932595 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(194) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(194)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 194 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932595 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(197) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(197)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 197 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932595 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(199) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(199)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932595 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(201) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(201)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 201 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932595 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(203) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(203)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932595 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(205) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(205)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 205 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932595 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(207) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(207)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 207 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932595 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_async_fifo.v(214) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_async_fifo.v(214)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 214 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932595 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axis_async_fifo.v(319) " "Verilog HDL information at axis_async_fifo.v(319): always construct contains both blocking and non-blocking assignments" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 319 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682961932596 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axis_async_fifo.v(542) " "Verilog HDL information at axis_async_fifo.v(542): always construct contains both blocking and non-blocking assignments" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 542 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682961932596 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(651) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(651)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 651 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932596 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(653) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(653)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 653 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932596 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(655) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(655)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 655 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932596 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(657) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(657)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 657 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932596 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(659) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(659)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 659 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932596 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(661) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(661)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 661 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo " "Found entity 1: axis_async_fifo" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_arb_mux " "Found entity 1: axis_arb_mux" {  } { { "axis/axis_arb_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_adapter " "Found entity 1: axis_adapter" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "axis/arbiter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/arbiter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/xgmii_interleave.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/xgmii_interleave.v" { { "Info" "ISGN_ENTITY_NAME" "1 xgmii_interleave " "Found entity 1: xgmii_interleave" {  } { { "lib/xgmii_interleave.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/xgmii_interleave.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/xgmii_deinterleave.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/xgmii_deinterleave.v" { { "Info" "ISGN_ENTITY_NAME" "1 xgmii_deinterleave " "Found entity 1: xgmii_deinterleave" {  } { { "lib/xgmii_deinterleave.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/xgmii_deinterleave.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/xgmii_baser_enc_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/xgmii_baser_enc_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 xgmii_baser_enc_64 " "Found entity 1: xgmii_baser_enc_64" {  } { { "lib/xgmii_baser_enc_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/xgmii_baser_enc_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/xgmii_baser_dec_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/xgmii_baser_dec_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 xgmii_baser_dec_64 " "Found entity 1: xgmii_baser_dec_64" {  } { { "lib/xgmii_baser_dec_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/xgmii_baser_dec_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_mux " "Found entity 1: udp_mux" {  } { { "lib/udp_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_ip_tx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_ip_tx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_tx_64 " "Found entity 1: udp_ip_tx_64" {  } { { "lib/udp_ip_tx_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_ip_tx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_ip_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_ip_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_tx " "Found entity 1: udp_ip_tx" {  } { { "lib/udp_ip_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_ip_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_ip_rx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_ip_rx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_rx_64 " "Found entity 1: udp_ip_rx_64" {  } { { "lib/udp_ip_rx_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_ip_rx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_ip_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_ip_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_rx " "Found entity 1: udp_ip_rx" {  } { { "lib/udp_ip_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_ip_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_demux " "Found entity 1: udp_demux" {  } { { "lib/udp_demux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_demux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_complete_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_complete_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_complete_64 " "Found entity 1: udp_complete_64" {  } { { "lib/udp_complete_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_complete_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_complete.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_complete " "Found entity 1: udp_complete" {  } { { "lib/udp_complete.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_complete.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_checksum_gen_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_checksum_gen_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_checksum_gen_64 " "Found entity 1: udp_checksum_gen_64" {  } { { "lib/udp_checksum_gen_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_checksum_gen_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_checksum_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_checksum_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_checksum_gen " "Found entity 1: udp_checksum_gen" {  } { { "lib/udp_checksum_gen.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_checksum_gen.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_arb_mux " "Found entity 1: udp_arb_mux" {  } { { "lib/udp_arb_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_64 " "Found entity 1: udp_64" {  } { { "lib/udp_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "lib/udp.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_sdr_out_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_sdr_out_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_sdr_out_diff " "Found entity 1: ssio_sdr_out_diff" {  } { { "lib/ssio_sdr_out_diff.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_sdr_out_diff.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932791 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB lib/ssio_sdr_out.v(66) " "Unrecognized synthesis attribute \"IOB\" at lib/ssio_sdr_out.v(66)" {  } { { "lib/ssio_sdr_out.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_sdr_out.v" 66 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_sdr_out.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_sdr_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_sdr_out " "Found entity 1: ssio_sdr_out" {  } { { "lib/ssio_sdr_out.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_sdr_out.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_sdr_in_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_sdr_in_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_sdr_in_diff " "Found entity 1: ssio_sdr_in_diff" {  } { { "lib/ssio_sdr_in_diff.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_sdr_in_diff.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932807 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB lib/ssio_sdr_in.v(156) " "Unrecognized synthesis attribute \"IOB\" at lib/ssio_sdr_in.v(156)" {  } { { "lib/ssio_sdr_in.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_sdr_in.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_sdr_in.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_sdr_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_sdr_in " "Found entity 1: ssio_sdr_in" {  } { { "lib/ssio_sdr_in.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_sdr_in.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_ddr_out_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_ddr_out_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_out_diff " "Found entity 1: ssio_ddr_out_diff" {  } { { "lib/ssio_ddr_out_diff.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_ddr_out_diff.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_ddr_out.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_ddr_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_out " "Found entity 1: ssio_ddr_out" {  } { { "lib/ssio_ddr_out.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_ddr_out.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_ddr_in_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_ddr_in_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_in_diff " "Found entity 1: ssio_ddr_in_diff" {  } { { "lib/ssio_ddr_in_diff.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_ddr_in_diff.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_ddr_in.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_ddr_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_in " "Found entity 1: ssio_ddr_in" {  } { { "lib/ssio_ddr_in.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_ddr_in.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/rgmii_phy_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/rgmii_phy_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_phy_if " "Found entity 1: rgmii_phy_if" {  } { { "lib/rgmii_phy_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ptp_ts_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ptp_ts_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_ts_extract " "Found entity 1: ptp_ts_extract" {  } { { "lib/ptp_ts_extract.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_ts_extract.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ptp_tag_insert.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ptp_tag_insert.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_tag_insert " "Found entity 1: ptp_tag_insert" {  } { { "lib/ptp_tag_insert.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_tag_insert.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ptp_perout.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ptp_perout.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_perout " "Found entity 1: ptp_perout" {  } { { "lib/ptp_perout.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_perout.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock_cdc.v(169) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock_cdc.v(169)" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v" 169 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932861 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock_cdc.v(171) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock_cdc.v(171)" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v" 171 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932861 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock_cdc.v(173) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock_cdc.v(173)" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v" 173 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ptp_clock_cdc.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ptp_clock_cdc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_clock_cdc " "Found entity 1: ptp_clock_cdc" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932863 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock.v(146) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock.v(146)" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932871 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock.v(148) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock.v(148)" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932871 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock.v(150) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock.v(150)" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932871 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock.v(152) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock.v(152)" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ptp_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ptp_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_clock " "Found entity 1: ptp_clock" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/oddr.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/oddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 oddr " "Found entity 1: oddr" {  } { { "lib/oddr.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/oddr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932874 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB lib/mii_phy_if.v(87) " "Unrecognized synthesis attribute \"IOB\" at lib/mii_phy_if.v(87)" {  } { { "lib/mii_phy_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/mii_phy_if.v" 87 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932876 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB lib/mii_phy_if.v(89) " "Unrecognized synthesis attribute \"IOB\" at lib/mii_phy_if.v(89)" {  } { { "lib/mii_phy_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/mii_phy_if.v" 89 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/mii_phy_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/mii_phy_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 mii_phy_if " "Found entity 1: mii_phy_if" {  } { { "lib/mii_phy_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/mii_phy_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lib/lfsr.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/lfsr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_mux " "Found entity 1: ip_mux" {  } { { "lib/ip_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_eth_tx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_eth_tx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_tx_64 " "Found entity 1: ip_eth_tx_64" {  } { { "lib/ip_eth_tx_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_eth_tx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_eth_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_eth_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_tx " "Found entity 1: ip_eth_tx" {  } { { "lib/ip_eth_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_eth_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_eth_rx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_eth_rx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_rx_64 " "Found entity 1: ip_eth_rx_64" {  } { { "lib/ip_eth_rx_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_eth_rx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_eth_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_eth_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_rx " "Found entity 1: ip_eth_rx" {  } { { "lib/ip_eth_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_eth_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_demux " "Found entity 1: ip_demux" {  } { { "lib/ip_demux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_demux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_complete_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_complete_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_complete_64 " "Found entity 1: ip_complete_64" {  } { { "lib/ip_complete_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_complete_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_complete.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_complete " "Found entity 1: ip_complete" {  } { { "lib/ip_complete.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_complete.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_arb_mux " "Found entity 1: ip_arb_mux" {  } { { "lib/ip_arb_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_64 " "Found entity 1: ip_64" {  } { { "lib/ip_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961932993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961932993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "lib/ip.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/iddr.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/iddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 iddr " "Found entity 1: iddr" {  } { { "lib/iddr.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/iddr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/gmii_phy_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/gmii_phy_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 gmii_phy_if " "Found entity 1: gmii_phy_if" {  } { { "lib/gmii_phy_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/gmii_phy_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933012 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_phy_10g_tx_if.v(109) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_phy_10g_tx_if.v(109)" {  } { { "lib/eth_phy_10g_tx_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_tx_if.v" 109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933018 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_phy_10g_tx_if.v(111) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_phy_10g_tx_if.v(111)" {  } { { "lib/eth_phy_10g_tx_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_tx_if.v" 111 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_tx_if " "Found entity 1: eth_phy_10g_tx_if" {  } { { "lib/eth_phy_10g_tx_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_tx_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_tx " "Found entity 1: eth_phy_10g_tx" {  } { { "lib/eth_phy_10g_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_rx_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_rx_watchdog " "Found entity 1: eth_phy_10g_rx_watchdog" {  } { { "lib/eth_phy_10g_rx_watchdog.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_watchdog.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933023 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_phy_10g_rx_if.v(113) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_phy_10g_rx_if.v(113)" {  } { { "lib/eth_phy_10g_rx_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_if.v" 113 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933029 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_phy_10g_rx_if.v(115) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_phy_10g_rx_if.v(115)" {  } { { "lib/eth_phy_10g_rx_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_if.v" 115 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_rx_if " "Found entity 1: eth_phy_10g_rx_if" {  } { { "lib/eth_phy_10g_rx_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_rx_frame_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_frame_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_rx_frame_sync " "Found entity 1: eth_phy_10g_rx_frame_sync" {  } { { "lib/eth_phy_10g_rx_frame_sync.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_frame_sync.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_rx_ber_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_ber_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_rx_ber_mon " "Found entity 1: eth_phy_10g_rx_ber_mon" {  } { { "lib/eth_phy_10g_rx_ber_mon.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_ber_mon.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_rx " "Found entity 1: eth_phy_10g_rx" {  } { { "lib/eth_phy_10g_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g " "Found entity 1: eth_phy_10g" {  } { { "lib/eth_phy_10g.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mux " "Found entity 1: eth_mux" {  } { { "lib/eth_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_phy_10g_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_phy_10g_tx " "Found entity 1: eth_mac_phy_10g_tx" {  } { { "lib/eth_mac_phy_10g_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_phy_10g_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_phy_10g_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_phy_10g_rx " "Found entity 1: eth_mac_phy_10g_rx" {  } { { "lib/eth_mac_phy_10g_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_phy_10g_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_phy_10g_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_phy_10g_fifo " "Found entity 1: eth_mac_phy_10g_fifo" {  } { { "lib/eth_mac_phy_10g_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_phy_10g_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_phy_10g.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_phy_10g " "Found entity 1: eth_mac_phy_10g" {  } { { "lib/eth_mac_phy_10g.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_phy_10g.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_mii_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_mii_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_mii_fifo " "Found entity 1: eth_mac_mii_fifo" {  } { { "lib/eth_mac_mii_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_mii_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_mii.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_mii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_mii " "Found entity 1: eth_mac_mii" {  } { { "lib/eth_mac_mii.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_mii.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_10g_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_10g_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_10g_fifo " "Found entity 1: eth_mac_10g_fifo" {  } { { "lib/eth_mac_10g_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_10g_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_10g.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_10g.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_10g " "Found entity 1: eth_mac_10g" {  } { { "lib/eth_mac_10g.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_10g.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g_rgmii_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_rgmii_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_rgmii_fifo " "Found entity 1: eth_mac_1g_rgmii_fifo" {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933122 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_rgmii.v(112) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_rgmii.v(112)" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933124 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_rgmii.v(119) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_rgmii.v(119)" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v" 119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933124 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_rgmii.v(133) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_rgmii.v(133)" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v" 133 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g_rgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_rgmii " "Found entity 1: eth_mac_1g_rgmii" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g_gmii_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_gmii_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_gmii_fifo " "Found entity 1: eth_mac_1g_gmii_fifo" {  } { { "lib/eth_mac_1g_gmii_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_gmii_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933132 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_gmii.v(112) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_gmii.v(112)" {  } { { "lib/eth_mac_1g_gmii.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_gmii.v" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933134 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_gmii.v(119) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_gmii.v(119)" {  } { { "lib/eth_mac_1g_gmii.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_gmii.v" 119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933134 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_gmii.v(133) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_gmii.v(133)" {  } { { "lib/eth_mac_1g_gmii.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_gmii.v" 133 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g_gmii.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_gmii " "Found entity 1: eth_mac_1g_gmii" {  } { { "lib/eth_mac_1g_gmii.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_gmii.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_fifo " "Found entity 1: eth_mac_1g_fifo" {  } { { "lib/eth_mac_1g_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g " "Found entity 1: eth_mac_1g" {  } { { "lib/eth_mac_1g.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_demux " "Found entity 1: eth_demux" {  } { { "lib/eth_demux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_demux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_axis_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_axis_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_axis_tx " "Found entity 1: eth_axis_tx" {  } { { "lib/eth_axis_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_axis_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_axis_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_axis_rx " "Found entity 1: eth_axis_rx" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_arb_mux " "Found entity 1: eth_arb_mux" {  } { { "lib/eth_arb_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_xgmii_tx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_xgmii_tx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_xgmii_tx_64 " "Found entity 1: axis_xgmii_tx_64" {  } { { "lib/axis_xgmii_tx_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_tx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_xgmii_tx_32.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_xgmii_tx_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_xgmii_tx_32 " "Found entity 1: axis_xgmii_tx_32" {  } { { "lib/axis_xgmii_tx_32.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_tx_32.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "XGMII_TERM xgmii_term axis_xgmii_rx_64.v(97) " "Verilog HDL Declaration information at axis_xgmii_rx_64.v(97): object \"XGMII_TERM\" differs only in case from object \"xgmii_term\" in the same scope" {  } { { "lib/axis_xgmii_rx_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_rx_64.v" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682961933207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_xgmii_rx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_xgmii_rx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_xgmii_rx_64 " "Found entity 1: axis_xgmii_rx_64" {  } { { "lib/axis_xgmii_rx_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_rx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "XGMII_TERM xgmii_term axis_xgmii_rx_32.v(95) " "Verilog HDL Declaration information at axis_xgmii_rx_32.v(95): object \"XGMII_TERM\" differs only in case from object \"xgmii_term\" in the same scope" {  } { { "lib/axis_xgmii_rx_32.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_rx_32.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682961933213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_xgmii_rx_32.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_xgmii_rx_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_xgmii_rx_32 " "Found entity 1: axis_xgmii_rx_32" {  } { { "lib/axis_xgmii_rx_32.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_rx_32.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_gmii_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_gmii_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_gmii_tx " "Found entity 1: axis_gmii_tx" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_gmii_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_gmii_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_gmii_rx " "Found entity 1: axis_gmii_rx" {  } { { "lib/axis_gmii_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_eth_fcs_insert_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_insert_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_eth_fcs_insert_64 " "Found entity 1: axis_eth_fcs_insert_64" {  } { { "lib/axis_eth_fcs_insert_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_eth_fcs_insert_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_eth_fcs_insert.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_insert.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_eth_fcs_insert " "Found entity 1: axis_eth_fcs_insert" {  } { { "lib/axis_eth_fcs_insert.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_eth_fcs_insert.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_eth_fcs_check_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_check_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_eth_fcs_check_64 " "Found entity 1: axis_eth_fcs_check_64" {  } { { "lib/axis_eth_fcs_check_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_eth_fcs_check_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_eth_fcs_check.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_eth_fcs_check " "Found entity 1: axis_eth_fcs_check" {  } { { "lib/axis_eth_fcs_check.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_eth_fcs_check.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_eth_fcs.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_eth_fcs " "Found entity 1: axis_eth_fcs" {  } { { "lib/axis_eth_fcs.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_eth_fcs.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_baser_tx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_baser_tx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_baser_tx_64 " "Found entity 1: axis_baser_tx_64" {  } { { "lib/axis_baser_tx_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_baser_tx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_baser_rx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_baser_rx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_baser_rx_64 " "Found entity 1: axis_baser_rx_64" {  } { { "lib/axis_baser_rx_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_baser_rx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/arp_eth_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/arp_eth_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_eth_tx " "Found entity 1: arp_eth_tx" {  } { { "lib/arp_eth_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/arp_eth_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/arp_eth_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_eth_rx " "Found entity 1: arp_eth_rx" {  } { { "lib/arp_eth_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/arp_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/arp_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_cache " "Found entity 1: arp_cache" {  } { { "lib/arp_cache.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_cache.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/arp.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/arp.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp " "Found entity 1: arp" {  } { { "lib/arp.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_signal " "Found entity 1: sync_signal" {  } { { "sync_signal.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/sync_signal.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/hex_display.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_core.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_core " "Found entity 1: fpga_core" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_switch " "Found entity 1: debounce_switch" {  } { { "debounce_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/debounce_switch.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altplldram.v 1 1 " "Found 1 design units, including 1 entities, in source file altplldram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altplldram " "Found entity 1: altplldram" {  } { { "altplldram.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/altplldram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933335 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(47) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(47): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/priority_encoder.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/priority_encoder.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933361 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(48) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(48): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/priority_encoder.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/priority_encoder.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933361 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_switch axis_switch.v(116) " "Verilog HDL Parameter Declaration warning at axis_switch.v(116): Parameter Declaration in module \"axis_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_switch.v" 116 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933363 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_switch axis_switch.v(117) " "Verilog HDL Parameter Declaration warning at axis_switch.v(117): Parameter Declaration in module \"axis_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_switch.v" 117 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933363 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_switch axis_switch.v(119) " "Verilog HDL Parameter Declaration warning at axis_switch.v(119): Parameter Declaration in module \"axis_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_switch.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933363 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_switch axis_switch.v(120) " "Verilog HDL Parameter Declaration warning at axis_switch.v(120): Parameter Declaration in module \"axis_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_switch.v" 120 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933363 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(144) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(144): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 144 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933369 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(145) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(145): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 145 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933369 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(147) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(147): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 147 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933369 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(148) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(148): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 148 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933369 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(151) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(151): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 151 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933369 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(152) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(152): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 152 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933369 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(155) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(155): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 155 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933369 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(156) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(156): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 156 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933369 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(158) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(158): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 158 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933369 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(159) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(159): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 159 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933369 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(161) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(161): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 161 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933370 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(162) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(162): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 162 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933370 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(163) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(163): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 163 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933370 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(164) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(164): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 164 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933370 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(165) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(165): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 165 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933370 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(167) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(167): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 167 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933370 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(168) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(168): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 168 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933370 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(170) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(170): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_ram_switch.v" 170 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933370 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(93) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(93): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933371 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(94) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(94): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v" 94 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(97) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(97): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(98) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(98): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v" 98 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(100) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(100): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v" 100 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(102) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(102): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v" 102 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(103) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(103): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v" 103 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(105) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(105): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v" 105 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(106) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(106): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v" 106 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(108) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(108): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v" 108 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(109) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(109): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_adapter.v" 109 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_pipeline_fifo axis_pipeline_fifo.v(88) " "Verilog HDL Parameter Declaration warning at axis_pipeline_fifo.v(88): Parameter Declaration in module \"axis_pipeline_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_pipeline_fifo.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933379 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_mux axis_mux.v(92) " "Verilog HDL Parameter Declaration warning at axis_mux.v(92): Parameter Declaration in module \"axis_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_mux.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933380 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo axis_fifo.v(121) " "Verilog HDL Parameter Declaration warning at axis_fifo.v(121): Parameter Declaration in module \"axis_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v" 121 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933386 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo axis_fifo.v(123) " "Verilog HDL Parameter Declaration warning at axis_fifo.v(123): Parameter Declaration in module \"axis_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo.v" 123 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933386 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_frame_join axis_frame_join.v(78) " "Verilog HDL Parameter Declaration warning at axis_frame_join.v(78): Parameter Declaration in module \"axis_frame_join\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_frame_join.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_frame_join.v" 78 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933388 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_frame_join axis_frame_join.v(80) " "Verilog HDL Parameter Declaration warning at axis_frame_join.v(80): Parameter Declaration in module \"axis_frame_join\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_frame_join.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_frame_join.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933388 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_frame_join axis_frame_join.v(81) " "Verilog HDL Parameter Declaration warning at axis_frame_join.v(81): Parameter Declaration in module \"axis_frame_join\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_frame_join.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_frame_join.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933388 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(127) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(127): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v" 127 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933388 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(128) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(128): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v" 128 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933389 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(131) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(131): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v" 131 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933389 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(132) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(132): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v" 132 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933389 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(134) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(134): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v" 134 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933389 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(136) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(136): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v" 136 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933389 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(137) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(137): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_fifo_adapter.v" 137 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933389 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_demux axis_demux.v(97) " "Verilog HDL Parameter Declaration warning at axis_demux.v(97): Parameter Declaration in module \"axis_demux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_demux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_demux.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933389 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_demux axis_demux.v(99) " "Verilog HDL Parameter Declaration warning at axis_demux.v(99): Parameter Declaration in module \"axis_demux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_demux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_demux.v" 99 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933389 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_crosspoint axis_crosspoint.v(93) " "Verilog HDL Parameter Declaration warning at axis_crosspoint.v(93): Parameter Declaration in module \"axis_crosspoint\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_crosspoint.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_crosspoint.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933390 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_broadcast axis_broadcast.v(88) " "Verilog HDL Parameter Declaration warning at axis_broadcast.v(88): Parameter Declaration in module \"axis_broadcast\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_broadcast.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_broadcast.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933393 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(131) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(131): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v" 131 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933393 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(132) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(132): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v" 132 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933394 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(135) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(135): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v" 135 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933394 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(136) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(136): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v" 136 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933394 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(138) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(138): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v" 138 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933394 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(140) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(140): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v" 140 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933394 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(141) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(141): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v" 141 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933394 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo axis_async_fifo.v(125) " "Verilog HDL Parameter Declaration warning at axis_async_fifo.v(125): Parameter Declaration in module \"axis_async_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933394 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo axis_async_fifo.v(127) " "Verilog HDL Parameter Declaration warning at axis_async_fifo.v(127): Parameter Declaration in module \"axis_async_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 127 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933394 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_arb_mux axis_arb_mux.v(96) " "Verilog HDL Parameter Declaration warning at axis_arb_mux.v(96): Parameter Declaration in module \"axis_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_arb_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_arb_mux.v" 96 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933397 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_arb_mux axis_arb_mux.v(98) " "Verilog HDL Parameter Declaration warning at axis_arb_mux.v(98): Parameter Declaration in module \"axis_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_arb_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_arb_mux.v" 98 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933397 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_mux udp_mux.v(126) " "Verilog HDL Parameter Declaration warning at udp_mux.v(126): Parameter Declaration in module \"udp_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/udp_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_mux.v" 126 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933403 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_demux udp_demux.v(127) " "Verilog HDL Parameter Declaration warning at udp_demux.v(127): Parameter Declaration in module \"udp_demux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/udp_demux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_demux.v" 127 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933410 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ip_arb_mux ip_arb_mux.v(116) " "Verilog HDL Parameter Declaration warning at ip_arb_mux.v(116): Parameter Declaration in module \"ip_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ip_arb_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_arb_mux.v" 116 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933412 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_arb_mux eth_arb_mux.v(90) " "Verilog HDL Parameter Declaration warning at eth_arb_mux.v(90): Parameter Declaration in module \"eth_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_arb_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_arb_mux.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933414 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(89) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(89): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_rx.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933421 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(91) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(91): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_rx.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933422 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(93) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(93): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_rx.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933422 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(85) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(85): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_tx.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933424 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(87) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(87): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_tx.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933424 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(89) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(89): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/arp_eth_tx.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933424 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lfsr lfsr.v(355) " "Verilog HDL Parameter Declaration warning at lfsr.v(355): Parameter Declaration in module \"lfsr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/lfsr.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/lfsr.v" 355 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933429 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_checksum_gen_64 udp_checksum_gen_64.v(145) " "Verilog HDL Parameter Declaration warning at udp_checksum_gen_64.v(145): Parameter Declaration in module \"udp_checksum_gen_64\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/udp_checksum_gen_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_checksum_gen_64.v" 145 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933431 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_checksum_gen udp_checksum_gen.v(143) " "Verilog HDL Parameter Declaration warning at udp_checksum_gen.v(143): Parameter Declaration in module \"udp_checksum_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/udp_checksum_gen.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_checksum_gen.v" 143 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933439 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_arb_mux udp_arb_mux.v(124) " "Verilog HDL Parameter Declaration warning at udp_arb_mux.v(124): Parameter Declaration in module \"udp_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/udp_arb_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/udp_arb_mux.v" 124 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933441 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(81) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(81): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933446 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(83) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(83): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933446 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(84) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(84): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933446 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(86) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(86): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933446 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(87) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(87): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933446 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(89) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(89): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933446 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(90) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(90): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933446 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(519) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(519): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock_cdc.v" 519 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933447 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock ptp_clock.v(97) " "Verilog HDL Parameter Declaration warning at ptp_clock.v(97): Parameter Declaration in module \"ptp_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ptp_clock.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933450 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ip_mux ip_mux.v(118) " "Verilog HDL Parameter Declaration warning at ip_mux.v(118): Parameter Declaration in module \"ip_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ip_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_mux.v" 118 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933451 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ip_demux ip_demux.v(119) " "Verilog HDL Parameter Declaration warning at ip_demux.v(119): Parameter Declaration in module \"ip_demux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ip_demux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_demux.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933453 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_phy_10g_rx_watchdog eth_phy_10g_rx_watchdog.v(71) " "Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_watchdog.v(71): Parameter Declaration in module \"eth_phy_10g_rx_watchdog\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_phy_10g_rx_watchdog.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_watchdog.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933454 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_phy_10g_rx_frame_sync eth_phy_10g_rx_frame_sync.v(56) " "Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_frame_sync.v(56): Parameter Declaration in module \"eth_phy_10g_rx_frame_sync\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_phy_10g_rx_frame_sync.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_frame_sync.v" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933455 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_phy_10g_rx_frame_sync eth_phy_10g_rx_frame_sync.v(57) " "Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_frame_sync.v(57): Parameter Declaration in module \"eth_phy_10g_rx_frame_sync\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_phy_10g_rx_frame_sync.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_frame_sync.v" 57 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933455 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_phy_10g_rx_ber_mon eth_phy_10g_rx_ber_mon.v(62) " "Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_ber_mon.v(62): Parameter Declaration in module \"eth_phy_10g_rx_ber_mon\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_phy_10g_rx_ber_mon.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_phy_10g_rx_ber_mon.v" 62 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933455 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_mux eth_mux.v(92) " "Verilog HDL Parameter Declaration warning at eth_mux.v(92): Parameter Declaration in module \"eth_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_mux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mux.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933456 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_baser_tx_64 axis_baser_tx_64.v(90) " "Verilog HDL Parameter Declaration warning at axis_baser_tx_64.v(90): Parameter Declaration in module \"axis_baser_tx_64\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_baser_tx_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_baser_tx_64.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933457 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_baser_tx_64 axis_baser_tx_64.v(91) " "Verilog HDL Parameter Declaration warning at axis_baser_tx_64.v(91): Parameter Declaration in module \"axis_baser_tx_64\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_baser_tx_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_baser_tx_64.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933457 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_mac_phy_10g_fifo eth_mac_phy_10g_fifo.v(154) " "Verilog HDL Parameter Declaration warning at eth_mac_phy_10g_fifo.v(154): Parameter Declaration in module \"eth_mac_phy_10g_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_mac_phy_10g_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_phy_10g_fifo.v" 154 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933464 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_gmii_tx axis_gmii_tx.v(91) " "Verilog HDL Parameter Declaration warning at axis_gmii_tx.v(91): Parameter Declaration in module \"axis_gmii_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933467 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_mac_10g_fifo eth_mac_10g_fifo.v(138) " "Verilog HDL Parameter Declaration warning at eth_mac_10g_fifo.v(138): Parameter Declaration in module \"eth_mac_10g_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_mac_10g_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_10g_fifo.v" 138 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933469 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_xgmii_tx_64 axis_xgmii_tx_64.v(90) " "Verilog HDL Parameter Declaration warning at axis_xgmii_tx_64.v(90): Parameter Declaration in module \"axis_xgmii_tx_64\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_xgmii_tx_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_tx_64.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933471 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_xgmii_tx_64 axis_xgmii_tx_64.v(91) " "Verilog HDL Parameter Declaration warning at axis_xgmii_tx_64.v(91): Parameter Declaration in module \"axis_xgmii_tx_64\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_xgmii_tx_64.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_tx_64.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933471 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_xgmii_tx_32 axis_xgmii_tx_32.v(88) " "Verilog HDL Parameter Declaration warning at axis_xgmii_tx_32.v(88): Parameter Declaration in module \"axis_xgmii_tx_32\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_xgmii_tx_32.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_tx_32.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933476 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_xgmii_tx_32 axis_xgmii_tx_32.v(89) " "Verilog HDL Parameter Declaration warning at axis_xgmii_tx_32.v(89): Parameter Declaration in module \"axis_xgmii_tx_32\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_xgmii_tx_32.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_xgmii_tx_32.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933476 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_demux eth_demux.v(93) " "Verilog HDL Parameter Declaration warning at eth_demux.v(93): Parameter Declaration in module \"eth_demux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_demux.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_demux.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933481 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(79) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(79): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_tx.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933482 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(81) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(81): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_tx.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933482 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(83) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(83): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_tx.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933482 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(80) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(80): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933484 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(82) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(82): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933484 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(84) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(84): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682961933484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682961933534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll:altpll_component\"" {  } { { "fpga.v" "altpll_component" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961933740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:altpll_component " "Elaborated megafunction instantiation \"altpll:altpll_component\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 208 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961933752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:altpll_component " "Instantiated megafunction \"altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2000 " "Parameter \"clk1_phase_shift\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961933753 ""}  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 208 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682961933753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_chi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_chi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_chi2 " "Found entity 1: altpll_chi2" {  } { { "db/altpll_chi2.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altpll_chi2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961933814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961933814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_chi2 altpll:altpll_component\|altpll_chi2:auto_generated " "Elaborating entity \"altpll_chi2\" for hierarchy \"altpll:altpll_component\|altpll_chi2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961933815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_reset sync_reset:sync_reset_inst " "Elaborating entity \"sync_reset\" for hierarchy \"sync_reset:sync_reset_inst\"" {  } { { "fpga.v" "sync_reset_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961933830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_switch debounce_switch:debounce_switch_inst " "Elaborating entity \"debounce_switch\" for hierarchy \"debounce_switch:debounce_switch_inst\"" {  } { { "fpga.v" "debounce_switch_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961933834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_core fpga_core:core_inst " "Elaborating entity \"fpga_core\" for hierarchy \"fpga_core:core_inst\"" {  } { { "fpga.v" "core_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961933851 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg fpga_core.v(58) " "Output port \"ledg\" at fpga_core.v(58) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933873 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[17..1\] fpga_core.v(59) " "Output port \"ledr\[17..1\]\" at fpga_core.v(59) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 fpga_core.v(60) " "Output port \"hex0\" at fpga_core.v(60) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 fpga_core.v(61) " "Output port \"hex1\" at fpga_core.v(61) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex2 fpga_core.v(62) " "Output port \"hex2\" at fpga_core.v(62) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex3 fpga_core.v(63) " "Output port \"hex3\" at fpga_core.v(63) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex4 fpga_core.v(64) " "Output port \"hex4\" at fpga_core.v(64) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex5 fpga_core.v(65) " "Output port \"hex5\" at fpga_core.v(65) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex6 fpga_core.v(66) " "Output port \"hex6\" at fpga_core.v(66) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex7 fpga_core.v(67) " "Output port \"hex7\" at fpga_core.v(67) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_addr fpga_core.v(96) " "Output port \"dram_addr\" at fpga_core.v(96) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_bank fpga_core.v(97) " "Output port \"dram_bank\" at fpga_core.v(97) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_dqm fpga_core.v(104) " "Output port \"dram_dqm\" at fpga_core.v(104) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_sdram_wb_addr_i fpga_core.v(107) " "Output port \"ext_sdram_wb_addr_i\" at fpga_core.v(107) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_sdram_wb_data_i fpga_core.v(108) " "Output port \"ext_sdram_wb_data_i\" at fpga_core.v(108) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_uart_data fpga_core.v(115) " "Output port \"ext_uart_data\" at fpga_core.v(115) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_cas_n fpga_core.v(98) " "Output port \"dram_cas_n\" at fpga_core.v(98) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_ras_n fpga_core.v(99) " "Output port \"dram_ras_n\" at fpga_core.v(99) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_cke fpga_core.v(100) " "Output port \"dram_cke\" at fpga_core.v(100) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_clk fpga_core.v(101) " "Output port \"dram_clk\" at fpga_core.v(101) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_cs_n fpga_core.v(102) " "Output port \"dram_cs_n\" at fpga_core.v(102) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_we_n fpga_core.v(105) " "Output port \"dram_we_n\" at fpga_core.v(105) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_sdram_wb_we_i fpga_core.v(110) " "Output port \"ext_sdram_wb_we_i\" at fpga_core.v(110) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_sdram_wb_stb_i fpga_core.v(112) " "Output port \"ext_sdram_wb_stb_i\" at fpga_core.v(112) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_sdram_wb_cyc_i fpga_core.v(113) " "Output port \"ext_sdram_wb_cyc_i\" at fpga_core.v(113) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_uart_valid fpga_core.v(116) " "Output port \"ext_uart_valid\" at fpga_core.v(116) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961933874 "|fpga|fpga_core:core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g_rgmii_fifo fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0 " "Elaborating entity \"eth_mac_1g_rgmii_fifo\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\"" {  } { { "fpga_core.v" "eth_mac_inst0" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g_rgmii fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst " "Elaborating entity \"eth_mac_1g_rgmii\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\"" {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "eth_mac_1g_rgmii_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eth_mac_1g_rgmii.v(150) " "Verilog HDL assignment warning at eth_mac_1g_rgmii.v(150): truncated value with size 32 to match size of target (7)" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961934063 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 eth_mac_1g_rgmii.v(153) " "Verilog HDL assignment warning at eth_mac_1g_rgmii.v(153): truncated value with size 32 to match size of target (2)" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961934064 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmii_phy_if fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst " "Elaborating entity \"rgmii_phy_if\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\"" {  } { { "lib/eth_mac_1g_rgmii.v" "rgmii_phy_if_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rgmii_tx_clk_rise rgmii_phy_if.v(112) " "Verilog HDL or VHDL warning at rgmii_phy_if.v(112): object \"rgmii_tx_clk_rise\" assigned a value but never read" {  } { { "lib/rgmii_phy_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682961934072 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rgmii_phy_if.v(129) " "Verilog HDL assignment warning at rgmii_phy_if.v(129): truncated value with size 32 to match size of target (6)" {  } { { "lib/rgmii_phy_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961934072 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rgmii_phy_if.v(144) " "Verilog HDL assignment warning at rgmii_phy_if.v(144): truncated value with size 32 to match size of target (6)" {  } { { "lib/rgmii_phy_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961934072 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssio_ddr_in fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst " "Elaborating entity \"ssio_ddr_in\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\"" {  } { { "lib/rgmii_phy_if.v" "rx_ssio_ddr_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iddr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst " "Elaborating entity \"iddr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\"" {  } { { "lib/ssio_ddr_in.v" "data_iddr_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ssio_ddr_in.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Elaborating entity \"altddio_in\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\"" {  } { { "lib/iddr.v" "altddio_in_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/iddr.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\"" {  } { { "lib/iddr.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/iddr.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961934162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961934162 ""}  } { { "lib/iddr.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/iddr.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682961934162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_b2d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_b2d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_b2d " "Found entity 1: ddio_in_b2d" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961934205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961934205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_b2d fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated " "Elaborating entity \"ddio_in_b2d\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oddr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst " "Elaborating entity \"oddr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\"" {  } { { "lib/rgmii_phy_if.v" "clk_oddr_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "lib/oddr.v" "altddio_out_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/oddr.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "lib/oddr.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/oddr.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961934281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961934281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OE_REG UNUSED " "Parameter \"OE_REG\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961934281 ""}  } { { "lib/oddr.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/oddr.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682961934281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_86d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_86d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_86d " "Found entity 1: ddio_out_86d" {  } { { "db/ddio_out_86d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_out_86d.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961934325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961934325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_86d fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_86d:auto_generated " "Elaborating entity \"ddio_out_86d\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_86d:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oddr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst " "Elaborating entity \"oddr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\"" {  } { { "lib/rgmii_phy_if.v" "data_oddr_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "lib/oddr.v" "altddio_out_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/oddr.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "lib/oddr.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/oddr.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961934361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961934361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OE_REG UNUSED " "Parameter \"OE_REG\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682961934361 ""}  } { { "lib/oddr.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/oddr.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682961934361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_c6d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_c6d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_c6d " "Found entity 1: ddio_out_c6d" {  } { { "db/ddio_out_c6d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_out_c6d.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682961934399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961934399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_c6d fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_c6d:auto_generated " "Elaborating entity \"ddio_out_c6d\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_c6d:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst " "Elaborating entity \"eth_mac_1g\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\"" {  } { { "lib/eth_mac_1g_rgmii.v" "eth_mac_1g_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_gmii_rx fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst " "Elaborating entity \"axis_gmii_rx\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\"" {  } { { "lib/eth_mac_1g.v" "axis_gmii_rx_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 1 axis_gmii_rx.v(140) " "Verilog HDL assignment warning at axis_gmii_rx.v(140): truncated value with size 97 to match size of target (1)" {  } { { "lib/axis_gmii_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_rx.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961934417 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\|lfsr:eth_crc_8 " "Elaborating entity \"lfsr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\|lfsr:eth_crc_8\"" {  } { { "lib/axis_gmii_rx.v" "eth_crc_8" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_rx.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961934436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_gmii_tx fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_tx:axis_gmii_tx_inst " "Elaborating entity \"axis_gmii_tx\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_tx:axis_gmii_tx_inst\"" {  } { { "lib/eth_mac_1g.v" "axis_gmii_tx_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961936944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 axis_gmii_tx.v(152) " "Verilog HDL assignment warning at axis_gmii_tx.v(152): truncated value with size 32 to match size of target (16)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961936945 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 axis_gmii_tx.v(223) " "Verilog HDL assignment warning at axis_gmii_tx.v(223): truncated value with size 32 to match size of target (6)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961936948 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axis_gmii_tx.v(239) " "Verilog HDL assignment warning at axis_gmii_tx.v(239): truncated value with size 32 to match size of target (8)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961936948 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 axis_gmii_tx.v(274) " "Verilog HDL assignment warning at axis_gmii_tx.v(274): truncated value with size 32 to match size of target (6)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961936949 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 axis_gmii_tx.v(312) " "Verilog HDL assignment warning at axis_gmii_tx.v(312): truncated value with size 32 to match size of target (6)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961936949 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 axis_gmii_tx.v(332) " "Verilog HDL assignment warning at axis_gmii_tx.v(332): truncated value with size 32 to match size of target (6)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961936949 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axis_gmii_tx.v(343) " "Verilog HDL assignment warning at axis_gmii_tx.v(343): truncated value with size 32 to match size of target (8)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961936949 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "axis_gmii_tx.v(345) " "Verilog HDL Case Statement warning at axis_gmii_tx.v(345): incomplete case statement has no default case item" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v" 345 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682961936949 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axis_gmii_tx.v(364) " "Verilog HDL assignment warning at axis_gmii_tx.v(364): truncated value with size 32 to match size of target (8)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961936950 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axis_gmii_tx.v(386) " "Verilog HDL assignment warning at axis_gmii_tx.v(386): truncated value with size 32 to match size of target (8)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/axis_gmii_tx.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961936950 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo_adapter fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:tx_fifo " "Elaborating entity \"axis_async_fifo_adapter\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:tx_fifo\"" {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "tx_fifo" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961936973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst " "Elaborating entity \"axis_async_fifo\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\"" {  } { { "axis/axis_async_fifo_adapter.v" "fifo_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961936980 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_data_valid_reg axis_async_fifo.v(212) " "Verilog HDL or VHDL warning at axis_async_fifo.v(212): object \"mem_read_data_valid_reg\" assigned a value but never read" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682961936987 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(381) " "Verilog HDL assignment warning at axis_async_fifo.v(381): truncated value with size 32 to match size of target (13)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961936990 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(395) " "Verilog HDL assignment warning at axis_async_fifo.v(395): truncated value with size 32 to match size of target (13)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961936990 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(565) " "Verilog HDL assignment warning at axis_async_fifo.v(565): truncated value with size 32 to match size of target (13)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961936992 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo_adapter fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo " "Elaborating entity \"axis_async_fifo_adapter\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\"" {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "rx_fifo" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961937032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst " "Elaborating entity \"axis_async_fifo\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\"" {  } { { "axis/axis_async_fifo_adapter.v" "fifo_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo_adapter.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961937039 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_data_valid_reg axis_async_fifo.v(212) " "Verilog HDL or VHDL warning at axis_async_fifo.v(212): object \"mem_read_data_valid_reg\" assigned a value but never read" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682961937045 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(381) " "Verilog HDL assignment warning at axis_async_fifo.v(381): truncated value with size 32 to match size of target (13)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961937047 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(395) " "Verilog HDL assignment warning at axis_async_fifo.v(395): truncated value with size 32 to match size of target (13)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961937047 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(565) " "Verilog HDL assignment warning at axis_async_fifo.v(565): truncated value with size 32 to match size of target (13)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961937049 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_tap fpga_core:core_inst\|axis_tap:axis_tap0 " "Elaborating entity \"axis_tap\" for hierarchy \"fpga_core:core_inst\|axis_tap:axis_tap0\"" {  } { { "fpga_core.v" "axis_tap0" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961937121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo fpga_core:core_inst\|axis_async_fifo:axis_async_fifo_inst " "Elaborating entity \"axis_async_fifo\" for hierarchy \"fpga_core:core_inst\|axis_async_fifo:axis_async_fifo_inst\"" {  } { { "fpga_core.v" "axis_async_fifo_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961937132 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_data_valid_reg axis_async_fifo.v(212) " "Verilog HDL or VHDL warning at axis_async_fifo.v(212): object \"mem_read_data_valid_reg\" assigned a value but never read" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682961937403 "|fpga|fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 axis_async_fifo.v(363) " "Verilog HDL assignment warning at axis_async_fifo.v(363): truncated value with size 32 to match size of target (18)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961937431 "|fpga|fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 axis_async_fifo.v(565) " "Verilog HDL assignment warning at axis_async_fifo.v(565): truncated value with size 32 to match size of target (18)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961937434 "|fpga|fpga_core:core_inst|axis_async_fifo:axis_async_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_axis_rx fpga_core:core_inst\|eth_axis_rx:eth_axis_rx0_inst " "Elaborating entity \"eth_axis_rx\" for hierarchy \"fpga_core:core_inst\|eth_axis_rx:eth_axis_rx0_inst\"" {  } { { "fpga_core.v" "eth_axis_rx0_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961937988 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift_axis_tvalid eth_axis_rx.v(133) " "Verilog HDL or VHDL warning at eth_axis_rx.v(133): object \"shift_axis_tvalid\" assigned a value but never read" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682961937989 "|fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 eth_axis_rx.v(126) " "Verilog HDL assignment warning at eth_axis_rx.v(126): truncated value with size 64 to match size of target (8)" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961937989 "|fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 eth_axis_rx.v(127) " "Verilog HDL assignment warning at eth_axis_rx.v(127): truncated value with size 8 to match size of target (1)" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961937989 "|fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eth_axis_rx.v(213) " "Verilog HDL assignment warning at eth_axis_rx.v(213): truncated value with size 32 to match size of target (4)" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_axis_rx.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961937990 "|fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_eth_rx fpga_core:core_inst\|ip_eth_rx:ip0_eth_rx_inst " "Elaborating entity \"ip_eth_rx\" for hierarchy \"fpga_core:core_inst\|ip_eth_rx:ip0_eth_rx_inst\"" {  } { { "fpga_core.v" "ip0_eth_rx_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961938008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 ip_eth_rx.v(282) " "Verilog HDL assignment warning at ip_eth_rx.v(282): truncated value with size 16 to match size of target (6)" {  } { { "lib/ip_eth_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_eth_rx.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961938010 "|fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ip_eth_rx.v(298) " "Verilog HDL assignment warning at ip_eth_rx.v(298): truncated value with size 32 to match size of target (16)" {  } { { "lib/ip_eth_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_eth_rx.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961938010 "|fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ip_eth_rx.v(311) " "Verilog HDL Case Statement warning at ip_eth_rx.v(311): incomplete case statement has no default case item" {  } { { "lib/ip_eth_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/ip_eth_rx.v" 311 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682961938011 "|fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_ip_rx fpga_core:core_inst\|udp_ip_rx:udp0_ip_rx_inst " "Elaborating entity \"udp_ip_rx\" for hierarchy \"fpga_core:core_inst\|udp_ip_rx:udp0_ip_rx_inst\"" {  } { { "fpga_core.v" "udp0_ip_rx_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961938042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dns_ip_rx fpga_core:core_inst\|dns_ip_rx:dns0_ip_rx_inst " "Elaborating entity \"dns_ip_rx\" for hierarchy \"fpga_core:core_inst\|dns_ip_rx:dns0_ip_rx_inst\"" {  } { { "fpga_core.v" "dns0_ip_rx_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961938077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_early_termination_reg dns_ip_rx.v(69) " "Verilog HDL or VHDL warning at dns_ip_rx.v(69): object \"error_early_termination_reg\" assigned a value but never read" {  } { { "lib/dns_ip_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/dns_ip_rx.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682961938080 "|fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_uart_v1_0 fpga_core:core_inst\|axis_uart_v1_0:axis_uart " "Elaborating entity \"axis_uart_v1_0\" for hierarchy \"fpga_core:core_inst\|axis_uart_v1_0:axis_uart\"" {  } { { "fpga_core.v" "axis_uart" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga_core.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961975211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx fpga_core:core_inst\|axis_uart_v1_0:axis_uart\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"fpga_core:core_inst\|axis_uart_v1_0:axis_uart\|uart_tx:uart_tx_inst\"" {  } { { "axis_uart_v1_0.v" "uart_tx_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis_uart_v1_0.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961975217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx.v(88) " "Verilog HDL assignment warning at uart_tx.v(88): truncated value with size 32 to match size of target (16)" {  } { { "uart_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961975218 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(89) " "Verilog HDL assignment warning at uart_tx.v(89): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961975218 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(90) " "Verilog HDL assignment warning at uart_tx.v(90): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961975218 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_tx.v(91) " "Verilog HDL assignment warning at uart_tx.v(91): truncated value with size 32 to match size of target (1)" {  } { { "uart_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961975218 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx.v(173) " "Verilog HDL assignment warning at uart_tx.v(173): truncated value with size 32 to match size of target (16)" {  } { { "uart_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961975218 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx.v(193) " "Verilog HDL assignment warning at uart_tx.v(193): truncated value with size 32 to match size of target (16)" {  } { { "uart_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961975219 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_tx.v(228) " "Verilog HDL Case Statement information at uart_tx.v(228): all case item expressions in this case statement are onehot" {  } { { "uart_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v" 228 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682961975219 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_tx.v(226) " "Verilog HDL Case Statement information at uart_tx.v(226): all case item expressions in this case statement are onehot" {  } { { "uart_tx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v" 226 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682961975219 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_fifo fpga_core:core_inst\|axis_uart_v1_0:axis_uart\|uart_tx:uart_tx_inst\|uart_fifo:fifo_sync_inst " "Elaborating entity \"uart_fifo\" for hierarchy \"fpga_core:core_inst\|axis_uart_v1_0:axis_uart\|uart_tx:uart_tx_inst\|uart_fifo:fifo_sync_inst\"" {  } { { "uart_tx.v" "fifo_sync_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961975234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_fifo.v(96) " "Verilog HDL assignment warning at uart_fifo.v(96): truncated value with size 32 to match size of target (10)" {  } { { "uart_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961975435 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart_fifo.v(97) " "Verilog HDL assignment warning at uart_fifo.v(97): truncated value with size 32 to match size of target (11)" {  } { { "uart_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961975435 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_fifo.v(101) " "Verilog HDL assignment warning at uart_fifo.v(101): truncated value with size 32 to match size of target (10)" {  } { { "uart_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961975451 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart_fifo.v(103) " "Verilog HDL assignment warning at uart_fifo.v(103): truncated value with size 32 to match size of target (11)" {  } { { "uart_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961975451 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_fifo.v(107) " "Verilog HDL assignment warning at uart_fifo.v(107): truncated value with size 32 to match size of target (10)" {  } { { "uart_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961975466 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_fifo.v(108) " "Verilog HDL assignment warning at uart_fifo.v(108): truncated value with size 32 to match size of target (10)" {  } { { "uart_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961975466 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_prescaler fpga_core:core_inst\|axis_uart_v1_0:axis_uart\|uart_tx:uart_tx_inst\|uart_prescaler:prescaler_inst " "Elaborating entity \"uart_prescaler\" for hierarchy \"fpga_core:core_inst\|axis_uart_v1_0:axis_uart\|uart_tx:uart_tx_inst\|uart_prescaler:prescaler_inst\"" {  } { { "uart_tx.v" "prescaler_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_tx.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961989016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_prescaler.v(47) " "Verilog HDL assignment warning at uart_prescaler.v(47): truncated value with size 32 to match size of target (16)" {  } { { "uart_prescaler.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_prescaler.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961989017 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_prescaler:prescaler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx fpga_core:core_inst\|axis_uart_v1_0:axis_uart\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"fpga_core:core_inst\|axis_uart_v1_0:axis_uart\|uart_rx:uart_rx_inst\"" {  } { { "axis_uart_v1_0.v" "uart_rx_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis_uart_v1_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961989023 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stop_bits uart_rx.v(68) " "Verilog HDL or VHDL warning at uart_rx.v(68): object \"stop_bits\" assigned a value but never read" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682961989024 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rtsn_out uart_rx.v(91) " "Verilog HDL or VHDL warning at uart_rx.v(91): object \"rtsn_out\" assigned a value but never read" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682961989024 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(101) " "Verilog HDL assignment warning at uart_rx.v(101): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961989024 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(102) " "Verilog HDL assignment warning at uart_rx.v(102): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961989024 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(103) " "Verilog HDL assignment warning at uart_rx.v(103): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961989024 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_rx.v(104) " "Verilog HDL assignment warning at uart_rx.v(104): truncated value with size 32 to match size of target (1)" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961989024 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_rec uart_rx.v(144) " "Verilog HDL Always Construct warning at uart_rx.v(144): inferring latch(es) for variable \"bit_rec\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682961989025 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(194) " "Verilog HDL assignment warning at uart_rx.v(194): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961989025 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_rx.v(239) " "Verilog HDL Case Statement information at uart_rx.v(239): all case item expressions in this case statement are onehot" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 239 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682961989026 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_rx.v(236) " "Verilog HDL Case Statement information at uart_rx.v(236): all case item expressions in this case statement are onehot" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 236 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682961989026 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rtsn uart_rx.v(45) " "Output port \"rtsn\" at uart_rx.v(45) has no driver" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682961989028 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_rec uart_rx.v(144) " "Inferred latch for \"bit_rec\" at uart_rx.v(144)" {  } { { "uart_rx.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682961989030 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_fifo fpga_core:core_inst\|axis_uart_v1_0:axis_uart\|uart_rx:uart_rx_inst\|uart_fifo:fifo_sync_inst " "Elaborating entity \"uart_fifo\" for hierarchy \"fpga_core:core_inst\|axis_uart_v1_0:axis_uart\|uart_rx:uart_rx_inst\|uart_fifo:fifo_sync_inst\"" {  } { { "uart_rx.v" "fifo_sync_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682961989041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_fifo.v(96) " "Verilog HDL assignment warning at uart_fifo.v(96): truncated value with size 32 to match size of target (10)" {  } { { "uart_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961989244 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart_fifo.v(97) " "Verilog HDL assignment warning at uart_fifo.v(97): truncated value with size 32 to match size of target (11)" {  } { { "uart_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961989244 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_fifo.v(101) " "Verilog HDL assignment warning at uart_fifo.v(101): truncated value with size 32 to match size of target (10)" {  } { { "uart_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961989260 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart_fifo.v(103) " "Verilog HDL assignment warning at uart_fifo.v(103): truncated value with size 32 to match size of target (11)" {  } { { "uart_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961989260 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_fifo.v(107) " "Verilog HDL assignment warning at uart_fifo.v(107): truncated value with size 32 to match size of target (10)" {  } { { "uart_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961989276 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_fifo.v(108) " "Verilog HDL assignment warning at uart_fifo.v(108): truncated value with size 32 to match size of target (10)" {  } { { "uart_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_fifo.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682961989276 "|fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect fpga_core:core_inst\|axis_uart_v1_0:axis_uart\|uart_rx:uart_rx_inst\|edge_detect:edge_detect_inst " "Elaborating entity \"edge_detect\" for hierarchy \"fpga_core:core_inst\|axis_uart_v1_0:axis_uart\|uart_rx:uart_rx_inst\|edge_detect:edge_detect_inst\"" {  } { { "uart_rx.v" "edge_detect_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/uart_rx.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682962004268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altplldram altplldram:altplldram_inst " "Elaborating entity \"altplldram\" for hierarchy \"altplldram:altplldram_inst\"" {  } { { "fpga.v" "altplldram_inst" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682962004279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altplldram:altplldram_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altplldram:altplldram_inst\|altpll:altpll_component\"" {  } { { "altplldram.v" "altpll_component" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/altplldram.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682962004307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altplldram:altplldram_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altplldram:altplldram_inst\|altpll:altpll_component\"" {  } { { "altplldram.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/altplldram.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682962004322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altplldram:altplldram_inst\|altpll:altpll_component " "Instantiated megafunction \"altplldram:altplldram_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 133 " "Parameter \"clk0_multiply_by\" = \"133\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 133 " "Parameter \"clk1_multiply_by\" = \"133\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3133 " "Parameter \"clk1_phase_shift\" = \"-3133\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altplldram " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altplldram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962004322 ""}  } { { "altplldram.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/altplldram.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682962004322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altplldram_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altplldram_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altplldram_altpll " "Found entity 1: altplldram_altpll" {  } { { "db/altplldram_altpll.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altplldram_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682962004364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682962004364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altplldram_altpll altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated " "Elaborating entity \"altplldram_altpll\" for hierarchy \"altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682962004365 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "s_axis_tdest rx_fifo 32 8 " "Port \"s_axis_tdest\" on the entity instantiation of \"rx_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "rx_fifo" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v" 350 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1682962017166 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "s_axis_tid rx_fifo 32 8 " "Port \"s_axis_tid\" on the entity instantiation of \"rx_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "rx_fifo" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v" 350 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1682962017166 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "s_axis_tkeep rx_fifo 32 1 " "Port \"s_axis_tkeep\" on the entity instantiation of \"rx_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "rx_fifo" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v" 350 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1682962017166 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "s_axis_tdest tx_fifo 32 8 " "Port \"s_axis_tdest\" on the entity instantiation of \"tx_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "tx_fifo" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1682962017167 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "s_axis_tid tx_fifo 32 8 " "Port \"s_axis_tid\" on the entity instantiation of \"tx_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "tx_fifo" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/eth_mac_1g_rgmii_fifo.v" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1682962017167 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk altpll_component 2 5 " "Port \"clk\" on the entity instantiation of \"altpll_component\" is connected to a signal of width 2. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "fpga.v" "altpll_component" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 208 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1682962017199 "|fpga|altpll:altpll_component"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred dual-clock RAM node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1682962027208 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fpga_core:core_inst\|axis_async_fifo:axis_async_fifo_inst\|mem_rtl_0 " "Inferred dual-clock RAM node \"fpga_core:core_inst\|axis_async_fifo:axis_async_fifo_inst\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1682962027209 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred dual-clock RAM node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1682962027209 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|axis_async_fifo:axis_async_fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|axis_async_fifo:axis_async_fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 131072 " "Parameter NUMWORDS_A set to 131072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 131072 " "Parameter NUMWORDS_B set to 131072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682962036581 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682962036581 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682962036581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682962036730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036730 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682962036730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k6d1 " "Found entity 1: altsyncram_k6d1" {  } { { "db/altsyncram_k6d1.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altsyncram_k6d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682962036778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682962036778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682962036832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962036832 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682962036832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40e1 " "Found entity 1: altsyncram_40e1" {  } { { "db/altsyncram_40e1.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altsyncram_40e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682962036874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682962036874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|axis_async_fifo:axis_async_fifo_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_core:core_inst\|axis_async_fifo:axis_async_fifo_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682962037019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|axis_async_fifo:axis_async_fifo_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_core:core_inst\|axis_async_fifo:axis_async_fifo_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962037019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962037019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962037019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 131072 " "Parameter \"NUMWORDS_A\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962037019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962037019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962037019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 131072 " "Parameter \"NUMWORDS_B\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962037019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962037019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962037019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962037019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962037019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962037019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962037019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682962037019 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682962037019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kcd1 " "Found entity 1: altsyncram_kcd1" {  } { { "db/altsyncram_kcd1.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altsyncram_kcd1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682962037080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682962037080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bua " "Found entity 1: decode_bua" {  } { { "db/decode_bua.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/decode_bua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682962037178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682962037178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4aa " "Found entity 1: decode_4aa" {  } { { "db/decode_4aa.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/decode_4aa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682962037222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682962037222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sob " "Found entity 1: mux_sob" {  } { { "db/mux_sob.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/mux_sob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682962037275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682962037275 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682962038830 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682962039105 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1682962039105 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "axis/sync_reset.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/sync_reset.v" 55 -1 0 } } { "lib/rgmii_phy_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v" 248 -1 0 } } { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 204 -1 0 } } { "axis/axis_async_fifo.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/axis/axis_async_fifo.v" 198 -1 0 } } { "lib/rgmii_phy_if.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/lib/rgmii_phy_if.v" 259 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682962039252 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682962039252 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[0\] GND " "Pin \"GPIO\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[1\] GND " "Pin \"GPIO\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[2\] GND " "Pin \"GPIO\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[3\] GND " "Pin \"GPIO\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[4\] GND " "Pin \"GPIO\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[5\] GND " "Pin \"GPIO\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[6\] GND " "Pin \"GPIO\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[7\] GND " "Pin \"GPIO\[7\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[8\] GND " "Pin \"GPIO\[8\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[9\] GND " "Pin \"GPIO\[9\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[10\] GND " "Pin \"GPIO\[10\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[11\] GND " "Pin \"GPIO\[11\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[12\] GND " "Pin \"GPIO\[12\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[13\] GND " "Pin \"GPIO\[13\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[14\] GND " "Pin \"GPIO\[14\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[15\] GND " "Pin \"GPIO\[15\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[16\] GND " "Pin \"GPIO\[16\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[17\] GND " "Pin \"GPIO\[17\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[18\] GND " "Pin \"GPIO\[18\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[19\] GND " "Pin \"GPIO\[19\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[20\] GND " "Pin \"GPIO\[20\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[21\] GND " "Pin \"GPIO\[21\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[22\] GND " "Pin \"GPIO\[22\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[23\] GND " "Pin \"GPIO\[23\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[24\] GND " "Pin \"GPIO\[24\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[25\] GND " "Pin \"GPIO\[25\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[26\] GND " "Pin \"GPIO\[26\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[27\] GND " "Pin \"GPIO\[27\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[28\] GND " "Pin \"GPIO\[28\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[29\] GND " "Pin \"GPIO\[29\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[30\] GND " "Pin \"GPIO\[30\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[31\] GND " "Pin \"GPIO\[31\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[32\] GND " "Pin \"GPIO\[32\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[33\] GND " "Pin \"GPIO\[33\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[34\] GND " "Pin \"GPIO\[34\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[35\] GND " "Pin \"GPIO\[35\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|GPIO[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682962043702 "|fpga|DRAM_WE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682962043702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682962044271 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682962050144 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.map.smsg " "Generated suppressed messages file C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682962050756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682962051813 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682962051813 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altplldram_altpll.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altplldram_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "altplldram.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/altplldram.v" 108 0 0 } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 312 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1682962052556 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altplldram_altpll.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altplldram_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "altplldram.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/altplldram.v" 108 0 0 } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 312 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1682962052556 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "2 " "Ignored 2 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "fpga_core:core_inst\|rx_udp0_eth_src_mac " "Ignored Virtual Pin assignment to \"fpga_core:core_inst\|rx_udp0_eth_src_mac\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1682962052627 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "fpga_core:core_inst\|rx_udp0_dest_port " "Ignored Virtual Pin assignment to \"fpga_core:core_inst\|rx_udp0_dest_port\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1682962052627 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1682962052627 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682962053096 "|fpga|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682962053096 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18365 " "Implemented 18365 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682962053097 ""} { "Info" "ICUT_CUT_TM_OPINS" "159 " "Implemented 159 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682962053097 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1682962053097 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17942 " "Implemented 17942 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682962053097 ""} { "Info" "ICUT_CUT_TM_RAMS" "180 " "Implemented 180 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682962053097 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1682962053097 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682962053097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 486 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 486 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6307 " "Peak virtual memory: 6307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682962053202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  1 13:27:33 2023 " "Processing ended: Mon May  1 13:27:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682962053202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:09 " "Elapsed time: 00:02:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682962053202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:17 " "Total CPU time (on all processors): 00:02:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682962053202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682962053202 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682962054835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682962054836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  1 13:27:34 2023 " "Processing started: Mon May  1 13:27:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682962054836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682962054836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga -c fpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682962054836 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682962055745 ""}
{ "Info" "0" "" "Project  = fpga" {  } {  } 0 0 "Project  = fpga" 0 0 "Fitter" 0 0 1682962055746 ""}
{ "Info" "0" "" "Revision = fpga" {  } {  } 0 0 "Revision = fpga" 0 0 "Fitter" 0 0 1682962055746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682962055948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682962055948 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682962056023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682962056072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682962056072 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll:altpll_component\|altpll_chi2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:altpll_component\|altpll_chi2:auto_generated\|clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll:altpll_component\|altpll_chi2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_chi2.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altpll_chi2.tdf" 31 2 0 } } { "" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682962056189 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:altpll_component\|altpll_chi2:auto_generated\|clk\[1\] 5 2 90 2000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 90 degrees (2000 ps) for altpll:altpll_component\|altpll_chi2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_chi2.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altpll_chi2.tdf" 31 2 0 } } { "" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682962056189 ""}  } { { "db/altpll_chi2.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altpll_chi2.tdf" 31 2 0 } } { "" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682962056189 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1\" has been set to clock1" {  } { { "db/altplldram_altpll.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altplldram_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1682962056191 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|wire_pll1_clk\[1\] -150.1 degrees -151.9 degrees " "Can't achieve requested value -150.1 degrees for clock output altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -151.9 degrees" {  } { { "db/altplldram_altpll.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altplldram_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1682962056192 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|wire_pll1_clk\[1\] 149 56 -152 -3171 " "Implementing clock multiplication of 149, clock division of 56, and phase shift of -152 degrees (-3171 ps) for altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altplldram_altpll.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altplldram_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682962056192 ""}  } { { "db/altplldram_altpll.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altplldram_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1682962056192 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682962056592 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682962056606 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682962056898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682962056898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682962056898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682962056898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682962056898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682962056898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682962056898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682962056898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682962056898 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682962056898 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 28020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682962056937 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 28022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682962056937 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 28024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682962056937 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 28026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682962056937 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 28028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682962056937 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682962056937 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682962056949 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1682962059200 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 " "The parameters of the PLL altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 and the PLL altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 and PLL altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 149 " "The value of the parameter \"M\" for the PLL atom altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 is 149" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 and PLL altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 4 " "The value of the parameter \"M INITIAL\" for the PLL atom altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 is 4" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 and PLL altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 7 " "The value of the parameter \"N\" for the PLL atom altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 is 7" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 and PLL altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 12000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 is 12000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 and PLL altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Auto self-reset on loss-of-lock altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 " "The values of the parameter \"Auto self-reset on loss-of-lock\" do not match for the PLL atoms altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 and PLL altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Auto self-reset on loss-of-lock altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 ON " "The value of the parameter \"Auto self-reset on loss-of-lock\" for the PLL atom altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 is ON" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Auto self-reset on loss-of-lock altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 OFF " "The value of the parameter \"Auto self-reset on loss-of-lock\" for the PLL atom altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 is OFF" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 and PLL altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 and PLL altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 and PLL altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 and PLL altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 16368 " "The value of the parameter \"Min Lock Period\" for the PLL atom altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 is 16368" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 and PLL altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 26455 " "The value of the parameter \"Max Lock Period\" for the PLL atom altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 is 26455" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Compensate Clock altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 " "The values of the parameter \"Compensate Clock\" do not match for the PLL atoms altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 and PLL altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Compensate Clock altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 clock0 " "The value of the parameter \"Compensate Clock\" for the PLL atom altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 is clock0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Compensate Clock altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 clock1 " "The value of the parameter \"Compensate Clock\" for the PLL atom altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 is clock1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M_PH altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 " "The values of the parameter \"M_PH\" do not match for the PLL atoms altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 and PLL altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 0 " "The value of the parameter \"M_PH\" for the PLL atom altpll:altpll_component\|altpll_chi2:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 3 " "The value of the parameter \"M_PH\" for the PLL atom altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 is 3" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682962060443 ""}  } { { "db/altplldram_altpll.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altplldram_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11429 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/altpll_chi2.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altpll_chi2.tdf" 37 2 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1682962060443 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 312 0 0 } } { "db/altplldram_altpll.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altplldram_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1682962060615 ""}
{ "Info" "ISTA_SDC_FOUND" "lib/eth/syn/quartus/rgmii_phy_if.sdc " "Reading SDC File: 'lib/eth/syn/quartus/rgmii_phy_if.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682962061771 ""}
{ "Info" "ISTA_SDC_FOUND" "lib/eth/syn/quartus/rgmii_io.sdc " "Reading SDC File: 'lib/eth/syn/quartus/rgmii_io.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682962061772 ""}
{ "Info" "ISTA_SDC_FOUND" "lib/eth/syn/quartus/mii_phy_if.sdc " "Reading SDC File: 'lib/eth/syn/quartus/mii_phy_if.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682962061772 ""}
{ "Info" "ISTA_SDC_FOUND" "lib/eth/syn/quartus/gmii_phy_if.sdc " "Reading SDC File: 'lib/eth/syn/quartus/gmii_phy_if.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682962061773 ""}
{ "Info" "ISTA_SDC_FOUND" "lib/eth/syn/quartus/eth_mac_1g_rgmii.sdc " "Reading SDC File: 'lib/eth/syn/quartus/eth_mac_1g_rgmii.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682962061774 ""}
{ "Info" "ISTA_SDC_FOUND" "lib/eth/syn/quartus/eth_mac_1g_gmii.sdc " "Reading SDC File: 'lib/eth/syn/quartus/eth_mac_1g_gmii.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682962061774 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682962061775 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682962061813 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1682962062010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1682962062010 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1682962062013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:altpll_component\|altpll_chi2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node altpll:altpll_component\|altpll_chi2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682962063238 ""}  } { { "db/altpll_chi2.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altpll_chi2.tdf" 37 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682962063238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:altpll_component\|altpll_chi2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node altpll:altpll_component\|altpll_chi2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682962063238 ""}  } { { "db/altpll_chi2.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altpll_chi2.tdf" 37 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682962063238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_3) " "Automatically promoted node altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682962063238 ""}  } { { "db/altplldram_altpll.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altplldram_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682962063238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ENET0_RX_CLK~input (placed in PIN A15 (CLK8, DIFFCLK_5n)) " "Automatically promoted node ENET0_RX_CLK~input (placed in PIN A15 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682962063238 ""}  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 27998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682962063238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ENET1_RX_CLK~input (placed in PIN B15 (CLK9, DIFFCLK_5p)) " "Automatically promoted node ENET1_RX_CLK~input (placed in PIN B15 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682962063238 ""}  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 27999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682962063238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:altpll_component\|altpll_chi2:auto_generated\|locked  " "Automatically promoted node altpll:altpll_component\|altpll_chi2:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682962063238 ""}  } { { "db/altpll_chi2.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/altpll_chi2.tdf" 63 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682962063238 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[0\] LAB_X89_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X89_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 12120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[0\] LAB_X89_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X89_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 12124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[0\] LAB_X89_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X89_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 12130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DV~input IOIBUF_X89_Y73_N8 " "Node \"ENET1_RX_DV~input\" is constrained to location IOIBUF_X89_Y73_N8 to improve DDIO timing" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 28000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DV PIN A22 " "Node \"ENET1_RX_DV\" is constrained to location PIN A22 to improve DDIO timing" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENET1_RX_DV } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[0\] LAB_X81_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[0\] LAB_X81_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[0\] LAB_X81_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DV~input IOIBUF_X81_Y73_N1 " "Node \"ENET0_RX_DV~input\" is constrained to location IOIBUF_X81_Y73_N1 to improve DDIO timing" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 28001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DV PIN C17 " "Node \"ENET0_RX_DV\" is constrained to location PIN C17 to improve DDIO timing" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENET0_RX_DV } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[1\] LAB_X102_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 12119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[1\] LAB_X102_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 12123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[1\] LAB_X102_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 12129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[0\]~input IOIBUF_X102_Y73_N8 " "Node \"ENET1_RX_DATA\[0\]~input\" is constrained to location IOIBUF_X102_Y73_N8 to improve DDIO timing" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 28002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[0\] PIN B23 " "Node \"ENET1_RX_DATA\[0\]\" is constrained to location PIN B23 to improve DDIO timing" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENET1_RX_DATA[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[3\] LAB_X102_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 12117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[3\] LAB_X102_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 12121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[3\] LAB_X102_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 12127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[2\]~input IOIBUF_X102_Y73_N1 " "Node \"ENET1_RX_DATA\[2\]~input\" is constrained to location IOIBUF_X102_Y73_N1 to improve DDIO timing" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 28003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[2\] PIN A23 " "Node \"ENET1_RX_DATA\[2\]\" is constrained to location PIN A23 to improve DDIO timing" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENET1_RX_DATA[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[2\] LAB_X91_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X91_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 12118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[2\] LAB_X91_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X91_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 12122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[2\] LAB_X91_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X91_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 12128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[1\]~input IOIBUF_X91_Y73_N15 " "Node \"ENET1_RX_DATA\[1\]~input\" is constrained to location IOIBUF_X91_Y73_N15 to improve DDIO timing" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 28004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[1\] PIN C21 " "Node \"ENET1_RX_DATA\[1\]\" is constrained to location PIN C21 to improve DDIO timing" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENET1_RX_DATA[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[4\] LAB_X96_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[4\]\" is constrained to location LAB_X96_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 12116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[4\] LAB_X96_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[4\]\" is constrained to location LAB_X96_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 12114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[4\] LAB_X96_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[4\]\" is constrained to location LAB_X96_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 12126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[3\]~input IOIBUF_X96_Y73_N22 " "Node \"ENET1_RX_DATA\[3\]~input\" is constrained to location IOIBUF_X96_Y73_N22 to improve DDIO timing" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 28005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[3\] PIN D21 " "Node \"ENET1_RX_DATA\[3\]\" is constrained to location PIN D21 to improve DDIO timing" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENET1_RX_DATA[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[1\] LAB_X62_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[1\] LAB_X62_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[1\] LAB_X62_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[0\]~input IOIBUF_X62_Y73_N15 " "Node \"ENET0_RX_DATA\[0\]~input\" is constrained to location IOIBUF_X62_Y73_N15 to improve DDIO timing" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 28006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[0\] PIN C16 " "Node \"ENET0_RX_DATA\[0\]\" is constrained to location PIN C16 to improve DDIO timing" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENET0_RX_DATA[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[3\] LAB_X81_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[3\] LAB_X81_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[3\] LAB_X81_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[2\]~input IOIBUF_X81_Y73_N8 " "Node \"ENET0_RX_DATA\[2\]~input\" is constrained to location IOIBUF_X81_Y73_N8 to improve DDIO timing" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 28007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[2\] PIN D17 " "Node \"ENET0_RX_DATA\[2\]\" is constrained to location PIN D17 to improve DDIO timing" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENET0_RX_DATA[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[2\] LAB_X62_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[2\] LAB_X62_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[2\] LAB_X62_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[1\]~input IOIBUF_X62_Y73_N22 " "Node \"ENET0_RX_DATA\[1\]~input\" is constrained to location IOIBUF_X62_Y73_N22 to improve DDIO timing" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 28008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[1\] PIN D16 " "Node \"ENET0_RX_DATA\[1\]\" is constrained to location PIN D16 to improve DDIO timing" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENET0_RX_DATA[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[4\] LAB_X58_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_h\[4\]\" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[4\] LAB_X58_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_cell_l\[4\]\" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[4\] LAB_X58_Y72_N0 " "Node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\|input_latch_l\[4\]\" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/db/ddio_in_b2d.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 11350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[3\]~input IOIBUF_X58_Y73_N15 " "Node \"ENET0_RX_DATA\[3\]~input\" is constrained to location IOIBUF_X58_Y73_N15 to improve DDIO timing" {  } { { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 28009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[3\] PIN C15 " "Node \"ENET0_RX_DATA\[3\]\" is constrained to location PIN C15 to improve DDIO timing" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENET0_RX_DATA[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1682962063455 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1682962063455 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682962064644 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682962064675 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682962064677 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682962064712 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682962064776 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682962064835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682962064835 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682962064865 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682962065566 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "36 Block RAM " "Packed 36 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1682962065598 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682962065598 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT " "Node \"OTG_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682962068259 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1682962068259 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682962068265 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682962068292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682962070946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682962073807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682962073946 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682962106826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682962106826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682962108753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.07 " "Router is attempting to preserve 0.07 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1682962111617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "72 X23_Y24 X33_Y36 " "Router estimated peak interconnect usage is 72% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36" {  } { { "loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 1 { 0 "Router estimated peak interconnect usage is 72% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36"} { { 12 { 0 ""} 23 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682962124111 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682962124111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682962369734 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682962369734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:18 " "Fitter routing operations ending: elapsed time is 00:04:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682962369750 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.44 " "Total time spent on timing analysis during the Fitter is 13.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682962370267 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682962370408 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682962371601 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682962371607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682962372763 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682962375615 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1682962379225 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 Cyclone IV E " "34 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682962379418 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1682962379418 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "fpga.v" "" { Text "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682962379420 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1682962379420 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.fit.smsg " "Generated suppressed messages file C:/Users/Hydravolt/Documents/verilog-ethernet-master-final/fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682962380432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 301 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 301 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6911 " "Peak virtual memory: 6911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682962382591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  1 13:33:02 2023 " "Processing ended: Mon May  1 13:33:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682962382591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:28 " "Elapsed time: 00:05:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682962382591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:12 " "Total CPU time (on all processors): 00:08:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682962382591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682962382591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682962383740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682962383740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  1 13:33:03 2023 " "Processing started: Mon May  1 13:33:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682962383740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682962383740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga -c fpga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682962383740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682962384220 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682962386625 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682962386712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682962387092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  1 13:33:07 2023 " "Processing ended: Mon May  1 13:33:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682962387092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682962387092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682962387092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682962387092 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682962387808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682962388393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682962388394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  1 13:33:08 2023 " "Processing started: Mon May  1 13:33:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682962388394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682962388394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga -c fpga " "Command: quartus_sta fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682962388394 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682962388499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682962388950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682962388950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962388999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962388999 ""}
{ "Info" "ISTA_SDC_FOUND" "lib/eth/syn/quartus/rgmii_phy_if.sdc " "Reading SDC File: 'lib/eth/syn/quartus/rgmii_phy_if.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682962389957 ""}
{ "Info" "ISTA_SDC_FOUND" "lib/eth/syn/quartus/rgmii_io.sdc " "Reading SDC File: 'lib/eth/syn/quartus/rgmii_io.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682962389959 ""}
{ "Info" "ISTA_SDC_FOUND" "lib/eth/syn/quartus/mii_phy_if.sdc " "Reading SDC File: 'lib/eth/syn/quartus/mii_phy_if.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682962389967 ""}
{ "Info" "ISTA_SDC_FOUND" "lib/eth/syn/quartus/gmii_phy_if.sdc " "Reading SDC File: 'lib/eth/syn/quartus/gmii_phy_if.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682962389969 ""}
{ "Info" "ISTA_SDC_FOUND" "lib/eth/syn/quartus/eth_mac_1g_rgmii.sdc " "Reading SDC File: 'lib/eth/syn/quartus/eth_mac_1g_rgmii.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682962389975 ""}
{ "Info" "ISTA_SDC_FOUND" "lib/eth/syn/quartus/eth_mac_1g_gmii.sdc " "Reading SDC File: 'lib/eth/syn/quartus/eth_mac_1g_gmii.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682962389977 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962389982 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682962390026 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682962390026 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase 90.00 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase 90.00 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682962390026 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altplldram_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -multiply_by 149 -phase -151.88 -duty_cycle 50.00 -name \{altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{altplldram_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -multiply_by 149 -phase -151.88 -duty_cycle 50.00 -name \{altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682962390026 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682962390026 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962390026 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ENET0_RX_CLK ENET0_RX_CLK " "create_clock -period 1.000 -name ENET0_RX_CLK ENET0_RX_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682962390033 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ENET1_RX_CLK ENET1_RX_CLK " "create_clock -period 1.000 -name ENET1_RX_CLK ENET1_RX_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682962390033 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682962390033 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1682962390162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682962390162 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682962390165 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682962390189 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682962390843 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682962390843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.587 " "Worst-case setup slack is -6.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.587          -42168.183 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.587          -42168.183 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.385            -593.989 ENET1_RX_CLK  " "   -4.385            -593.989 ENET1_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.243            -584.589 ENET0_RX_CLK  " "   -4.243            -584.589 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.229            -135.688 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.229            -135.688 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.021               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962390845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.348               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 ENET0_RX_CLK  " "    0.371               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.385               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 ENET1_RX_CLK  " "    0.404               0.000 ENET1_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.984               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.984               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962390930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.961 " "Worst-case recovery slack is -2.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.961             -12.425 ENET0_RX_CLK  " "   -2.961             -12.425 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.885             -12.298 ENET1_RX_CLK  " "   -2.885             -12.298 ENET1_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.622              -2.622 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.622              -2.622 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.567               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.567               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962390950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.960 " "Worst-case removal slack is 0.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.960               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.960               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077               0.000 ENET0_RX_CLK  " "    1.077               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.268               0.000 ENET1_RX_CLK  " "    1.268               0.000 ENET1_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.834               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.834               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962390965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -331.235 ENET0_RX_CLK  " "   -3.000            -331.235 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -331.235 ENET1_RX_CLK  " "   -3.000            -331.235 ENET1_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.446               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.446               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.706               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.706               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.831               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.831               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.813               0.000 CLOCK_50  " "    9.813               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962390973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962390973 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682962391401 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682962391401 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682962391407 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682962391450 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682962392612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682962393193 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682962393384 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682962393384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.049 " "Worst-case setup slack is -6.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.049          -39130.964 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.049          -39130.964 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.938            -527.133 ENET1_RX_CLK  " "   -3.938            -527.133 ENET1_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.764            -516.184 ENET0_RX_CLK  " "   -3.764            -516.184 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.742            -115.813 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.742            -115.813 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.174               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962393387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.338               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.338               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 ENET0_RX_CLK  " "    0.354               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 ENET1_RX_CLK  " "    0.355               0.000 ENET1_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.893               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.893               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962393469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.832 " "Worst-case recovery slack is -2.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.832             -11.745 ENET0_RX_CLK  " "   -2.832             -11.745 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.747             -11.565 ENET1_RX_CLK  " "   -2.747             -11.565 ENET1_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.394              -2.394 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.394              -2.394 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.030               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.030               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962393485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.944 " "Worst-case removal slack is 0.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.944               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.981               0.000 ENET0_RX_CLK  " "    0.981               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.164               0.000 ENET1_RX_CLK  " "    1.164               0.000 ENET1_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.666               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962393503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -330.575 ENET0_RX_CLK  " "   -3.000            -330.575 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -330.575 ENET1_RX_CLK  " "   -3.000            -330.575 ENET1_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.437               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.437               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.693               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.693               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.832               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.832               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.791               0.000 CLOCK_50  " "    9.791               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962393512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962393512 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682962393965 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682962393965 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682962393972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682962394330 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682962394416 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682962394416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.416 " "Worst-case setup slack is -3.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.416          -22870.559 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.416          -22870.559 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.727            -187.887 ENET0_RX_CLK  " "   -1.727            -187.887 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721            -194.332 ENET1_RX_CLK  " "   -1.721            -194.332 ENET1_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.353             -62.107 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.353             -62.107 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.012               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962394421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.136               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.137               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 ENET0_RX_CLK  " "    0.159               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 ENET1_RX_CLK  " "    0.174               0.000 ENET1_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.449               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.449               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962394503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.402 " "Worst-case recovery slack is -1.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.402              -1.402 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.402              -1.402 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.104              -4.416 ENET1_RX_CLK  " "   -1.104              -4.416 ENET1_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.071              -4.284 ENET0_RX_CLK  " "   -1.071              -4.284 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.576               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.576               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962394524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.283 " "Worst-case removal slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.283               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 ENET0_RX_CLK  " "    0.514               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 ENET1_RX_CLK  " "    0.595               0.000 ENET1_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.877               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962394545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -257.055 ENET0_RX_CLK  " "   -3.000            -257.055 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -256.505 ENET1_RX_CLK  " "   -3.000            -256.505 ENET1_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.517               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.517               0.000 altplldram_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.751               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.751               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.818               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.818               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682962394556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682962394556 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682962395041 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682962395041 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682962395510 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682962395511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5178 " "Peak virtual memory: 5178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682962395712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  1 13:33:15 2023 " "Processing ended: Mon May  1 13:33:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682962395712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682962395712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682962395712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682962395712 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 792 s " "Quartus Prime Full Compilation was successful. 0 errors, 792 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682962396582 ""}
