Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/cs141/cs141/lab3_start/Tape_Testbench_isim_beh.exe -prj C:/Users/cs141/cs141/lab3_start/Tape_Testbench_beh.prj work.Tape_Testbench work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/cs141/cs141/lab3_start/mux_2to1.v" into library work
Analyzing Verilog file "C:/Users/cs141/cs141/lab3_start/mux_4to1.v" into library work
Analyzing Verilog file "C:/Users/cs141/cs141/lab3_start/register.v" into library work
Analyzing Verilog file "C:/Users/cs141/cs141/lab3_start/mux_8to1.v" into library work
Analyzing Verilog file "C:/Users/cs141/cs141/lab3_start/tape.v" into library work
Analyzing Verilog file "C:/Users/cs141/cs141/lab3_start/Tape_Testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102776 KB
Fuse CPU Usage: 312 ms
Compiling module register(SIZE=2)
Compiling module mux_2to1(N=8)
Compiling module mux_4to1(N=8)
Compiling module mux_8to1
Compiling module mux_2to1(N=2)
Compiling module mux_4to1(N=2)
Compiling module mux_8to1(N=2)
Compiling module tape
Compiling module Tape_Testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 10 Verilog Units
Built simulation executable C:/Users/cs141/cs141/lab3_start/Tape_Testbench_isim_beh.exe
Fuse Memory Usage: 106344 KB
Fuse CPU Usage: 327 ms
