
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `spi_slave_2.ys' --

1. Executing Verilog-2005 frontend: ../MODEL/SPI_EXE_UNIT_2/ashift.sv
Parsing SystemVerilog input from `../MODEL/SPI_EXE_UNIT_2/ashift.sv' to AST representation.
Generating RTLIL representation for module `\ashift_mod'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv
Parsing SystemVerilog input from `../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv' to AST representation.
Generating RTLIL representation for module `\crc_eval3'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv
Parsing SystemVerilog input from `../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv' to AST representation.
Generating RTLIL representation for module `\crc_eval4'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../MODEL/SPI_EXE_UNIT_2/exe_unit.sv
Parsing SystemVerilog input from `../MODEL/SPI_EXE_UNIT_2/exe_unit.sv' to AST representation.
Generating RTLIL representation for module `\exe_unit'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../MODEL/SPI_EXE_UNIT_2/gray.sv
Parsing SystemVerilog input from `../MODEL/SPI_EXE_UNIT_2/gray.sv' to AST representation.
Generating RTLIL representation for module `\gray_mod'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../MODEL/SPI_EXE_UNIT_2/lshift.sv
Parsing SystemVerilog input from `../MODEL/SPI_EXE_UNIT_2/lshift.sv' to AST representation.
Generating RTLIL representation for module `\lshift_mod'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../MODEL/SPI_EXE_UNIT_2/nand.sv
Parsing SystemVerilog input from `../MODEL/SPI_EXE_UNIT_2/nand.sv' to AST representation.
Generating RTLIL representation for module `\nand_mod'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../MODEL/SPI_EXE_UNIT_2/onehot.sv
Parsing SystemVerilog input from `../MODEL/SPI_EXE_UNIT_2/onehot.sv' to AST representation.
Generating RTLIL representation for module `\nkb2onehot_mod'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../MODEL/SPI_EXE_UNIT_2/shifter.sv
Parsing SystemVerilog input from `../MODEL/SPI_EXE_UNIT_2/shifter.sv' to AST representation.
Generating RTLIL representation for module `\shifter'.
Warning: wire '\s_bit_next' is assigned in a block at ../MODEL/SPI_EXE_UNIT_2/shifter.sv:24.
Warning: wire '\s_bit' is assigned in a block at ../MODEL/SPI_EXE_UNIT_2/shifter.sv:44.
../MODEL/SPI_EXE_UNIT_2/shifter.sv:24: Warning: Identifier `\s_bit_next' is implicitly declared.
../MODEL/SPI_EXE_UNIT_2/shifter.sv:24: Warning: Identifier `\s_bit' is implicitly declared.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv
Parsing SystemVerilog input from `../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv' to AST representation.
Generating RTLIL representation for module `\spi_exe_unit_2'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../MODEL/SPI_EXE_UNIT_2/sum_one.sv
Parsing SystemVerilog input from `../MODEL/SPI_EXE_UNIT_2/sum_one.sv' to AST representation.
Generating RTLIL representation for module `\sum_one_mod'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../MODEL/SPI_EXE_UNIT_2/thermometer.sv
Parsing SystemVerilog input from `../MODEL/SPI_EXE_UNIT_2/thermometer.sv' to AST representation.
Generating RTLIL representation for module `\nkb2therm_mod'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv
Parsing SystemVerilog input from `../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv' to AST representation.
Generating RTLIL representation for module `\u1_2_u2_mod'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../MODEL/SPI_EXE_UNIT_2/watchdog.sv
Parsing SystemVerilog input from `../MODEL/SPI_EXE_UNIT_2/watchdog.sv' to AST representation.
Generating RTLIL representation for module `\watchdog'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../MODEL/SPI_EXE_UNIT_2/xor.sv
Parsing SystemVerilog input from `../MODEL/SPI_EXE_UNIT_2/xor.sv' to AST representation.
Generating RTLIL representation for module `\xor_mod'.
Successfully finished Verilog frontend.

16. Executing SYNTH pass.

16.1. Executing HIERARCHY pass (managing design hierarchy).

16.1.1. Executing AST frontend in derive mode using pre-parsed AST for module `\crc_eval4'.
Parameter \WCODE = 4
Parameter \WPOLY = 4
Generating RTLIL representation for module `$paramod\crc_eval4\WCODE=4\WPOLY=4'.

16.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\crc_eval3'.
Parameter \WCODE = 4
Parameter \WPOLY = 3
Generating RTLIL representation for module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.

16.1.3. Executing AST frontend in derive mode using pre-parsed AST for module `\crc_eval3'.
Parameter \WCODE = 4
Parameter \WPOLY = 3
Found cached RTLIL representation for module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.

16.1.4. Executing AST frontend in derive mode using pre-parsed AST for module `\nkb2onehot_mod'.
Parameter \NUM = 4
Generating RTLIL representation for module `$paramod\nkb2onehot_mod\NUM=4'.

16.1.5. Executing AST frontend in derive mode using pre-parsed AST for module `\nkb2therm_mod'.
Parameter \NUM = 4
Generating RTLIL representation for module `$paramod\nkb2therm_mod\NUM=4'.

16.1.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sum_one_mod'.
Parameter \NUM = 4
Generating RTLIL representation for module `$paramod\sum_one_mod\NUM=4'.

16.1.7. Executing AST frontend in derive mode using pre-parsed AST for module `\u1_2_u2_mod'.
Parameter \NUM = 4
Generating RTLIL representation for module `$paramod\u1_2_u2_mod\NUM=4'.

16.1.8. Executing AST frontend in derive mode using pre-parsed AST for module `\gray_mod'.
Parameter \NUM = 4
Generating RTLIL representation for module `$paramod\gray_mod\NUM=4'.

16.1.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ashift_mod'.
Parameter \NUM = 4
Generating RTLIL representation for module `$paramod\ashift_mod\NUM=4'.

16.1.10. Executing AST frontend in derive mode using pre-parsed AST for module `\lshift_mod'.
Parameter \NUM = 4
Generating RTLIL representation for module `$paramod\lshift_mod\NUM=4'.

16.1.11. Executing AST frontend in derive mode using pre-parsed AST for module `\nand_mod'.
Parameter \NUM = 4
Generating RTLIL representation for module `$paramod\nand_mod\NUM=4'.

16.1.12. Executing AST frontend in derive mode using pre-parsed AST for module `\xor_mod'.
Parameter \NUM = 4
Generating RTLIL representation for module `$paramod\xor_mod\NUM=4'.

16.1.13. Executing AST frontend in derive mode using pre-parsed AST for module `\exe_unit'.
Parameter \M = 4
Parameter \N = 4
Generating RTLIL representation for module `$paramod\exe_unit\M=4\N=4'.

16.1.14. Executing AST frontend in derive mode using pre-parsed AST for module `\watchdog'.
Parameter \N = 5
Generating RTLIL representation for module `$paramod\watchdog\N=5'.

16.1.15. Executing AST frontend in derive mode using pre-parsed AST for module `\shifter'.
Parameter \N = 20
Generating RTLIL representation for module `$paramod\shifter\N=20'.
Warning: wire '\s_bit_next' is assigned in a block at ../MODEL/SPI_EXE_UNIT_2/shifter.sv:24.
Warning: wire '\s_bit' is assigned in a block at ../MODEL/SPI_EXE_UNIT_2/shifter.sv:44.
../MODEL/SPI_EXE_UNIT_2/shifter.sv:24: Warning: Identifier `\s_bit_next' is implicitly declared.
../MODEL/SPI_EXE_UNIT_2/shifter.sv:24: Warning: Identifier `\s_bit' is implicitly declared.

16.1.16. Executing AST frontend in derive mode using pre-parsed AST for module `\crc_eval4'.
Parameter \WCODE = 4
Parameter \WPOLY = 4
Found cached RTLIL representation for module `$paramod\crc_eval4\WCODE=4\WPOLY=4'.

16.1.17. Executing AST frontend in derive mode using pre-parsed AST for module `\crc_eval3'.
Parameter \WCODE = 4
Parameter \WPOLY = 3
Found cached RTLIL representation for module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.

16.1.18. Executing AST frontend in derive mode using pre-parsed AST for module `\crc_eval3'.
Parameter \WCODE = 4
Parameter \WPOLY = 3
Found cached RTLIL representation for module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.

16.1.19. Executing AST frontend in derive mode using pre-parsed AST for module `\nkb2onehot_mod'.
Parameter \NUM = 4
Found cached RTLIL representation for module `$paramod\nkb2onehot_mod\NUM=4'.

16.1.20. Executing AST frontend in derive mode using pre-parsed AST for module `\nkb2therm_mod'.
Parameter \NUM = 4
Found cached RTLIL representation for module `$paramod\nkb2therm_mod\NUM=4'.

16.1.21. Executing AST frontend in derive mode using pre-parsed AST for module `\sum_one_mod'.
Parameter \NUM = 4
Found cached RTLIL representation for module `$paramod\sum_one_mod\NUM=4'.

16.1.22. Executing AST frontend in derive mode using pre-parsed AST for module `\u1_2_u2_mod'.
Parameter \NUM = 4
Found cached RTLIL representation for module `$paramod\u1_2_u2_mod\NUM=4'.

16.1.23. Executing AST frontend in derive mode using pre-parsed AST for module `\gray_mod'.
Parameter \NUM = 4
Found cached RTLIL representation for module `$paramod\gray_mod\NUM=4'.

16.1.24. Executing AST frontend in derive mode using pre-parsed AST for module `\ashift_mod'.
Parameter \NUM = 4
Found cached RTLIL representation for module `$paramod\ashift_mod\NUM=4'.

16.1.25. Executing AST frontend in derive mode using pre-parsed AST for module `\lshift_mod'.
Parameter \NUM = 4
Found cached RTLIL representation for module `$paramod\lshift_mod\NUM=4'.

16.1.26. Executing AST frontend in derive mode using pre-parsed AST for module `\nand_mod'.
Parameter \NUM = 4
Found cached RTLIL representation for module `$paramod\nand_mod\NUM=4'.

16.1.27. Executing AST frontend in derive mode using pre-parsed AST for module `\xor_mod'.
Parameter \NUM = 4
Found cached RTLIL representation for module `$paramod\xor_mod\NUM=4'.
Warning: Resizing cell port $paramod\exe_unit\M=4\N=4.u11_checkcrc.i_crc from 4 bits to 2 bits.
Warning: Resizing cell port exe_unit.u11_checkcrc.i_crc from 4 bits to 2 bits.

16.2. Executing PROC pass (convert processes to netlists).

16.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

16.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:37$331 in module $paramod\shifter\N=20.
Marked 2 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$330 in module $paramod\shifter\N=20.
Marked 3 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:35$326 in module $paramod\watchdog\N=5.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:20$324 in module $paramod\watchdog\N=5.
Marked 8 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$310 in module $paramod\exe_unit\M=4\N=4.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:7$291 in module $paramod\u1_2_u2_mod\NUM=4.
Marked 8 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:8$274 in module $paramod\sum_one_mod\NUM=4.
Marked 15 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:7$249 in module $paramod\nkb2therm_mod\NUM=4.
Marked 15 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/onehot.sv:7$218 in module $paramod\nkb2onehot_mod\NUM=4.
Marked 4 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$190 in module $paramod\crc_eval3\WCODE=4\WPOLY=3.
Marked 4 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$173 in module $paramod\crc_eval4\WCODE=4\WPOLY=4.
Marked 3 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:35$163 in module watchdog.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:20$161 in module watchdog.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:7$158 in module u1_2_u2_mod.
Marked 15 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:7$141 in module nkb2therm_mod.
Marked 4 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:8$117 in module sum_one_mod.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:176$111 in module spi_exe_unit_2.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:167$109 in module spi_exe_unit_2.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:158$107 in module spi_exe_unit_2.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:149$105 in module spi_exe_unit_2.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:141$103 in module spi_exe_unit_2.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:133$101 in module spi_exe_unit_2.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:119$99 in module spi_exe_unit_2.
Marked 3 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97 in module spi_exe_unit_2.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:37$95 in module shifter.
Marked 2 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$94 in module shifter.
Marked 15 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/onehot.sv:7$78 in module nkb2onehot_mod.
Marked 8 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$41 in module exe_unit.
Marked 4 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$24 in module crc_eval4.
Marked 4 switch rules as full_case in process $proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$7 in module crc_eval3.
Removed a total of 0 dead cases.

16.2.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\nkb2therm_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:6$265'.
  Set init value: \i = 0
Found init rule in `\nkb2therm_mod.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:6$157'.
  Set init value: \i = 0

16.2.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \i_rst_n in `$paramod\shifter\N=20.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:37$331'.
Found async reset \i_rst_n in `$paramod\watchdog\N=5.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:20$324'.
Found async reset \i_rst_n in `\watchdog.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:20$161'.
Found async reset \i_rst in `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:176$111'.
Found async reset \i_rst in `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:167$109'.
Found async reset \i_rst in `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:158$107'.
Found async reset \i_rst in `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:149$105'.
Found async reset \i_rst in `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:141$103'.
Found async reset \i_rst in `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:133$101'.
Found async reset \i_rst in `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:119$99'.
Found async reset \i_rst_n in `\shifter.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:37$95'.

16.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\shifter\N=20.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:37$331'.
     1/2: $0\s_bit[0:0]
     2/2: $0\s_shifter[19:0]
Creating decoders for process `$paramod\shifter\N=20.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$330'.
     1/8: $2\s_shifter_next[19:0]
     2/8: $2\s_bit_next[0:0]
     3/8: $1\s_bit_next[0:0]
     4/8: $1\s_shifter_next[19:0]
     5/8: $0\s_bit_next[0:0]
     6/8: $0\s_shifter_next[19:0]
     7/8: $0\o_bit[0:0]
     8/8: $0\o_data[19:0]
Creating decoders for process `$paramod\watchdog\N=5.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:35$326'.
     1/9: $3\o_inter[0:0]
     2/9: $2\s_count_next[4:0]
     3/9: $2\o_inter[0:0]
     4/9: $1\s_count_next[4:0]
     5/9: $1\s_cycles_next[4:0]
     6/9: $1\o_inter[0:0]
     7/9: $0\o_inter[0:0]
     8/9: $0\s_count_next[4:0]
     9/9: $0\s_cycles_next[4:0]
Creating decoders for process `$paramod\watchdog\N=5.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:20$324'.
     1/2: $0\s_count[4:0]
     2/2: $0\s_cycles[4:0]
Creating decoders for process `$paramod\exe_unit\M=4\N=4.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$310'.
     1/15: $1\o_ZF[0:0]
     2/15: $1\o_BF[0:0]
     3/15: $4\zeros[31:0]
     4/15: $3\zeros[31:0]
     5/15: $2\zeros[31:0]
     6/15: $1\zeros[31:0]
     7/15: $1\o_NF[0:0]
     8/15: $1\o_result[3:0]
     9/15: $0\o_ZF[0:0]
    10/15: $0\o_BF[0:0]
    11/15: $0\i[31:0]
    12/15: $0\zeros[31:0]
    13/15: $0\o_NF[0:0]
    14/15: $0\o_PF[0:0]
    15/15: $0\o_result[3:0]
Creating decoders for process `$paramod\xor_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/xor.sv:7$304'.
     1/1: $0\o_y1[3:0]
Creating decoders for process `$paramod\nand_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/nand.sv:7$301'.
     1/1: $0\o_y1[3:0]
Creating decoders for process `$paramod\lshift_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/lshift.sv:5$299'.
     1/1: $0\o_logic_right[3:0]
Creating decoders for process `$paramod\ashift_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/ashift.sv:6$297'.
     1/1: $0\o_arith_left[3:0]
Creating decoders for process `$paramod\gray_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/gray.sv:7$294'.
     1/1: $0\o_gray[3:0]
Creating decoders for process `$paramod\u1_2_u2_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:7$291'.
     1/2: $1\o_u2[3:0]
     2/2: $0\o_u2[3:0]
Creating decoders for process `$paramod\sum_one_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:8$274'.
     1/11: $8\o_y[3:0]
     2/11: $7\o_y[3:0]
     3/11: $6\o_y[3:0]
     4/11: $5\o_y[3:0]
     5/11: $4\o_y[3:0]
     6/11: $3\o_y[3:0]
     7/11: $2\o_y[3:0]
     8/11: $1\o_y[3:0]
     9/11: $0\i[31:0]
    10/11: $0\o_y[3:0]
    11/11: $0\s_help[7:0]
Creating decoders for process `$paramod\nkb2therm_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:6$265'.
     1/1: $1\i[31:0]
Creating decoders for process `$paramod\nkb2therm_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:7$249'.
     1/31: $15\o_thermo[14:14]
     2/31: $14\o_thermo[13:13]
     3/31: $13\o_thermo[12:12]
     4/31: $12\o_thermo[11:11]
     5/31: $11\o_thermo[10:10]
     6/31: $10\o_thermo[9:9]
     7/31: $9\o_thermo[8:8]
     8/31: $8\o_thermo[7:7]
     9/31: $7\o_thermo[6:6]
    10/31: $6\o_thermo[5:5]
    11/31: $5\o_thermo[4:4]
    12/31: $4\o_thermo[3:3]
    13/31: $3\o_thermo[2:2]
    14/31: $2\o_thermo[1:1]
    15/31: $1\o_thermo[0:0]
    16/31: $0\i[31:0]
    17/31: $0\o_thermo[14:0] [14]
    18/31: $0\o_thermo[14:0] [13]
    19/31: $0\o_thermo[14:0] [12]
    20/31: $0\o_thermo[14:0] [11]
    21/31: $0\o_thermo[14:0] [10]
    22/31: $0\o_thermo[14:0] [9]
    23/31: $0\o_thermo[14:0] [8]
    24/31: $0\o_thermo[14:0] [7]
    25/31: $0\o_thermo[14:0] [6]
    26/31: $0\o_thermo[14:0] [5]
    27/31: $0\o_thermo[14:0] [4]
    28/31: $0\o_thermo[14:0] [3]
    29/31: $0\o_thermo[14:0] [2]
    30/31: $0\o_thermo[14:0] [1]
    31/31: $0\o_thermo[14:0] [0]
Creating decoders for process `$paramod\nkb2onehot_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/onehot.sv:7$218'.
     1/31: $15\o_onehot[14:14]
     2/31: $14\o_onehot[13:13]
     3/31: $13\o_onehot[12:12]
     4/31: $12\o_onehot[11:11]
     5/31: $11\o_onehot[10:10]
     6/31: $10\o_onehot[9:9]
     7/31: $9\o_onehot[8:8]
     8/31: $8\o_onehot[7:7]
     9/31: $7\o_onehot[6:6]
    10/31: $6\o_onehot[5:5]
    11/31: $5\o_onehot[4:4]
    12/31: $4\o_onehot[3:3]
    13/31: $3\o_onehot[2:2]
    14/31: $2\o_onehot[1:1]
    15/31: $1\o_onehot[0:0]
    16/31: $0\i[31:0]
    17/31: $0\o_onehot[14:0] [14]
    18/31: $0\o_onehot[14:0] [13]
    19/31: $0\o_onehot[14:0] [12]
    20/31: $0\o_onehot[14:0] [11]
    21/31: $0\o_onehot[14:0] [10]
    22/31: $0\o_onehot[14:0] [9]
    23/31: $0\o_onehot[14:0] [8]
    24/31: $0\o_onehot[14:0] [7]
    25/31: $0\o_onehot[14:0] [6]
    26/31: $0\o_onehot[14:0] [5]
    27/31: $0\o_onehot[14:0] [4]
    28/31: $0\o_onehot[14:0] [3]
    29/31: $0\o_onehot[14:0] [2]
    30/31: $0\o_onehot[14:0] [1]
    31/31: $0\o_onehot[14:0] [0]
Creating decoders for process `$paramod\crc_eval3\WCODE=4\WPOLY=3.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$190'.
     1/8: $4\crc_tmp[5:0]
     2/8: $3\crc_tmp[5:0]
     3/8: $2\crc_tmp[5:0]
     4/8: $1\crc_tmp[5:0]
     5/8: $0\o_crc[1:0]
     6/8: $0\i[31:0]
     7/8: $0\poly_tmp[5:0]
     8/8: $0\crc_tmp[5:0]
Creating decoders for process `$paramod\crc_eval4\WCODE=4\WPOLY=4.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$173'.
     1/8: $4\crc_tmp[6:0]
     2/8: $3\crc_tmp[6:0]
     3/8: $2\crc_tmp[6:0]
     4/8: $1\crc_tmp[6:0]
     5/8: $0\o_crc[2:0]
     6/8: $0\i[31:0]
     7/8: $0\poly_tmp[6:0]
     8/8: $0\crc_tmp[6:0]
Creating decoders for process `\xor_mod.$proc$../MODEL/SPI_EXE_UNIT_2/xor.sv:7$167'.
     1/1: $0\o_y1[2:0]
Creating decoders for process `\watchdog.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:35$163'.
     1/9: $3\o_inter[0:0]
     2/9: $2\s_count_next[11:0]
     3/9: $2\o_inter[0:0]
     4/9: $1\s_count_next[11:0]
     5/9: $1\s_cycles_next[11:0]
     6/9: $1\o_inter[0:0]
     7/9: $0\o_inter[0:0]
     8/9: $0\s_count_next[11:0]
     9/9: $0\s_cycles_next[11:0]
Creating decoders for process `\watchdog.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:20$161'.
     1/2: $0\s_count[11:0]
     2/2: $0\s_cycles[11:0]
Creating decoders for process `\u1_2_u2_mod.$proc$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:7$158'.
     1/2: $1\o_u2[3:0]
     2/2: $0\o_u2[3:0]
Creating decoders for process `\nkb2therm_mod.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:6$157'.
     1/1: $1\i[31:0]
Creating decoders for process `\nkb2therm_mod.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:7$141'.
     1/31: $15\o_thermo[14:14]
     2/31: $14\o_thermo[13:13]
     3/31: $13\o_thermo[12:12]
     4/31: $12\o_thermo[11:11]
     5/31: $11\o_thermo[10:10]
     6/31: $10\o_thermo[9:9]
     7/31: $9\o_thermo[8:8]
     8/31: $8\o_thermo[7:7]
     9/31: $7\o_thermo[6:6]
    10/31: $6\o_thermo[5:5]
    11/31: $5\o_thermo[4:4]
    12/31: $4\o_thermo[3:3]
    13/31: $3\o_thermo[2:2]
    14/31: $2\o_thermo[1:1]
    15/31: $1\o_thermo[0:0]
    16/31: $0\i[31:0]
    17/31: $0\o_thermo[14:0] [14]
    18/31: $0\o_thermo[14:0] [13]
    19/31: $0\o_thermo[14:0] [12]
    20/31: $0\o_thermo[14:0] [11]
    21/31: $0\o_thermo[14:0] [10]
    22/31: $0\o_thermo[14:0] [9]
    23/31: $0\o_thermo[14:0] [8]
    24/31: $0\o_thermo[14:0] [7]
    25/31: $0\o_thermo[14:0] [6]
    26/31: $0\o_thermo[14:0] [5]
    27/31: $0\o_thermo[14:0] [4]
    28/31: $0\o_thermo[14:0] [3]
    29/31: $0\o_thermo[14:0] [2]
    30/31: $0\o_thermo[14:0] [1]
    31/31: $0\o_thermo[14:0] [0]
Creating decoders for process `\sum_one_mod.$proc$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:8$117'.
     1/7: $4\o_y[1:0]
     2/7: $3\o_y[1:0]
     3/7: $2\o_y[1:0]
     4/7: $1\o_y[1:0]
     5/7: $0\i[31:0]
     6/7: $0\o_y[1:0]
     7/7: $0\s_help[3:0]
Creating decoders for process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:176$111'.
     1/1: $0\reg_flags[3:0]
Creating decoders for process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:167$109'.
     1/1: $0\reg_results[3:0]
Creating decoders for process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:158$107'.
     1/1: $0\reg_oper[3:0]
Creating decoders for process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:149$105'.
     1/1: $0\reg_argB[3:0]
Creating decoders for process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:141$103'.
     1/1: $0\reg_argA[3:0]
Creating decoders for process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:133$101'.
     1/1: $0\s_bit[0:0]
Creating decoders for process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:119$99'.
     1/1: $0\s_state[3:0]
Creating decoders for process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
     1/30: $3\s_state_next[3:0]
     2/30: $2\o_miso[0:0]
     3/30: $2\s_transfer[0:0]
     4/30: $2\s_watchdog_we[0:0]
     5/30: $2\s_state_next[3:0]
     6/30: $1\s_state_next[3:0]
     7/30: $1\s_watchdog_we[0:0]
     8/30: $1\s_transfer[0:0]
     9/30: $1\o_miso[0:0]
    10/30: $1\s_data[19:0]
    11/30: $1\s_wrt[0:0]
    12/30: $1\s_flags_next[3:0]
    13/30: $1\s_results_next[3:0]
    14/30: $1\s_oper_next[3:0]
    15/30: $1\s_argB_next[3:0]
    16/30: $1\s_argA_next[3:0]
    17/30: $0\s_state_next[3:0]
    18/30: $0\s_data[19:0]
    19/30: $0\s_wrt[0:0]
    20/30: $0\s_watchdog_we[0:0]
    21/30: $0\s_flags_next[3:0]
    22/30: $0\s_results_next[3:0]
    23/30: $0\s_oper_next[3:0]
    24/30: $0\s_argB_next[3:0]
    25/30: $0\s_argA_next[3:0]
    26/30: $0\s_transfer[0:0]
    27/30: $0\o_miso[0:0]
    28/30: $0\s_oper[3:0]
    29/30: $0\s_argB[3:0]
    30/30: $0\s_argA[3:0]
Creating decoders for process `\shifter.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:37$95'.
     1/2: $0\s_bit[0:0]
     2/2: $0\s_shifter[19:0]
Creating decoders for process `\shifter.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$94'.
     1/8: $2\s_shifter_next[19:0]
     2/8: $2\s_bit_next[0:0]
     3/8: $1\s_bit_next[0:0]
     4/8: $1\s_shifter_next[19:0]
     5/8: $0\s_bit_next[0:0]
     6/8: $0\s_shifter_next[19:0]
     7/8: $0\o_bit[0:0]
     8/8: $0\o_data[19:0]
Creating decoders for process `\nkb2onehot_mod.$proc$../MODEL/SPI_EXE_UNIT_2/onehot.sv:7$78'.
     1/31: $15\o_onehot[14:14]
     2/31: $14\o_onehot[13:13]
     3/31: $13\o_onehot[12:12]
     4/31: $12\o_onehot[11:11]
     5/31: $11\o_onehot[10:10]
     6/31: $10\o_onehot[9:9]
     7/31: $9\o_onehot[8:8]
     8/31: $8\o_onehot[7:7]
     9/31: $7\o_onehot[6:6]
    10/31: $6\o_onehot[5:5]
    11/31: $5\o_onehot[4:4]
    12/31: $4\o_onehot[3:3]
    13/31: $3\o_onehot[2:2]
    14/31: $2\o_onehot[1:1]
    15/31: $1\o_onehot[0:0]
    16/31: $0\i[31:0]
    17/31: $0\o_onehot[14:0] [14]
    18/31: $0\o_onehot[14:0] [13]
    19/31: $0\o_onehot[14:0] [12]
    20/31: $0\o_onehot[14:0] [11]
    21/31: $0\o_onehot[14:0] [10]
    22/31: $0\o_onehot[14:0] [9]
    23/31: $0\o_onehot[14:0] [8]
    24/31: $0\o_onehot[14:0] [7]
    25/31: $0\o_onehot[14:0] [6]
    26/31: $0\o_onehot[14:0] [5]
    27/31: $0\o_onehot[14:0] [4]
    28/31: $0\o_onehot[14:0] [3]
    29/31: $0\o_onehot[14:0] [2]
    30/31: $0\o_onehot[14:0] [1]
    31/31: $0\o_onehot[14:0] [0]
Creating decoders for process `\nand_mod.$proc$../MODEL/SPI_EXE_UNIT_2/nand.sv:7$60'.
     1/1: $0\o_y1[2:0]
Creating decoders for process `\lshift_mod.$proc$../MODEL/SPI_EXE_UNIT_2/lshift.sv:5$58'.
     1/1: $0\o_logic_right[2:0]
Creating decoders for process `\gray_mod.$proc$../MODEL/SPI_EXE_UNIT_2/gray.sv:7$55'.
     1/1: $0\o_gray[3:0]
Creating decoders for process `\exe_unit.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$41'.
     1/15: $1\o_ZF[0:0]
     2/15: $1\o_BF[0:0]
     3/15: $4\zeros[31:0]
     4/15: $3\zeros[31:0]
     5/15: $2\zeros[31:0]
     6/15: $1\zeros[31:0]
     7/15: $1\o_NF[0:0]
     8/15: $1\o_result[3:0]
     9/15: $0\o_ZF[0:0]
    10/15: $0\o_BF[0:0]
    11/15: $0\i[31:0]
    12/15: $0\zeros[31:0]
    13/15: $0\o_NF[0:0]
    14/15: $0\o_PF[0:0]
    15/15: $0\o_result[3:0]
Creating decoders for process `\crc_eval4.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$24'.
     1/8: $4\crc_tmp[6:0]
     2/8: $3\crc_tmp[6:0]
     3/8: $2\crc_tmp[6:0]
     4/8: $1\crc_tmp[6:0]
     5/8: $0\o_crc[2:0]
     6/8: $0\i[31:0]
     7/8: $0\poly_tmp[6:0]
     8/8: $0\crc_tmp[6:0]
Creating decoders for process `\crc_eval3.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$7'.
     1/8: $4\crc_tmp[5:0]
     2/8: $3\crc_tmp[5:0]
     3/8: $2\crc_tmp[5:0]
     4/8: $1\crc_tmp[5:0]
     5/8: $0\o_crc[1:0]
     6/8: $0\i[31:0]
     7/8: $0\poly_tmp[5:0]
     8/8: $0\crc_tmp[5:0]
Creating decoders for process `\ashift_mod.$proc$../MODEL/SPI_EXE_UNIT_2/ashift.sv:6$1'.
     1/1: $0\o_arith_left[1:0]

16.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\shifter\N=20.\s_shifter_next' from process `$paramod\shifter\N=20.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$330'.
No latch inferred for signal `$paramod\shifter\N=20.\o_bit' from process `$paramod\shifter\N=20.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$330'.
No latch inferred for signal `$paramod\shifter\N=20.\o_data' from process `$paramod\shifter\N=20.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$330'.
No latch inferred for signal `$paramod\shifter\N=20.\s_bit_next' from process `$paramod\shifter\N=20.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$330'.
No latch inferred for signal `$paramod\watchdog\N=5.\o_inter' from process `$paramod\watchdog\N=5.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:35$326'.
No latch inferred for signal `$paramod\watchdog\N=5.\s_cycles_next' from process `$paramod\watchdog\N=5.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:35$326'.
No latch inferred for signal `$paramod\watchdog\N=5.\s_count_next' from process `$paramod\watchdog\N=5.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:35$326'.
No latch inferred for signal `$paramod\exe_unit\M=4\N=4.\i' from process `$paramod\exe_unit\M=4\N=4.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$310'.
No latch inferred for signal `$paramod\exe_unit\M=4\N=4.\o_NF' from process `$paramod\exe_unit\M=4\N=4.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$310'.
No latch inferred for signal `$paramod\exe_unit\M=4\N=4.\o_BF' from process `$paramod\exe_unit\M=4\N=4.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$310'.
No latch inferred for signal `$paramod\exe_unit\M=4\N=4.\o_PF' from process `$paramod\exe_unit\M=4\N=4.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$310'.
No latch inferred for signal `$paramod\exe_unit\M=4\N=4.\o_ZF' from process `$paramod\exe_unit\M=4\N=4.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$310'.
No latch inferred for signal `$paramod\exe_unit\M=4\N=4.\o_result' from process `$paramod\exe_unit\M=4\N=4.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$310'.
No latch inferred for signal `$paramod\exe_unit\M=4\N=4.\zeros' from process `$paramod\exe_unit\M=4\N=4.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$310'.
No latch inferred for signal `$paramod\xor_mod\NUM=4.\o_y1' from process `$paramod\xor_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/xor.sv:7$304'.
No latch inferred for signal `$paramod\nand_mod\NUM=4.\o_y1' from process `$paramod\nand_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/nand.sv:7$301'.
No latch inferred for signal `$paramod\lshift_mod\NUM=4.\o_logic_right' from process `$paramod\lshift_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/lshift.sv:5$299'.
No latch inferred for signal `$paramod\ashift_mod\NUM=4.\o_arith_left' from process `$paramod\ashift_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/ashift.sv:6$297'.
No latch inferred for signal `$paramod\gray_mod\NUM=4.\o_gray' from process `$paramod\gray_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/gray.sv:7$294'.
No latch inferred for signal `$paramod\u1_2_u2_mod\NUM=4.\o_u2' from process `$paramod\u1_2_u2_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:7$291'.
No latch inferred for signal `$paramod\sum_one_mod\NUM=4.\i' from process `$paramod\sum_one_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:8$274'.
No latch inferred for signal `$paramod\sum_one_mod\NUM=4.\o_y' from process `$paramod\sum_one_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:8$274'.
No latch inferred for signal `$paramod\sum_one_mod\NUM=4.\s_help' from process `$paramod\sum_one_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:8$274'.
No latch inferred for signal `$paramod\nkb2therm_mod\NUM=4.\i' from process `$paramod\nkb2therm_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:7$249'.
No latch inferred for signal `$paramod\nkb2therm_mod\NUM=4.\o_thermo' from process `$paramod\nkb2therm_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:7$249'.
No latch inferred for signal `$paramod\nkb2onehot_mod\NUM=4.\i' from process `$paramod\nkb2onehot_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/onehot.sv:7$218'.
No latch inferred for signal `$paramod\nkb2onehot_mod\NUM=4.\o_onehot' from process `$paramod\nkb2onehot_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/onehot.sv:7$218'.
No latch inferred for signal `$paramod\crc_eval3\WCODE=4\WPOLY=3.\i' from process `$paramod\crc_eval3\WCODE=4\WPOLY=3.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$190'.
No latch inferred for signal `$paramod\crc_eval3\WCODE=4\WPOLY=3.\crc_tmp' from process `$paramod\crc_eval3\WCODE=4\WPOLY=3.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$190'.
No latch inferred for signal `$paramod\crc_eval3\WCODE=4\WPOLY=3.\poly_tmp' from process `$paramod\crc_eval3\WCODE=4\WPOLY=3.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$190'.
No latch inferred for signal `$paramod\crc_eval3\WCODE=4\WPOLY=3.\o_crc' from process `$paramod\crc_eval3\WCODE=4\WPOLY=3.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$190'.
No latch inferred for signal `$paramod\crc_eval4\WCODE=4\WPOLY=4.\i' from process `$paramod\crc_eval4\WCODE=4\WPOLY=4.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$173'.
No latch inferred for signal `$paramod\crc_eval4\WCODE=4\WPOLY=4.\crc_tmp' from process `$paramod\crc_eval4\WCODE=4\WPOLY=4.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$173'.
No latch inferred for signal `$paramod\crc_eval4\WCODE=4\WPOLY=4.\poly_tmp' from process `$paramod\crc_eval4\WCODE=4\WPOLY=4.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$173'.
No latch inferred for signal `$paramod\crc_eval4\WCODE=4\WPOLY=4.\o_crc' from process `$paramod\crc_eval4\WCODE=4\WPOLY=4.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$173'.
No latch inferred for signal `\xor_mod.\o_y1' from process `\xor_mod.$proc$../MODEL/SPI_EXE_UNIT_2/xor.sv:7$167'.
No latch inferred for signal `\watchdog.\o_inter' from process `\watchdog.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:35$163'.
No latch inferred for signal `\watchdog.\s_cycles_next' from process `\watchdog.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:35$163'.
No latch inferred for signal `\watchdog.\s_count_next' from process `\watchdog.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:35$163'.
No latch inferred for signal `\u1_2_u2_mod.\o_u2' from process `\u1_2_u2_mod.$proc$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:7$158'.
No latch inferred for signal `\nkb2therm_mod.\i' from process `\nkb2therm_mod.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:7$141'.
No latch inferred for signal `\nkb2therm_mod.\o_thermo' from process `\nkb2therm_mod.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:7$141'.
No latch inferred for signal `\sum_one_mod.\i' from process `\sum_one_mod.$proc$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:8$117'.
No latch inferred for signal `\sum_one_mod.\o_y' from process `\sum_one_mod.$proc$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:8$117'.
No latch inferred for signal `\sum_one_mod.\s_help' from process `\sum_one_mod.$proc$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:8$117'.
No latch inferred for signal `\spi_exe_unit_2.\o_miso' from process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
No latch inferred for signal `\spi_exe_unit_2.\s_transfer' from process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
No latch inferred for signal `\spi_exe_unit_2.\s_argA_next' from process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
No latch inferred for signal `\spi_exe_unit_2.\s_argB_next' from process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
No latch inferred for signal `\spi_exe_unit_2.\s_oper_next' from process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
No latch inferred for signal `\spi_exe_unit_2.\s_results_next' from process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
No latch inferred for signal `\spi_exe_unit_2.\s_flags_next' from process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
No latch inferred for signal `\spi_exe_unit_2.\s_watchdog_we' from process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
No latch inferred for signal `\spi_exe_unit_2.\s_argA' from process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
No latch inferred for signal `\spi_exe_unit_2.\s_argB' from process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
No latch inferred for signal `\spi_exe_unit_2.\s_oper' from process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
No latch inferred for signal `\spi_exe_unit_2.\s_wrt' from process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
No latch inferred for signal `\spi_exe_unit_2.\s_data' from process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
No latch inferred for signal `\spi_exe_unit_2.\s_state_next' from process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
No latch inferred for signal `\shifter.\s_shifter_next' from process `\shifter.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$94'.
No latch inferred for signal `\shifter.\o_bit' from process `\shifter.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$94'.
No latch inferred for signal `\shifter.\o_data' from process `\shifter.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$94'.
No latch inferred for signal `\shifter.\s_bit_next' from process `\shifter.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$94'.
No latch inferred for signal `\nkb2onehot_mod.\i' from process `\nkb2onehot_mod.$proc$../MODEL/SPI_EXE_UNIT_2/onehot.sv:7$78'.
No latch inferred for signal `\nkb2onehot_mod.\o_onehot' from process `\nkb2onehot_mod.$proc$../MODEL/SPI_EXE_UNIT_2/onehot.sv:7$78'.
No latch inferred for signal `\nand_mod.\o_y1' from process `\nand_mod.$proc$../MODEL/SPI_EXE_UNIT_2/nand.sv:7$60'.
No latch inferred for signal `\lshift_mod.\o_logic_right' from process `\lshift_mod.$proc$../MODEL/SPI_EXE_UNIT_2/lshift.sv:5$58'.
No latch inferred for signal `\gray_mod.\o_gray' from process `\gray_mod.$proc$../MODEL/SPI_EXE_UNIT_2/gray.sv:7$55'.
No latch inferred for signal `\exe_unit.\i' from process `\exe_unit.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$41'.
No latch inferred for signal `\exe_unit.\o_NF' from process `\exe_unit.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$41'.
No latch inferred for signal `\exe_unit.\o_BF' from process `\exe_unit.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$41'.
No latch inferred for signal `\exe_unit.\o_PF' from process `\exe_unit.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$41'.
No latch inferred for signal `\exe_unit.\o_ZF' from process `\exe_unit.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$41'.
No latch inferred for signal `\exe_unit.\o_result' from process `\exe_unit.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$41'.
No latch inferred for signal `\exe_unit.\zeros' from process `\exe_unit.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$41'.
No latch inferred for signal `\crc_eval4.\i' from process `\crc_eval4.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$24'.
No latch inferred for signal `\crc_eval4.\crc_tmp' from process `\crc_eval4.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$24'.
No latch inferred for signal `\crc_eval4.\poly_tmp' from process `\crc_eval4.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$24'.
No latch inferred for signal `\crc_eval4.\o_crc' from process `\crc_eval4.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$24'.
No latch inferred for signal `\crc_eval3.\i' from process `\crc_eval3.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$7'.
No latch inferred for signal `\crc_eval3.\crc_tmp' from process `\crc_eval3.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$7'.
No latch inferred for signal `\crc_eval3.\poly_tmp' from process `\crc_eval3.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$7'.
No latch inferred for signal `\crc_eval3.\o_crc' from process `\crc_eval3.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$7'.
No latch inferred for signal `\ashift_mod.\o_arith_left' from process `\ashift_mod.$proc$../MODEL/SPI_EXE_UNIT_2/ashift.sv:6$1'.

16.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\shifter\N=20.\s_shifter' using process `$paramod\shifter\N=20.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:37$331'.
  created $adff cell `$procdff$855' with positive edge clock and negative level reset.
Creating register for signal `$paramod\shifter\N=20.\s_bit' using process `$paramod\shifter\N=20.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:37$331'.
  created $adff cell `$procdff$856' with positive edge clock and negative level reset.
Creating register for signal `$paramod\watchdog\N=5.\s_cycles' using process `$paramod\watchdog\N=5.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:20$324'.
  created $adff cell `$procdff$857' with positive edge clock and negative level reset.
Creating register for signal `$paramod\watchdog\N=5.\s_count' using process `$paramod\watchdog\N=5.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:20$324'.
  created $adff cell `$procdff$858' with positive edge clock and negative level reset.
Creating register for signal `\watchdog.\s_cycles' using process `\watchdog.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:20$161'.
  created $adff cell `$procdff$859' with positive edge clock and negative level reset.
Creating register for signal `\watchdog.\s_count' using process `\watchdog.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:20$161'.
  created $adff cell `$procdff$860' with positive edge clock and negative level reset.
Creating register for signal `\spi_exe_unit_2.\reg_flags' using process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:176$111'.
  created $adff cell `$procdff$861' with negative edge clock and negative level reset.
Creating register for signal `\spi_exe_unit_2.\reg_results' using process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:167$109'.
  created $adff cell `$procdff$862' with negative edge clock and negative level reset.
Creating register for signal `\spi_exe_unit_2.\reg_oper' using process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:158$107'.
  created $adff cell `$procdff$863' with negative edge clock and negative level reset.
Creating register for signal `\spi_exe_unit_2.\reg_argB' using process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:149$105'.
  created $adff cell `$procdff$864' with negative edge clock and negative level reset.
Creating register for signal `\spi_exe_unit_2.\reg_argA' using process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:141$103'.
  created $adff cell `$procdff$865' with negative edge clock and negative level reset.
Creating register for signal `\spi_exe_unit_2.\s_bit' using process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:133$101'.
  created $adff cell `$procdff$866' with negative edge clock and negative level reset.
Creating register for signal `\spi_exe_unit_2.\s_state' using process `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:119$99'.
  created $adff cell `$procdff$867' with negative edge clock and negative level reset.
Creating register for signal `\shifter.\s_shifter' using process `\shifter.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:37$95'.
  created $adff cell `$procdff$868' with positive edge clock and negative level reset.
Creating register for signal `\shifter.\s_bit' using process `\shifter.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:37$95'.
  created $adff cell `$procdff$869' with positive edge clock and negative level reset.

16.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\shifter\N=20.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:37$331'.
Found and cleaned up 2 empty switches in `$paramod\shifter\N=20.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$330'.
Removing empty process `$paramod\shifter\N=20.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$330'.
Found and cleaned up 3 empty switches in `$paramod\watchdog\N=5.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:35$326'.
Removing empty process `$paramod\watchdog\N=5.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:35$326'.
Removing empty process `$paramod\watchdog\N=5.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:20$324'.
Found and cleaned up 8 empty switches in `$paramod\exe_unit\M=4\N=4.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$310'.
Removing empty process `$paramod\exe_unit\M=4\N=4.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$310'.
Removing empty process `$paramod\xor_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/xor.sv:7$304'.
Removing empty process `$paramod\nand_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/nand.sv:7$301'.
Removing empty process `$paramod\lshift_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/lshift.sv:5$299'.
Removing empty process `$paramod\ashift_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/ashift.sv:6$297'.
Removing empty process `$paramod\gray_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/gray.sv:7$294'.
Found and cleaned up 1 empty switch in `$paramod\u1_2_u2_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:7$291'.
Removing empty process `$paramod\u1_2_u2_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:7$291'.
Found and cleaned up 8 empty switches in `$paramod\sum_one_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:8$274'.
Removing empty process `$paramod\sum_one_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:8$274'.
Removing empty process `$paramod\nkb2therm_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:6$265'.
Found and cleaned up 15 empty switches in `$paramod\nkb2therm_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:7$249'.
Removing empty process `$paramod\nkb2therm_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:7$249'.
Found and cleaned up 15 empty switches in `$paramod\nkb2onehot_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/onehot.sv:7$218'.
Removing empty process `$paramod\nkb2onehot_mod\NUM=4.$proc$../MODEL/SPI_EXE_UNIT_2/onehot.sv:7$218'.
Found and cleaned up 4 empty switches in `$paramod\crc_eval3\WCODE=4\WPOLY=3.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$190'.
Removing empty process `$paramod\crc_eval3\WCODE=4\WPOLY=3.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$190'.
Found and cleaned up 4 empty switches in `$paramod\crc_eval4\WCODE=4\WPOLY=4.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$173'.
Removing empty process `$paramod\crc_eval4\WCODE=4\WPOLY=4.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$173'.
Removing empty process `xor_mod.$proc$../MODEL/SPI_EXE_UNIT_2/xor.sv:7$167'.
Found and cleaned up 3 empty switches in `\watchdog.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:35$163'.
Removing empty process `watchdog.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:35$163'.
Removing empty process `watchdog.$proc$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:20$161'.
Found and cleaned up 1 empty switch in `\u1_2_u2_mod.$proc$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:7$158'.
Removing empty process `u1_2_u2_mod.$proc$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:7$158'.
Removing empty process `nkb2therm_mod.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:6$157'.
Found and cleaned up 15 empty switches in `\nkb2therm_mod.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:7$141'.
Removing empty process `nkb2therm_mod.$proc$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:7$141'.
Found and cleaned up 4 empty switches in `\sum_one_mod.$proc$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:8$117'.
Removing empty process `sum_one_mod.$proc$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:8$117'.
Removing empty process `spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:176$111'.
Removing empty process `spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:167$109'.
Removing empty process `spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:158$107'.
Removing empty process `spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:149$105'.
Removing empty process `spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:141$103'.
Removing empty process `spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:133$101'.
Removing empty process `spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:119$99'.
Found and cleaned up 3 empty switches in `\spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
Removing empty process `spi_exe_unit_2.$proc$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:58$97'.
Removing empty process `shifter.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:37$95'.
Found and cleaned up 2 empty switches in `\shifter.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$94'.
Removing empty process `shifter.$proc$../MODEL/SPI_EXE_UNIT_2/shifter.sv:18$94'.
Found and cleaned up 15 empty switches in `\nkb2onehot_mod.$proc$../MODEL/SPI_EXE_UNIT_2/onehot.sv:7$78'.
Removing empty process `nkb2onehot_mod.$proc$../MODEL/SPI_EXE_UNIT_2/onehot.sv:7$78'.
Removing empty process `nand_mod.$proc$../MODEL/SPI_EXE_UNIT_2/nand.sv:7$60'.
Removing empty process `lshift_mod.$proc$../MODEL/SPI_EXE_UNIT_2/lshift.sv:5$58'.
Removing empty process `gray_mod.$proc$../MODEL/SPI_EXE_UNIT_2/gray.sv:7$55'.
Found and cleaned up 8 empty switches in `\exe_unit.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$41'.
Removing empty process `exe_unit.$proc$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:70$41'.
Found and cleaned up 4 empty switches in `\crc_eval4.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$24'.
Removing empty process `crc_eval4.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:12$24'.
Found and cleaned up 4 empty switches in `\crc_eval3.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$7'.
Removing empty process `crc_eval3.$proc$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:12$7'.
Removing empty process `ashift_mod.$proc$../MODEL/SPI_EXE_UNIT_2/ashift.sv:6$1'.
Cleaned up 119 empty switches.

16.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=20.
Optimizing module $paramod\watchdog\N=5.
<suppressed ~1 debug messages>
Optimizing module $paramod\exe_unit\M=4\N=4.
<suppressed ~12 debug messages>
Optimizing module $paramod\xor_mod\NUM=4.
Optimizing module $paramod\nand_mod\NUM=4.
Optimizing module $paramod\lshift_mod\NUM=4.
<suppressed ~1 debug messages>
Optimizing module $paramod\ashift_mod\NUM=4.
<suppressed ~1 debug messages>
Optimizing module $paramod\gray_mod\NUM=4.
<suppressed ~1 debug messages>
Optimizing module $paramod\u1_2_u2_mod\NUM=4.
<suppressed ~1 debug messages>
Optimizing module $paramod\sum_one_mod\NUM=4.
<suppressed ~10 debug messages>
Optimizing module $paramod\nkb2therm_mod\NUM=4.
Optimizing module $paramod\nkb2onehot_mod\NUM=4.
<suppressed ~1 debug messages>
Optimizing module $paramod\crc_eval3\WCODE=4\WPOLY=3.
<suppressed ~8 debug messages>
Optimizing module $paramod\crc_eval4\WCODE=4\WPOLY=4.
<suppressed ~8 debug messages>
Optimizing module xor_mod.
Optimizing module watchdog.
<suppressed ~1 debug messages>
Optimizing module u1_2_u2_mod.
<suppressed ~1 debug messages>
Optimizing module nkb2therm_mod.
Optimizing module sum_one_mod.
<suppressed ~6 debug messages>
Optimizing module spi_exe_unit_2.
Optimizing module shifter.
Optimizing module nkb2onehot_mod.
<suppressed ~1 debug messages>
Optimizing module nand_mod.
Optimizing module lshift_mod.
<suppressed ~1 debug messages>
Optimizing module gray_mod.
<suppressed ~1 debug messages>
Optimizing module exe_unit.
<suppressed ~12 debug messages>
Optimizing module crc_eval4.
<suppressed ~8 debug messages>
Optimizing module crc_eval3.
<suppressed ~8 debug messages>
Optimizing module ashift_mod.
<suppressed ~1 debug messages>

16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module \xor_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \ashift_mod..
Removed 29 unused cells and 574 unused wires.
<suppressed ~64 debug messages>

16.5. Executing CHECK pass (checking for obvious problems).
checking module $paramod\ashift_mod\NUM=4..
checking module $paramod\crc_eval3\WCODE=4\WPOLY=3..
checking module $paramod\crc_eval4\WCODE=4\WPOLY=4..
checking module $paramod\exe_unit\M=4\N=4..
checking module $paramod\gray_mod\NUM=4..
checking module $paramod\lshift_mod\NUM=4..
checking module $paramod\nand_mod\NUM=4..
checking module $paramod\nkb2onehot_mod\NUM=4..
checking module $paramod\nkb2therm_mod\NUM=4..
checking module $paramod\shifter\N=20..
checking module $paramod\sum_one_mod\NUM=4..
checking module $paramod\u1_2_u2_mod\NUM=4..
checking module $paramod\watchdog\N=5..
checking module $paramod\xor_mod\NUM=4..
checking module ashift_mod..
checking module crc_eval3..
checking module crc_eval4..
checking module exe_unit..
checking module gray_mod..
checking module lshift_mod..
checking module nand_mod..
checking module nkb2onehot_mod..
checking module nkb2therm_mod..
checking module shifter..
checking module spi_exe_unit_2..
checking module sum_one_mod..
checking module u1_2_u2_mod..
checking module watchdog..
checking module xor_mod..
found and reported 0 problems.

16.6. Executing OPT pass (performing simple optimizations).

16.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\ashift_mod\NUM=4.
Optimizing module $paramod\crc_eval3\WCODE=4\WPOLY=3.
Optimizing module $paramod\crc_eval4\WCODE=4\WPOLY=4.
Optimizing module $paramod\exe_unit\M=4\N=4.
Optimizing module $paramod\gray_mod\NUM=4.
Optimizing module $paramod\lshift_mod\NUM=4.
Optimizing module $paramod\nand_mod\NUM=4.
Optimizing module $paramod\nkb2onehot_mod\NUM=4.
Optimizing module $paramod\nkb2therm_mod\NUM=4.
Optimizing module $paramod\shifter\N=20.
Optimizing module $paramod\sum_one_mod\NUM=4.
Optimizing module $paramod\u1_2_u2_mod\NUM=4.
Optimizing module $paramod\watchdog\N=5.
Optimizing module $paramod\xor_mod\NUM=4.
Optimizing module ashift_mod.
Optimizing module crc_eval3.
Optimizing module crc_eval4.
Optimizing module exe_unit.
Optimizing module gray_mod.
Optimizing module lshift_mod.
Optimizing module nand_mod.
Optimizing module nkb2onehot_mod.
Optimizing module nkb2therm_mod.
Optimizing module shifter.
Optimizing module spi_exe_unit_2.
Optimizing module sum_one_mod.
Optimizing module u1_2_u2_mod.
Optimizing module watchdog.
Optimizing module xor_mod.

16.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\ashift_mod\NUM=4'.
Finding identical cells in module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.
Finding identical cells in module `$paramod\crc_eval4\WCODE=4\WPOLY=4'.
Finding identical cells in module `$paramod\exe_unit\M=4\N=4'.
Finding identical cells in module `$paramod\gray_mod\NUM=4'.
Finding identical cells in module `$paramod\lshift_mod\NUM=4'.
Finding identical cells in module `$paramod\nand_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2onehot_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2therm_mod\NUM=4'.
Finding identical cells in module `$paramod\shifter\N=20'.
Finding identical cells in module `$paramod\sum_one_mod\NUM=4'.
Finding identical cells in module `$paramod\u1_2_u2_mod\NUM=4'.
Finding identical cells in module `$paramod\watchdog\N=5'.
Finding identical cells in module `$paramod\xor_mod\NUM=4'.
Finding identical cells in module `\ashift_mod'.
Finding identical cells in module `\crc_eval3'.
Finding identical cells in module `\crc_eval4'.
Finding identical cells in module `\exe_unit'.
Finding identical cells in module `\gray_mod'.
Finding identical cells in module `\lshift_mod'.
Finding identical cells in module `\nand_mod'.
Finding identical cells in module `\nkb2onehot_mod'.
Finding identical cells in module `\nkb2therm_mod'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_exe_unit_2'.
<suppressed ~57 debug messages>
Finding identical cells in module `\sum_one_mod'.
Finding identical cells in module `\u1_2_u2_mod'.
Finding identical cells in module `\watchdog'.
Finding identical cells in module `\xor_mod'.
Removed a total of 19 cells.

16.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\ashift_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\crc_eval3\WCODE=4\WPOLY=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$537: { \i_data \i_crc } -> { 1'0 \i_data [2:0] \i_crc }
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\crc_eval4\WCODE=4\WPOLY=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$549: { \i_data \i_crc } -> { 1'0 \i_data [2:0] \i_crc }
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\exe_unit\M=4\N=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\lshift_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\nand_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\nkb2onehot_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\nkb2therm_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\shifter\N=20..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$337.
Running muxtree optimizer on module $paramod\sum_one_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u1_2_u2_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$411: \i_u1 -> { 1'0 \i_u1 [2:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\watchdog\N=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$358.
    dead port 1/2 on $mux $procmux$364.
Running muxtree optimizer on module $paramod\xor_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ashift_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \crc_eval3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$853: { \i_data \i_crc } -> { 1'0 \i_data [2:0] \i_crc }
  Analyzing evaluation results.
Running muxtree optimizer on module \crc_eval4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$841: { \i_data \i_crc } -> { 1'0 \i_data [2:0] \i_crc }
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \gray_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lshift_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nand_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nkb2onehot_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nkb2therm_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$737.
Running muxtree optimizer on module \spi_exe_unit_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$677.
    dead port 2/2 on $mux $procmux$641.
    dead port 2/2 on $mux $procmux$650.
    dead port 2/2 on $mux $procmux$659.
    dead port 2/2 on $mux $procmux$668.
Running muxtree optimizer on module \sum_one_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \u1_2_u2_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$576: \i_u1 -> { 1'0 \i_u1 [2:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$558.
    dead port 1/2 on $mux $procmux$564.
Running muxtree optimizer on module \xor_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 11 multiplexer ports.
<suppressed ~125 debug messages>

16.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\ashift_mod\NUM=4.
  Optimizing cells in module $paramod\crc_eval3\WCODE=4\WPOLY=3.
  Optimizing cells in module $paramod\crc_eval4\WCODE=4\WPOLY=4.
  Optimizing cells in module $paramod\exe_unit\M=4\N=4.
  Optimizing cells in module $paramod\gray_mod\NUM=4.
  Optimizing cells in module $paramod\lshift_mod\NUM=4.
  Optimizing cells in module $paramod\nand_mod\NUM=4.
  Optimizing cells in module $paramod\nkb2onehot_mod\NUM=4.
  Optimizing cells in module $paramod\nkb2therm_mod\NUM=4.
  Optimizing cells in module $paramod\shifter\N=20.
  Optimizing cells in module $paramod\sum_one_mod\NUM=4.
  Optimizing cells in module $paramod\u1_2_u2_mod\NUM=4.
  Optimizing cells in module $paramod\watchdog\N=5.
  Optimizing cells in module $paramod\xor_mod\NUM=4.
  Optimizing cells in module \ashift_mod.
  Optimizing cells in module \crc_eval3.
  Optimizing cells in module \crc_eval4.
  Optimizing cells in module \exe_unit.
  Optimizing cells in module \gray_mod.
  Optimizing cells in module \lshift_mod.
  Optimizing cells in module \nand_mod.
  Optimizing cells in module \nkb2onehot_mod.
  Optimizing cells in module \nkb2therm_mod.
  Optimizing cells in module \shifter.
  Optimizing cells in module \spi_exe_unit_2.
    New ctrl vector for $pmux cell $procmux$692: { $procmux$651_CMP $auto$opt_reduce.cc:132:opt_mux$871 }
  Optimizing cells in module \spi_exe_unit_2.
  Optimizing cells in module \sum_one_mod.
  Optimizing cells in module \u1_2_u2_mod.
  Optimizing cells in module \watchdog.
  Optimizing cells in module \xor_mod.
Performed a total of 1 changes.

16.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\ashift_mod\NUM=4'.
Finding identical cells in module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.
Finding identical cells in module `$paramod\crc_eval4\WCODE=4\WPOLY=4'.
Finding identical cells in module `$paramod\exe_unit\M=4\N=4'.
Finding identical cells in module `$paramod\gray_mod\NUM=4'.
Finding identical cells in module `$paramod\lshift_mod\NUM=4'.
Finding identical cells in module `$paramod\nand_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2onehot_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2therm_mod\NUM=4'.
Finding identical cells in module `$paramod\shifter\N=20'.
Finding identical cells in module `$paramod\sum_one_mod\NUM=4'.
Finding identical cells in module `$paramod\u1_2_u2_mod\NUM=4'.
Finding identical cells in module `$paramod\watchdog\N=5'.
Finding identical cells in module `$paramod\xor_mod\NUM=4'.
Finding identical cells in module `\ashift_mod'.
Finding identical cells in module `\crc_eval3'.
Finding identical cells in module `\crc_eval4'.
Finding identical cells in module `\exe_unit'.
Finding identical cells in module `\gray_mod'.
Finding identical cells in module `\lshift_mod'.
Finding identical cells in module `\nand_mod'.
Finding identical cells in module `\nkb2onehot_mod'.
Finding identical cells in module `\nkb2therm_mod'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_exe_unit_2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\sum_one_mod'.
Finding identical cells in module `\u1_2_u2_mod'.
Finding identical cells in module `\watchdog'.
Finding identical cells in module `\xor_mod'.
Removed a total of 1 cells.

16.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

16.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..
Removed 0 unused cells and 31 unused wires.
<suppressed ~5 debug messages>

16.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\ashift_mod\NUM=4.
Optimizing module $paramod\crc_eval3\WCODE=4\WPOLY=3.
Optimizing module $paramod\crc_eval4\WCODE=4\WPOLY=4.
Optimizing module $paramod\exe_unit\M=4\N=4.
Optimizing module $paramod\gray_mod\NUM=4.
Optimizing module $paramod\lshift_mod\NUM=4.
Optimizing module $paramod\nand_mod\NUM=4.
Optimizing module $paramod\nkb2onehot_mod\NUM=4.
Optimizing module $paramod\nkb2therm_mod\NUM=4.
Optimizing module $paramod\shifter\N=20.
Optimizing module $paramod\sum_one_mod\NUM=4.
Optimizing module $paramod\u1_2_u2_mod\NUM=4.
Optimizing module $paramod\watchdog\N=5.
Optimizing module $paramod\xor_mod\NUM=4.
Optimizing module ashift_mod.
Optimizing module crc_eval3.
Optimizing module crc_eval4.
Optimizing module exe_unit.
Optimizing module gray_mod.
Optimizing module lshift_mod.
Optimizing module nand_mod.
Optimizing module nkb2onehot_mod.
Optimizing module nkb2therm_mod.
Optimizing module shifter.
Optimizing module spi_exe_unit_2.
Optimizing module sum_one_mod.
Optimizing module u1_2_u2_mod.
Optimizing module watchdog.
Optimizing module xor_mod.

16.6.9. Rerunning OPT passes. (Maybe there is more to do..)

16.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\ashift_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\crc_eval3\WCODE=4\WPOLY=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\crc_eval4\WCODE=4\WPOLY=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\exe_unit\M=4\N=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\lshift_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\nand_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\nkb2onehot_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\nkb2therm_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\shifter\N=20..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sum_one_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u1_2_u2_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\watchdog\N=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\xor_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ashift_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \crc_eval3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc_eval4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \gray_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lshift_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nand_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nkb2onehot_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nkb2therm_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spi_exe_unit_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sum_one_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \u1_2_u2_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \xor_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~126 debug messages>

16.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\ashift_mod\NUM=4.
  Optimizing cells in module $paramod\crc_eval3\WCODE=4\WPOLY=3.
  Optimizing cells in module $paramod\crc_eval4\WCODE=4\WPOLY=4.
  Optimizing cells in module $paramod\exe_unit\M=4\N=4.
  Optimizing cells in module $paramod\gray_mod\NUM=4.
  Optimizing cells in module $paramod\lshift_mod\NUM=4.
  Optimizing cells in module $paramod\nand_mod\NUM=4.
  Optimizing cells in module $paramod\nkb2onehot_mod\NUM=4.
  Optimizing cells in module $paramod\nkb2therm_mod\NUM=4.
  Optimizing cells in module $paramod\shifter\N=20.
  Optimizing cells in module $paramod\sum_one_mod\NUM=4.
  Optimizing cells in module $paramod\u1_2_u2_mod\NUM=4.
  Optimizing cells in module $paramod\watchdog\N=5.
  Optimizing cells in module $paramod\xor_mod\NUM=4.
  Optimizing cells in module \ashift_mod.
  Optimizing cells in module \crc_eval3.
  Optimizing cells in module \crc_eval4.
  Optimizing cells in module \exe_unit.
  Optimizing cells in module \gray_mod.
  Optimizing cells in module \lshift_mod.
  Optimizing cells in module \nand_mod.
  Optimizing cells in module \nkb2onehot_mod.
  Optimizing cells in module \nkb2therm_mod.
  Optimizing cells in module \shifter.
  Optimizing cells in module \spi_exe_unit_2.
  Optimizing cells in module \sum_one_mod.
  Optimizing cells in module \u1_2_u2_mod.
  Optimizing cells in module \watchdog.
  Optimizing cells in module \xor_mod.
Performed a total of 0 changes.

16.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\ashift_mod\NUM=4'.
Finding identical cells in module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.
Finding identical cells in module `$paramod\crc_eval4\WCODE=4\WPOLY=4'.
Finding identical cells in module `$paramod\exe_unit\M=4\N=4'.
Finding identical cells in module `$paramod\gray_mod\NUM=4'.
Finding identical cells in module `$paramod\lshift_mod\NUM=4'.
Finding identical cells in module `$paramod\nand_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2onehot_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2therm_mod\NUM=4'.
Finding identical cells in module `$paramod\shifter\N=20'.
Finding identical cells in module `$paramod\sum_one_mod\NUM=4'.
Finding identical cells in module `$paramod\u1_2_u2_mod\NUM=4'.
Finding identical cells in module `$paramod\watchdog\N=5'.
Finding identical cells in module `$paramod\xor_mod\NUM=4'.
Finding identical cells in module `\ashift_mod'.
Finding identical cells in module `\crc_eval3'.
Finding identical cells in module `\crc_eval4'.
Finding identical cells in module `\exe_unit'.
Finding identical cells in module `\gray_mod'.
Finding identical cells in module `\lshift_mod'.
Finding identical cells in module `\nand_mod'.
Finding identical cells in module `\nkb2onehot_mod'.
Finding identical cells in module `\nkb2therm_mod'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_exe_unit_2'.
Finding identical cells in module `\sum_one_mod'.
Finding identical cells in module `\u1_2_u2_mod'.
Finding identical cells in module `\watchdog'.
Finding identical cells in module `\xor_mod'.
Removed a total of 0 cells.

16.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

16.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..

16.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\ashift_mod\NUM=4.
Optimizing module $paramod\crc_eval3\WCODE=4\WPOLY=3.
Optimizing module $paramod\crc_eval4\WCODE=4\WPOLY=4.
Optimizing module $paramod\exe_unit\M=4\N=4.
Optimizing module $paramod\gray_mod\NUM=4.
Optimizing module $paramod\lshift_mod\NUM=4.
Optimizing module $paramod\nand_mod\NUM=4.
Optimizing module $paramod\nkb2onehot_mod\NUM=4.
Optimizing module $paramod\nkb2therm_mod\NUM=4.
Optimizing module $paramod\shifter\N=20.
Optimizing module $paramod\sum_one_mod\NUM=4.
Optimizing module $paramod\u1_2_u2_mod\NUM=4.
Optimizing module $paramod\watchdog\N=5.
Optimizing module $paramod\xor_mod\NUM=4.
Optimizing module ashift_mod.
Optimizing module crc_eval3.
Optimizing module crc_eval4.
Optimizing module exe_unit.
Optimizing module gray_mod.
Optimizing module lshift_mod.
Optimizing module nand_mod.
Optimizing module nkb2onehot_mod.
Optimizing module nkb2therm_mod.
Optimizing module shifter.
Optimizing module spi_exe_unit_2.
Optimizing module sum_one_mod.
Optimizing module u1_2_u2_mod.
Optimizing module watchdog.
Optimizing module xor_mod.

16.6.16. Finished OPT passes. (There is nothing left to do.)

16.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 6) from port B of cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$195 ($xor).
Removed top 2 bits (of 6) from port B of cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$198 ($xor).
Removed top 3 bits (of 6) from port B of cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$201 ($xor).
Removed top 4 bits (of 6) from mux cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$procmux$528 ($mux).
Removed top 4 bits (of 6) from port Y of cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$201 ($xor).
Removed top 4 bits (of 6) from port A of cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$201 ($xor).
Removed top 1 bits (of 3) from port B of cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$201 ($xor).
Removed top 4 bits (of 6) from mux cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$procmux$531 ($mux).
Removed top 4 bits (of 6) from port Y of cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$198 ($xor).
Removed top 4 bits (of 6) from port A of cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$198 ($xor).
Removed top 2 bits (of 4) from port B of cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$198 ($xor).
Removed top 4 bits (of 6) from mux cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$procmux$534 ($mux).
Removed top 4 bits (of 6) from port Y of cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$195 ($xor).
Removed top 4 bits (of 6) from port A of cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$195 ($xor).
Removed top 4 bits (of 5) from port B of cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$195 ($xor).
Removed top 4 bits (of 6) from mux cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$procmux$537 ($mux).
Removed top 4 bits (of 6) from port Y of cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$192 ($xor).
Removed top 4 bits (of 6) from port A of cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$192 ($xor).
Removed top 5 bits (of 6) from port B of cell $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$192 ($xor).
Removed top 4 bits (of 6) from wire $paramod\crc_eval3\WCODE=4\WPOLY=3.$1\crc_tmp[5:0].
Removed top 4 bits (of 6) from wire $paramod\crc_eval3\WCODE=4\WPOLY=3.$2\crc_tmp[5:0].
Removed top 4 bits (of 6) from wire $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$192_Y.
Removed top 4 bits (of 6) from wire $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$195_Y.
Removed top 4 bits (of 6) from wire $paramod\crc_eval3\WCODE=4\WPOLY=3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$201_Y.
Removed top 4 bits (of 6) from wire $paramod\crc_eval3\WCODE=4\WPOLY=3.poly_tmp.
Removed top 1 bits (of 7) from port B of cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$178 ($xor).
Removed top 2 bits (of 7) from port B of cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$181 ($xor).
Removed top 3 bits (of 7) from port B of cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$184 ($xor).
Removed top 4 bits (of 7) from mux cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$procmux$540 ($mux).
Removed top 4 bits (of 7) from port Y of cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$184 ($xor).
Removed top 4 bits (of 7) from port A of cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$184 ($xor).
Removed top 1 bits (of 4) from port B of cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$184 ($xor).
Removed top 4 bits (of 7) from mux cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$procmux$543 ($mux).
Removed top 4 bits (of 7) from port Y of cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$181 ($xor).
Removed top 4 bits (of 7) from port A of cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$181 ($xor).
Removed top 2 bits (of 5) from port B of cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$181 ($xor).
Removed top 4 bits (of 7) from mux cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$procmux$546 ($mux).
Removed top 4 bits (of 7) from port Y of cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$178 ($xor).
Removed top 4 bits (of 7) from port A of cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$178 ($xor).
Removed top 3 bits (of 6) from port B of cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$178 ($xor).
Removed top 4 bits (of 7) from mux cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$procmux$549 ($mux).
Removed top 4 bits (of 7) from port Y of cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$175 ($xor).
Removed top 4 bits (of 7) from port A of cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$175 ($xor).
Removed top 6 bits (of 7) from port B of cell $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$175 ($xor).
Removed top 4 bits (of 7) from wire $paramod\crc_eval4\WCODE=4\WPOLY=4.$1\crc_tmp[6:0].
Removed top 4 bits (of 7) from wire $paramod\crc_eval4\WCODE=4\WPOLY=4.$2\crc_tmp[6:0].
Removed top 4 bits (of 7) from wire $paramod\crc_eval4\WCODE=4\WPOLY=4.$3\crc_tmp[6:0].
Removed top 4 bits (of 7) from wire $paramod\crc_eval4\WCODE=4\WPOLY=4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$175_Y.
Removed top 4 bits (of 7) from wire $paramod\crc_eval4\WCODE=4\WPOLY=4.poly_tmp.
Removed top 30 bits (of 32) from port B of cell $paramod\exe_unit\M=4\N=4.$add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$317 ($add).
Removed top 30 bits (of 32) from port B of cell $paramod\exe_unit\M=4\N=4.$add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$319 ($add).
Removed top 30 bits (of 32) from port B of cell $paramod\exe_unit\M=4\N=4.$add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$321 ($add).
Removed top 31 bits (of 32) from mux cell $paramod\exe_unit\M=4\N=4.$procmux$391 ($mux).
Removed top 1 bits (of 4) from port B of cell $paramod\exe_unit\M=4\N=4.$procmux$403_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\exe_unit\M=4\N=4.$procmux$404_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\exe_unit\M=4\N=4.$procmux$405_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\exe_unit\M=4\N=4.$procmux$406_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell $paramod\exe_unit\M=4\N=4.$procmux$407_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell $paramod\exe_unit\M=4\N=4.$procmux$408_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell $paramod\exe_unit\M=4\N=4.$procmux$409_CMP0 ($eq).
Removed top 31 bits (of 32) from wire $paramod\exe_unit\M=4\N=4.$1\zeros[31:0].
Removed top 1 bits (of 4) from port B of cell $paramod\gray_mod\NUM=4.$xor$../MODEL/SPI_EXE_UNIT_2/gray.sv:9$296 ($xor).
Removed top 2 bits (of 4) from port A of cell $paramod\nkb2onehot_mod\NUM=4.$eq$../MODEL/SPI_EXE_UNIT_2/onehot.sv:11$222 ($eq).
Removed top 3 bits (of 4) from port A of cell $paramod\nkb2onehot_mod\NUM=4.$eq$../MODEL/SPI_EXE_UNIT_2/onehot.sv:11$220 ($eq).
Removed top 2 bits (of 4) from port A of cell $paramod\nkb2onehot_mod\NUM=4.$eq$../MODEL/SPI_EXE_UNIT_2/onehot.sv:11$221 ($eq).
Removed top 1 bits (of 4) from port A of cell $paramod\nkb2onehot_mod\NUM=4.$eq$../MODEL/SPI_EXE_UNIT_2/onehot.sv:11$223 ($eq).
Removed top 1 bits (of 4) from port A of cell $paramod\nkb2onehot_mod\NUM=4.$eq$../MODEL/SPI_EXE_UNIT_2/onehot.sv:11$224 ($eq).
Removed top 1 bits (of 4) from port A of cell $paramod\nkb2onehot_mod\NUM=4.$eq$../MODEL/SPI_EXE_UNIT_2/onehot.sv:11$225 ($eq).
Removed top 1 bits (of 4) from port A of cell $paramod\nkb2onehot_mod\NUM=4.$eq$../MODEL/SPI_EXE_UNIT_2/onehot.sv:11$226 ($eq).
Removed top 30 bits (of 32) from port B of cell $paramod\nkb2therm_mod\NUM=4.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$253 ($gt).
Removed top 31 bits (of 32) from port B of cell $paramod\nkb2therm_mod\NUM=4.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$251 ($gt).
Removed top 31 bits (of 32) from port B of cell $paramod\nkb2therm_mod\NUM=4.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$250 ($gt).
Removed top 30 bits (of 32) from port B of cell $paramod\nkb2therm_mod\NUM=4.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$252 ($gt).
Removed top 29 bits (of 32) from port B of cell $paramod\nkb2therm_mod\NUM=4.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$254 ($gt).
Removed top 29 bits (of 32) from port B of cell $paramod\nkb2therm_mod\NUM=4.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$255 ($gt).
Removed top 29 bits (of 32) from port B of cell $paramod\nkb2therm_mod\NUM=4.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$256 ($gt).
Removed top 29 bits (of 32) from port B of cell $paramod\nkb2therm_mod\NUM=4.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$257 ($gt).
Removed top 28 bits (of 32) from port B of cell $paramod\nkb2therm_mod\NUM=4.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$258 ($gt).
Removed top 28 bits (of 32) from port B of cell $paramod\nkb2therm_mod\NUM=4.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$259 ($gt).
Removed top 28 bits (of 32) from port B of cell $paramod\nkb2therm_mod\NUM=4.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$260 ($gt).
Removed top 28 bits (of 32) from port B of cell $paramod\nkb2therm_mod\NUM=4.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$261 ($gt).
Removed top 28 bits (of 32) from port B of cell $paramod\nkb2therm_mod\NUM=4.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$262 ($gt).
Removed top 28 bits (of 32) from port B of cell $paramod\nkb2therm_mod\NUM=4.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$263 ($gt).
Removed top 28 bits (of 32) from port B of cell $paramod\nkb2therm_mod\NUM=4.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$264 ($gt).
Removed top 3 bits (of 4) from mux cell $paramod\sum_one_mod\NUM=4.$procmux$435 ($mux).
Removed top 3 bits (of 4) from wire $paramod\sum_one_mod\NUM=4.$1\o_y[3:0].
Removed top 31 bits (of 32) from port B of cell $paramod\u1_2_u2_mod\NUM=4.$add$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:10$293 ($add).
Removed top 28 bits (of 32) from port Y of cell $paramod\u1_2_u2_mod\NUM=4.$add$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:10$293 ($add).
Removed top 28 bits (of 32) from wire $paramod\u1_2_u2_mod\NUM=4.$add$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:10$293_Y.
Removed top 31 bits (of 32) from port B of cell $paramod\watchdog\N=5.$gt$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:53$327 ($gt).
Removed top 31 bits (of 32) from port B of cell $paramod\watchdog\N=5.$sub$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:54$328 ($sub).
Removed top 27 bits (of 32) from port Y of cell $paramod\watchdog\N=5.$sub$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:54$328 ($sub).
Removed top 27 bits (of 32) from wire $paramod\watchdog\N=5.$sub$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:54$328_Y.
Removed top 1 bits (of 6) from port B of cell crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$12 ($xor).
Removed top 2 bits (of 6) from port B of cell crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$15 ($xor).
Removed top 3 bits (of 6) from port B of cell crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$18 ($xor).
Removed top 4 bits (of 6) from mux cell crc_eval3.$procmux$844 ($mux).
Removed top 4 bits (of 6) from port Y of cell crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$18 ($xor).
Removed top 4 bits (of 6) from port A of cell crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$18 ($xor).
Removed top 1 bits (of 3) from port B of cell crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$18 ($xor).
Removed top 4 bits (of 6) from mux cell crc_eval3.$procmux$847 ($mux).
Removed top 4 bits (of 6) from port Y of cell crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$15 ($xor).
Removed top 4 bits (of 6) from port A of cell crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$15 ($xor).
Removed top 2 bits (of 4) from port B of cell crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$15 ($xor).
Removed top 4 bits (of 6) from mux cell crc_eval3.$procmux$850 ($mux).
Removed top 4 bits (of 6) from port Y of cell crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$12 ($xor).
Removed top 4 bits (of 6) from port A of cell crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$12 ($xor).
Removed top 4 bits (of 5) from port B of cell crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$12 ($xor).
Removed top 4 bits (of 6) from mux cell crc_eval3.$procmux$853 ($mux).
Removed top 4 bits (of 6) from port Y of cell crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$9 ($xor).
Removed top 4 bits (of 6) from port A of cell crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$9 ($xor).
Removed top 5 bits (of 6) from port B of cell crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$9 ($xor).
Removed top 4 bits (of 6) from wire crc_eval3.$1\crc_tmp[5:0].
Removed top 4 bits (of 6) from wire crc_eval3.$2\crc_tmp[5:0].
Removed top 4 bits (of 6) from wire crc_eval3.$3\crc_tmp[5:0].
Removed top 4 bits (of 6) from wire crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$12_Y.
Removed top 4 bits (of 6) from wire crc_eval3.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval3.sv:22$9_Y.
Removed top 4 bits (of 6) from wire crc_eval3.poly_tmp.
Removed top 1 bits (of 7) from port B of cell crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$29 ($xor).
Removed top 2 bits (of 7) from port B of cell crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$32 ($xor).
Removed top 3 bits (of 7) from port B of cell crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$35 ($xor).
Removed top 4 bits (of 7) from mux cell crc_eval4.$procmux$832 ($mux).
Removed top 4 bits (of 7) from port Y of cell crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$35 ($xor).
Removed top 4 bits (of 7) from port A of cell crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$35 ($xor).
Removed top 1 bits (of 4) from port B of cell crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$35 ($xor).
Removed top 4 bits (of 7) from mux cell crc_eval4.$procmux$835 ($mux).
Removed top 4 bits (of 7) from port Y of cell crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$32 ($xor).
Removed top 4 bits (of 7) from port A of cell crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$32 ($xor).
Removed top 2 bits (of 5) from port B of cell crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$32 ($xor).
Removed top 4 bits (of 7) from mux cell crc_eval4.$procmux$838 ($mux).
Removed top 4 bits (of 7) from port Y of cell crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$29 ($xor).
Removed top 4 bits (of 7) from port A of cell crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$29 ($xor).
Removed top 3 bits (of 6) from port B of cell crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$29 ($xor).
Removed top 4 bits (of 7) from mux cell crc_eval4.$procmux$841 ($mux).
Removed top 4 bits (of 7) from port Y of cell crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$26 ($xor).
Removed top 4 bits (of 7) from port A of cell crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$26 ($xor).
Removed top 6 bits (of 7) from port B of cell crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$26 ($xor).
Removed top 4 bits (of 7) from wire crc_eval4.$1\crc_tmp[6:0].
Removed top 4 bits (of 7) from wire crc_eval4.$2\crc_tmp[6:0].
Removed top 4 bits (of 7) from wire crc_eval4.$3\crc_tmp[6:0].
Removed top 4 bits (of 7) from wire crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$26_Y.
Removed top 4 bits (of 7) from wire crc_eval4.$xor$../MODEL/SPI_EXE_UNIT_2/crc_eval4.sv:22$29_Y.
Removed top 4 bits (of 7) from wire crc_eval4.poly_tmp.
Removed top 30 bits (of 32) from port B of cell exe_unit.$add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$48 ($add).
Removed top 30 bits (of 32) from port B of cell exe_unit.$add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$50 ($add).
Removed top 30 bits (of 32) from port B of cell exe_unit.$add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$52 ($add).
Removed top 31 bits (of 32) from mux cell exe_unit.$procmux$812 ($mux).
Removed top 1 bits (of 4) from port B of cell exe_unit.$procmux$824_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell exe_unit.$procmux$825_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell exe_unit.$procmux$826_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell exe_unit.$procmux$827_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell exe_unit.$procmux$828_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell exe_unit.$procmux$829_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell exe_unit.$procmux$830_CMP0 ($eq).
Removed top 31 bits (of 32) from wire exe_unit.$1\zeros[31:0].
Removed top 1 bits (of 4) from port B of cell gray_mod.$xor$../MODEL/SPI_EXE_UNIT_2/gray.sv:9$57 ($xor).
Removed top 2 bits (of 4) from port A of cell nkb2onehot_mod.$eq$../MODEL/SPI_EXE_UNIT_2/onehot.sv:11$81 ($eq).
Removed top 3 bits (of 4) from port A of cell nkb2onehot_mod.$eq$../MODEL/SPI_EXE_UNIT_2/onehot.sv:11$80 ($eq).
Removed top 2 bits (of 4) from port A of cell nkb2onehot_mod.$eq$../MODEL/SPI_EXE_UNIT_2/onehot.sv:11$82 ($eq).
Removed top 1 bits (of 4) from port A of cell nkb2onehot_mod.$eq$../MODEL/SPI_EXE_UNIT_2/onehot.sv:11$83 ($eq).
Removed top 1 bits (of 4) from port A of cell nkb2onehot_mod.$eq$../MODEL/SPI_EXE_UNIT_2/onehot.sv:11$84 ($eq).
Removed top 1 bits (of 4) from port A of cell nkb2onehot_mod.$eq$../MODEL/SPI_EXE_UNIT_2/onehot.sv:11$85 ($eq).
Removed top 1 bits (of 4) from port A of cell nkb2onehot_mod.$eq$../MODEL/SPI_EXE_UNIT_2/onehot.sv:11$86 ($eq).
Removed top 30 bits (of 32) from port B of cell nkb2therm_mod.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$144 ($gt).
Removed top 31 bits (of 32) from port B of cell nkb2therm_mod.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$142 ($gt).
Removed top 31 bits (of 32) from port B of cell nkb2therm_mod.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$143 ($gt).
Removed top 30 bits (of 32) from port B of cell nkb2therm_mod.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$145 ($gt).
Removed top 29 bits (of 32) from port B of cell nkb2therm_mod.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$146 ($gt).
Removed top 29 bits (of 32) from port B of cell nkb2therm_mod.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$147 ($gt).
Removed top 29 bits (of 32) from port B of cell nkb2therm_mod.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$148 ($gt).
Removed top 29 bits (of 32) from port B of cell nkb2therm_mod.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$149 ($gt).
Removed top 28 bits (of 32) from port B of cell nkb2therm_mod.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$150 ($gt).
Removed top 28 bits (of 32) from port B of cell nkb2therm_mod.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$151 ($gt).
Removed top 28 bits (of 32) from port B of cell nkb2therm_mod.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$152 ($gt).
Removed top 28 bits (of 32) from port B of cell nkb2therm_mod.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$153 ($gt).
Removed top 28 bits (of 32) from port B of cell nkb2therm_mod.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$154 ($gt).
Removed top 28 bits (of 32) from port B of cell nkb2therm_mod.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$155 ($gt).
Removed top 28 bits (of 32) from port B of cell nkb2therm_mod.$gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$156 ($gt).
Removed top 1 bits (of 3) from port B of cell spi_exe_unit_2.$eq$../MODEL/SPI_EXE_UNIT_2/spi_exe_unit_2.sv:78$98 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_exe_unit_2.$procmux$642_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell spi_exe_unit_2.$procmux$651_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_exe_unit_2.$procmux$682_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_exe_unit_2.$procmux$693_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell sum_one_mod.$procmux$633 ($mux).
Removed top 1 bits (of 2) from wire sum_one_mod.$1\o_y[1:0].
Removed top 31 bits (of 32) from port B of cell u1_2_u2_mod.$add$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:10$160 ($add).
Removed top 28 bits (of 32) from port Y of cell u1_2_u2_mod.$add$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:10$160 ($add).
Removed top 28 bits (of 32) from wire u1_2_u2_mod.$add$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:10$160_Y.
Removed top 31 bits (of 32) from port B of cell watchdog.$sub$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:54$165 ($sub).
Removed top 20 bits (of 32) from port Y of cell watchdog.$sub$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:54$165 ($sub).
Removed top 31 bits (of 32) from port B of cell watchdog.$gt$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:53$164 ($gt).
Removed top 20 bits (of 32) from wire watchdog.$sub$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:54$165_Y.

16.8. Executing PEEPOPT pass (run peephole optimizers).

16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..
Removed 0 unused cells and 31 unused wires.
<suppressed ~12 debug messages>

16.10. Executing TECHMAP pass (map to technology primitives).

16.10.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

16.10.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~744 debug messages>

16.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod\ashift_mod\NUM=4:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\crc_eval3\WCODE=4\WPOLY=3:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\crc_eval4\WCODE=4\WPOLY=4:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\exe_unit\M=4\N=4:
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:73$311 ($add).
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$317 ($add).
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$319 ($add).
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$321 ($add).
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$321.
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$319.
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$317.
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:73$311.
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:73$311: $auto$alumacc.cc:474:replace_alu$903
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$317: $auto$alumacc.cc:474:replace_alu$906
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$319: $auto$alumacc.cc:474:replace_alu$909
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$321: $auto$alumacc.cc:474:replace_alu$912
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\gray_mod\NUM=4:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\lshift_mod\NUM=4:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\nand_mod\NUM=4:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\nkb2onehot_mod\NUM=4:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\nkb2therm_mod\NUM=4:
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$250 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$251 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$252 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$253 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$254 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$255 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$256 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$257 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$258 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$259 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$260 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$261 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$262 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$263 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$264 ($gt): new $alu
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$264: $auto$alumacc.cc:474:replace_alu$930
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$263: $auto$alumacc.cc:474:replace_alu$941
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$262: $auto$alumacc.cc:474:replace_alu$952
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$261: $auto$alumacc.cc:474:replace_alu$963
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$260: $auto$alumacc.cc:474:replace_alu$974
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$259: $auto$alumacc.cc:474:replace_alu$985
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$258: $auto$alumacc.cc:474:replace_alu$996
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$257: $auto$alumacc.cc:474:replace_alu$1007
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$256: $auto$alumacc.cc:474:replace_alu$1012
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$255: $auto$alumacc.cc:474:replace_alu$1017
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$254: $auto$alumacc.cc:474:replace_alu$1022
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$253: $auto$alumacc.cc:474:replace_alu$1027
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$252: $auto$alumacc.cc:474:replace_alu$1032
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$251: $auto$alumacc.cc:474:replace_alu$1037
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$250: $auto$alumacc.cc:474:replace_alu$1042
  created 15 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\shifter\N=20:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\sum_one_mod\NUM=4:
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$278 ($add).
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$280 ($add).
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$282 ($add).
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$284 ($add).
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$286 ($add).
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$288 ($add).
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$290 ($add).
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$290.
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$288.
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$286.
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$284.
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$282.
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$280.
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$278.
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$278: $auto$alumacc.cc:474:replace_alu$1047
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$280: $auto$alumacc.cc:474:replace_alu$1050
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$282: $auto$alumacc.cc:474:replace_alu$1053
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$284: $auto$alumacc.cc:474:replace_alu$1056
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$286: $auto$alumacc.cc:474:replace_alu$1059
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$288: $auto$alumacc.cc:474:replace_alu$1062
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$290: $auto$alumacc.cc:474:replace_alu$1065
  created 7 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\u1_2_u2_mod\NUM=4:
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:10$293 ($add).
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:10$293.
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:10$293: $auto$alumacc.cc:474:replace_alu$1068
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\watchdog\N=5:
  creating $macc model for $sub$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:54$328 ($sub).
  creating $alu model for $macc $sub$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:54$328.
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:53$327 ($gt): new $alu
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:53$327: $auto$alumacc.cc:474:replace_alu$1072
  creating $alu cell for $sub$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:54$328: $auto$alumacc.cc:474:replace_alu$1077
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\xor_mod\NUM=4:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ashift_mod:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module crc_eval3:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module crc_eval4:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module exe_unit:
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:73$42 ($add).
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$48 ($add).
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$50 ($add).
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$52 ($add).
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$52.
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$50.
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$48.
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:73$42.
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:73$42: $auto$alumacc.cc:474:replace_alu$1080
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$48: $auto$alumacc.cc:474:replace_alu$1083
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$50: $auto$alumacc.cc:474:replace_alu$1086
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/exe_unit.sv:99$52: $auto$alumacc.cc:474:replace_alu$1089
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module gray_mod:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module lshift_mod:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module nand_mod:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module nkb2onehot_mod:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module nkb2therm_mod:
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$142 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$143 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$144 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$145 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$146 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$147 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$148 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$149 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$150 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$151 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$152 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$153 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$154 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$155 ($gt): new $alu
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$156 ($gt): new $alu
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$156: $auto$alumacc.cc:474:replace_alu$1107
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$155: $auto$alumacc.cc:474:replace_alu$1118
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$154: $auto$alumacc.cc:474:replace_alu$1129
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$153: $auto$alumacc.cc:474:replace_alu$1140
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$152: $auto$alumacc.cc:474:replace_alu$1151
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$151: $auto$alumacc.cc:474:replace_alu$1162
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$150: $auto$alumacc.cc:474:replace_alu$1173
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$149: $auto$alumacc.cc:474:replace_alu$1184
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$148: $auto$alumacc.cc:474:replace_alu$1189
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$147: $auto$alumacc.cc:474:replace_alu$1194
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$146: $auto$alumacc.cc:474:replace_alu$1199
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$145: $auto$alumacc.cc:474:replace_alu$1204
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$144: $auto$alumacc.cc:474:replace_alu$1209
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$143: $auto$alumacc.cc:474:replace_alu$1214
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/thermometer.sv:11$142: $auto$alumacc.cc:474:replace_alu$1219
  created 15 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module shifter:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module spi_exe_unit_2:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sum_one_mod:
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$121 ($add).
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$123 ($add).
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$125 ($add).
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$125.
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$123.
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$121.
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$121: $auto$alumacc.cc:474:replace_alu$1224
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$123: $auto$alumacc.cc:474:replace_alu$1227
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/sum_one.sv:15$125: $auto$alumacc.cc:474:replace_alu$1230
  created 3 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module u1_2_u2_mod:
  creating $macc model for $add$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:10$160 ($add).
  creating $alu model for $macc $add$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:10$160.
  creating $alu cell for $add$../MODEL/SPI_EXE_UNIT_2/u1_2_u2.sv:10$160: $auto$alumacc.cc:474:replace_alu$1233
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module watchdog:
  creating $macc model for $sub$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:54$165 ($sub).
  creating $alu model for $macc $sub$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:54$165.
  creating $alu model for $gt$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:53$164 ($gt): new $alu
  creating $alu cell for $gt$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:53$164: $auto$alumacc.cc:474:replace_alu$1237
  creating $alu cell for $sub$../MODEL/SPI_EXE_UNIT_2/watchdog.sv:54$165: $auto$alumacc.cc:474:replace_alu$1242
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module xor_mod:
  created 0 $alu and 0 $macc cells.

16.12. Executing SHARE pass (SAT-based resource sharing).

16.13. Executing OPT pass (performing simple optimizations).

16.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\ashift_mod\NUM=4.
Optimizing module $paramod\crc_eval3\WCODE=4\WPOLY=3.
<suppressed ~2 debug messages>
Optimizing module $paramod\crc_eval4\WCODE=4\WPOLY=4.
<suppressed ~1 debug messages>
Optimizing module $paramod\exe_unit\M=4\N=4.
Optimizing module $paramod\gray_mod\NUM=4.
Optimizing module $paramod\lshift_mod\NUM=4.
Optimizing module $paramod\nand_mod\NUM=4.
Optimizing module $paramod\nkb2onehot_mod\NUM=4.
Optimizing module $paramod\nkb2therm_mod\NUM=4.
<suppressed ~15 debug messages>
Optimizing module $paramod\shifter\N=20.
Optimizing module $paramod\sum_one_mod\NUM=4.
Optimizing module $paramod\u1_2_u2_mod\NUM=4.
Optimizing module $paramod\watchdog\N=5.
<suppressed ~2 debug messages>
Optimizing module $paramod\xor_mod\NUM=4.
Optimizing module ashift_mod.
Optimizing module crc_eval3.
<suppressed ~2 debug messages>
Optimizing module crc_eval4.
<suppressed ~1 debug messages>
Optimizing module exe_unit.
Optimizing module gray_mod.
Optimizing module lshift_mod.
Optimizing module nand_mod.
Optimizing module nkb2onehot_mod.
Optimizing module nkb2therm_mod.
<suppressed ~15 debug messages>
Optimizing module shifter.
Optimizing module spi_exe_unit_2.
Optimizing module sum_one_mod.
Optimizing module u1_2_u2_mod.
Optimizing module watchdog.
<suppressed ~2 debug messages>
Optimizing module xor_mod.

16.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\ashift_mod\NUM=4'.
Finding identical cells in module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.
Finding identical cells in module `$paramod\crc_eval4\WCODE=4\WPOLY=4'.
Finding identical cells in module `$paramod\exe_unit\M=4\N=4'.
Finding identical cells in module `$paramod\gray_mod\NUM=4'.
Finding identical cells in module `$paramod\lshift_mod\NUM=4'.
Finding identical cells in module `$paramod\nand_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2onehot_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2therm_mod\NUM=4'.
Finding identical cells in module `$paramod\shifter\N=20'.
Finding identical cells in module `$paramod\sum_one_mod\NUM=4'.
Finding identical cells in module `$paramod\u1_2_u2_mod\NUM=4'.
Finding identical cells in module `$paramod\watchdog\N=5'.
Finding identical cells in module `$paramod\xor_mod\NUM=4'.
Finding identical cells in module `\ashift_mod'.
Finding identical cells in module `\crc_eval3'.
Finding identical cells in module `\crc_eval4'.
Finding identical cells in module `\exe_unit'.
Finding identical cells in module `\gray_mod'.
Finding identical cells in module `\lshift_mod'.
Finding identical cells in module `\nand_mod'.
Finding identical cells in module `\nkb2onehot_mod'.
Finding identical cells in module `\nkb2therm_mod'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_exe_unit_2'.
Finding identical cells in module `\sum_one_mod'.
Finding identical cells in module `\u1_2_u2_mod'.
Finding identical cells in module `\watchdog'.
Finding identical cells in module `\xor_mod'.
Removed a total of 0 cells.

16.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\ashift_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\crc_eval3\WCODE=4\WPOLY=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\crc_eval4\WCODE=4\WPOLY=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\exe_unit\M=4\N=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\lshift_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\nand_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\nkb2onehot_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\nkb2therm_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\shifter\N=20..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sum_one_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u1_2_u2_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\watchdog\N=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\xor_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ashift_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \crc_eval3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc_eval4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \gray_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lshift_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nand_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nkb2onehot_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nkb2therm_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spi_exe_unit_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sum_one_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \u1_2_u2_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \xor_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~126 debug messages>

16.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\ashift_mod\NUM=4.
  Optimizing cells in module $paramod\crc_eval3\WCODE=4\WPOLY=3.
  Optimizing cells in module $paramod\crc_eval4\WCODE=4\WPOLY=4.
  Optimizing cells in module $paramod\exe_unit\M=4\N=4.
  Optimizing cells in module $paramod\gray_mod\NUM=4.
  Optimizing cells in module $paramod\lshift_mod\NUM=4.
  Optimizing cells in module $paramod\nand_mod\NUM=4.
  Optimizing cells in module $paramod\nkb2onehot_mod\NUM=4.
  Optimizing cells in module $paramod\nkb2therm_mod\NUM=4.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$933: { $auto$alumacc.cc:490:replace_alu$931 [0] $auto$alumacc.cc:490:replace_alu$931 [1] $auto$alumacc.cc:490:replace_alu$931 [2] $auto$alumacc.cc:490:replace_alu$931 [3] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$944: { $auto$alumacc.cc:490:replace_alu$942 [0] $auto$alumacc.cc:490:replace_alu$942 [1] $auto$alumacc.cc:490:replace_alu$942 [2] $auto$alumacc.cc:490:replace_alu$942 [3] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$955: { $auto$alumacc.cc:490:replace_alu$953 [0] $auto$alumacc.cc:490:replace_alu$953 [1] $auto$alumacc.cc:490:replace_alu$953 [2] $auto$alumacc.cc:490:replace_alu$953 [3] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$966: { $auto$alumacc.cc:490:replace_alu$964 [0] $auto$alumacc.cc:490:replace_alu$964 [1] $auto$alumacc.cc:490:replace_alu$964 [2] $auto$alumacc.cc:490:replace_alu$964 [3] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$977: { $auto$alumacc.cc:490:replace_alu$975 [0] $auto$alumacc.cc:490:replace_alu$975 [1] $auto$alumacc.cc:490:replace_alu$975 [2] $auto$alumacc.cc:490:replace_alu$975 [3] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$988: { $auto$alumacc.cc:490:replace_alu$986 [0] $auto$alumacc.cc:490:replace_alu$986 [1] $auto$alumacc.cc:490:replace_alu$986 [2] $auto$alumacc.cc:490:replace_alu$986 [3] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$999: { $auto$alumacc.cc:490:replace_alu$997 [0] $auto$alumacc.cc:490:replace_alu$997 [1] $auto$alumacc.cc:490:replace_alu$997 [2] $auto$alumacc.cc:490:replace_alu$997 [3] }
  Optimizing cells in module $paramod\nkb2therm_mod\NUM=4.
  Optimizing cells in module $paramod\shifter\N=20.
  Optimizing cells in module $paramod\sum_one_mod\NUM=4.
  Optimizing cells in module $paramod\u1_2_u2_mod\NUM=4.
  Optimizing cells in module $paramod\watchdog\N=5.
  Optimizing cells in module $paramod\xor_mod\NUM=4.
  Optimizing cells in module \ashift_mod.
  Optimizing cells in module \crc_eval3.
  Optimizing cells in module \crc_eval4.
  Optimizing cells in module \exe_unit.
  Optimizing cells in module \gray_mod.
  Optimizing cells in module \lshift_mod.
  Optimizing cells in module \nand_mod.
  Optimizing cells in module \nkb2onehot_mod.
  Optimizing cells in module \nkb2therm_mod.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1110: { $auto$alumacc.cc:490:replace_alu$1108 [0] $auto$alumacc.cc:490:replace_alu$1108 [1] $auto$alumacc.cc:490:replace_alu$1108 [2] $auto$alumacc.cc:490:replace_alu$1108 [3] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1121: { $auto$alumacc.cc:490:replace_alu$1119 [0] $auto$alumacc.cc:490:replace_alu$1119 [1] $auto$alumacc.cc:490:replace_alu$1119 [2] $auto$alumacc.cc:490:replace_alu$1119 [3] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1132: { $auto$alumacc.cc:490:replace_alu$1130 [0] $auto$alumacc.cc:490:replace_alu$1130 [1] $auto$alumacc.cc:490:replace_alu$1130 [2] $auto$alumacc.cc:490:replace_alu$1130 [3] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1143: { $auto$alumacc.cc:490:replace_alu$1141 [0] $auto$alumacc.cc:490:replace_alu$1141 [1] $auto$alumacc.cc:490:replace_alu$1141 [2] $auto$alumacc.cc:490:replace_alu$1141 [3] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1154: { $auto$alumacc.cc:490:replace_alu$1152 [0] $auto$alumacc.cc:490:replace_alu$1152 [1] $auto$alumacc.cc:490:replace_alu$1152 [2] $auto$alumacc.cc:490:replace_alu$1152 [3] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1165: { $auto$alumacc.cc:490:replace_alu$1163 [0] $auto$alumacc.cc:490:replace_alu$1163 [1] $auto$alumacc.cc:490:replace_alu$1163 [2] $auto$alumacc.cc:490:replace_alu$1163 [3] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1176: { $auto$alumacc.cc:490:replace_alu$1174 [0] $auto$alumacc.cc:490:replace_alu$1174 [1] $auto$alumacc.cc:490:replace_alu$1174 [2] $auto$alumacc.cc:490:replace_alu$1174 [3] }
  Optimizing cells in module \nkb2therm_mod.
  Optimizing cells in module \shifter.
  Optimizing cells in module \spi_exe_unit_2.
  Optimizing cells in module \sum_one_mod.
  Optimizing cells in module \u1_2_u2_mod.
  Optimizing cells in module \watchdog.
  Optimizing cells in module \xor_mod.
Performed a total of 14 changes.

16.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\ashift_mod\NUM=4'.
Finding identical cells in module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.
Finding identical cells in module `$paramod\crc_eval4\WCODE=4\WPOLY=4'.
Finding identical cells in module `$paramod\exe_unit\M=4\N=4'.
Finding identical cells in module `$paramod\gray_mod\NUM=4'.
Finding identical cells in module `$paramod\lshift_mod\NUM=4'.
Finding identical cells in module `$paramod\nand_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2onehot_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2therm_mod\NUM=4'.
Finding identical cells in module `$paramod\shifter\N=20'.
Finding identical cells in module `$paramod\sum_one_mod\NUM=4'.
Finding identical cells in module `$paramod\u1_2_u2_mod\NUM=4'.
Finding identical cells in module `$paramod\watchdog\N=5'.
Finding identical cells in module `$paramod\xor_mod\NUM=4'.
Finding identical cells in module `\ashift_mod'.
Finding identical cells in module `\crc_eval3'.
Finding identical cells in module `\crc_eval4'.
Finding identical cells in module `\exe_unit'.
Finding identical cells in module `\gray_mod'.
Finding identical cells in module `\lshift_mod'.
Finding identical cells in module `\nand_mod'.
Finding identical cells in module `\nkb2onehot_mod'.
Finding identical cells in module `\nkb2therm_mod'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_exe_unit_2'.
Finding identical cells in module `\sum_one_mod'.
Finding identical cells in module `\u1_2_u2_mod'.
Finding identical cells in module `\watchdog'.
Finding identical cells in module `\xor_mod'.
Removed a total of 0 cells.

16.13.6. Executing OPT_RMDFF pass (remove dff with constant values).

16.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..
Removed 32 unused cells and 70 unused wires.
<suppressed ~46 debug messages>

16.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\ashift_mod\NUM=4.
Optimizing module $paramod\crc_eval3\WCODE=4\WPOLY=3.
<suppressed ~2 debug messages>
Optimizing module $paramod\crc_eval4\WCODE=4\WPOLY=4.
<suppressed ~1 debug messages>
Optimizing module $paramod\exe_unit\M=4\N=4.
Optimizing module $paramod\gray_mod\NUM=4.
Optimizing module $paramod\lshift_mod\NUM=4.
Optimizing module $paramod\nand_mod\NUM=4.
Optimizing module $paramod\nkb2onehot_mod\NUM=4.
Optimizing module $paramod\nkb2therm_mod\NUM=4.
Optimizing module $paramod\shifter\N=20.
Optimizing module $paramod\sum_one_mod\NUM=4.
Optimizing module $paramod\u1_2_u2_mod\NUM=4.
Optimizing module $paramod\watchdog\N=5.
Optimizing module $paramod\xor_mod\NUM=4.
Optimizing module ashift_mod.
Optimizing module crc_eval3.
<suppressed ~2 debug messages>
Optimizing module crc_eval4.
<suppressed ~1 debug messages>
Optimizing module exe_unit.
Optimizing module gray_mod.
Optimizing module lshift_mod.
Optimizing module nand_mod.
Optimizing module nkb2onehot_mod.
Optimizing module nkb2therm_mod.
Optimizing module shifter.
Optimizing module spi_exe_unit_2.
Optimizing module sum_one_mod.
Optimizing module u1_2_u2_mod.
Optimizing module watchdog.
Optimizing module xor_mod.

16.13.9. Rerunning OPT passes. (Maybe there is more to do..)

16.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\ashift_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\crc_eval3\WCODE=4\WPOLY=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\crc_eval4\WCODE=4\WPOLY=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\exe_unit\M=4\N=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\lshift_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\nand_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\nkb2onehot_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\nkb2therm_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\shifter\N=20..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sum_one_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u1_2_u2_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\watchdog\N=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\xor_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ashift_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \crc_eval3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc_eval4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \gray_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lshift_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nand_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nkb2onehot_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nkb2therm_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spi_exe_unit_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sum_one_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \u1_2_u2_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \xor_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

16.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\ashift_mod\NUM=4.
  Optimizing cells in module $paramod\crc_eval3\WCODE=4\WPOLY=3.
  Optimizing cells in module $paramod\crc_eval4\WCODE=4\WPOLY=4.
  Optimizing cells in module $paramod\exe_unit\M=4\N=4.
  Optimizing cells in module $paramod\gray_mod\NUM=4.
  Optimizing cells in module $paramod\lshift_mod\NUM=4.
  Optimizing cells in module $paramod\nand_mod\NUM=4.
  Optimizing cells in module $paramod\nkb2onehot_mod\NUM=4.
  Optimizing cells in module $paramod\nkb2therm_mod\NUM=4.
  Optimizing cells in module $paramod\shifter\N=20.
  Optimizing cells in module $paramod\sum_one_mod\NUM=4.
  Optimizing cells in module $paramod\u1_2_u2_mod\NUM=4.
  Optimizing cells in module $paramod\watchdog\N=5.
  Optimizing cells in module $paramod\xor_mod\NUM=4.
  Optimizing cells in module \ashift_mod.
  Optimizing cells in module \crc_eval3.
  Optimizing cells in module \crc_eval4.
  Optimizing cells in module \exe_unit.
  Optimizing cells in module \gray_mod.
  Optimizing cells in module \lshift_mod.
  Optimizing cells in module \nand_mod.
  Optimizing cells in module \nkb2onehot_mod.
  Optimizing cells in module \nkb2therm_mod.
  Optimizing cells in module \shifter.
  Optimizing cells in module \spi_exe_unit_2.
  Optimizing cells in module \sum_one_mod.
  Optimizing cells in module \u1_2_u2_mod.
  Optimizing cells in module \watchdog.
  Optimizing cells in module \xor_mod.
Performed a total of 0 changes.

16.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\ashift_mod\NUM=4'.
Finding identical cells in module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.
Finding identical cells in module `$paramod\crc_eval4\WCODE=4\WPOLY=4'.
Finding identical cells in module `$paramod\exe_unit\M=4\N=4'.
Finding identical cells in module `$paramod\gray_mod\NUM=4'.
Finding identical cells in module `$paramod\lshift_mod\NUM=4'.
Finding identical cells in module `$paramod\nand_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2onehot_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2therm_mod\NUM=4'.
Finding identical cells in module `$paramod\shifter\N=20'.
Finding identical cells in module `$paramod\sum_one_mod\NUM=4'.
Finding identical cells in module `$paramod\u1_2_u2_mod\NUM=4'.
Finding identical cells in module `$paramod\watchdog\N=5'.
Finding identical cells in module `$paramod\xor_mod\NUM=4'.
Finding identical cells in module `\ashift_mod'.
Finding identical cells in module `\crc_eval3'.
Finding identical cells in module `\crc_eval4'.
Finding identical cells in module `\exe_unit'.
Finding identical cells in module `\gray_mod'.
Finding identical cells in module `\lshift_mod'.
Finding identical cells in module `\nand_mod'.
Finding identical cells in module `\nkb2onehot_mod'.
Finding identical cells in module `\nkb2therm_mod'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_exe_unit_2'.
Finding identical cells in module `\sum_one_mod'.
Finding identical cells in module `\u1_2_u2_mod'.
Finding identical cells in module `\watchdog'.
Finding identical cells in module `\xor_mod'.
Removed a total of 0 cells.

16.13.13. Executing OPT_RMDFF pass (remove dff with constant values).

16.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..
Removed 0 unused cells and 6 unused wires.
<suppressed ~4 debug messages>

16.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\ashift_mod\NUM=4.
Optimizing module $paramod\crc_eval3\WCODE=4\WPOLY=3.
Optimizing module $paramod\crc_eval4\WCODE=4\WPOLY=4.
Optimizing module $paramod\exe_unit\M=4\N=4.
Optimizing module $paramod\gray_mod\NUM=4.
Optimizing module $paramod\lshift_mod\NUM=4.
Optimizing module $paramod\nand_mod\NUM=4.
Optimizing module $paramod\nkb2onehot_mod\NUM=4.
Optimizing module $paramod\nkb2therm_mod\NUM=4.
Optimizing module $paramod\shifter\N=20.
Optimizing module $paramod\sum_one_mod\NUM=4.
Optimizing module $paramod\u1_2_u2_mod\NUM=4.
Optimizing module $paramod\watchdog\N=5.
Optimizing module $paramod\xor_mod\NUM=4.
Optimizing module ashift_mod.
Optimizing module crc_eval3.
Optimizing module crc_eval4.
Optimizing module exe_unit.
Optimizing module gray_mod.
Optimizing module lshift_mod.
Optimizing module nand_mod.
Optimizing module nkb2onehot_mod.
Optimizing module nkb2therm_mod.
Optimizing module shifter.
Optimizing module spi_exe_unit_2.
Optimizing module sum_one_mod.
Optimizing module u1_2_u2_mod.
Optimizing module watchdog.
Optimizing module xor_mod.

16.13.16. Finished OPT passes. (There is nothing left to do.)

16.14. Executing FSM pass (extract and optimize FSM).

16.14.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking spi_exe_unit_2.s_state as FSM state register:
    Circuit seems to be self-resetting.

16.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).

16.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).

16.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..

16.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).

16.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

16.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

16.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

16.15. Executing OPT pass (performing simple optimizations).

16.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\ashift_mod\NUM=4.
Optimizing module $paramod\crc_eval3\WCODE=4\WPOLY=3.
Optimizing module $paramod\crc_eval4\WCODE=4\WPOLY=4.
Optimizing module $paramod\exe_unit\M=4\N=4.
Optimizing module $paramod\gray_mod\NUM=4.
Optimizing module $paramod\lshift_mod\NUM=4.
Optimizing module $paramod\nand_mod\NUM=4.
Optimizing module $paramod\nkb2onehot_mod\NUM=4.
Optimizing module $paramod\nkb2therm_mod\NUM=4.
Optimizing module $paramod\shifter\N=20.
Optimizing module $paramod\sum_one_mod\NUM=4.
Optimizing module $paramod\u1_2_u2_mod\NUM=4.
Optimizing module $paramod\watchdog\N=5.
Optimizing module $paramod\xor_mod\NUM=4.
Optimizing module ashift_mod.
Optimizing module crc_eval3.
Optimizing module crc_eval4.
Optimizing module exe_unit.
Optimizing module gray_mod.
Optimizing module lshift_mod.
Optimizing module nand_mod.
Optimizing module nkb2onehot_mod.
Optimizing module nkb2therm_mod.
Optimizing module shifter.
Optimizing module spi_exe_unit_2.
Optimizing module sum_one_mod.
Optimizing module u1_2_u2_mod.
Optimizing module watchdog.
Optimizing module xor_mod.

16.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\ashift_mod\NUM=4'.
Finding identical cells in module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.
Finding identical cells in module `$paramod\crc_eval4\WCODE=4\WPOLY=4'.
Finding identical cells in module `$paramod\exe_unit\M=4\N=4'.
Finding identical cells in module `$paramod\gray_mod\NUM=4'.
Finding identical cells in module `$paramod\lshift_mod\NUM=4'.
Finding identical cells in module `$paramod\nand_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2onehot_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2therm_mod\NUM=4'.
Finding identical cells in module `$paramod\shifter\N=20'.
Finding identical cells in module `$paramod\sum_one_mod\NUM=4'.
Finding identical cells in module `$paramod\u1_2_u2_mod\NUM=4'.
Finding identical cells in module `$paramod\watchdog\N=5'.
Finding identical cells in module `$paramod\xor_mod\NUM=4'.
Finding identical cells in module `\ashift_mod'.
Finding identical cells in module `\crc_eval3'.
Finding identical cells in module `\crc_eval4'.
Finding identical cells in module `\exe_unit'.
Finding identical cells in module `\gray_mod'.
Finding identical cells in module `\lshift_mod'.
Finding identical cells in module `\nand_mod'.
Finding identical cells in module `\nkb2onehot_mod'.
Finding identical cells in module `\nkb2therm_mod'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_exe_unit_2'.
Finding identical cells in module `\sum_one_mod'.
Finding identical cells in module `\u1_2_u2_mod'.
Finding identical cells in module `\watchdog'.
Finding identical cells in module `\xor_mod'.
Removed a total of 0 cells.

16.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

16.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..

16.15.5. Finished fast OPT passes.

16.16. Executing MEMORY pass.

16.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

16.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..

16.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

16.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..

16.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).

16.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..

16.18. Executing OPT pass (performing simple optimizations).

16.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\ashift_mod\NUM=4.
Optimizing module $paramod\crc_eval3\WCODE=4\WPOLY=3.
<suppressed ~8 debug messages>
Optimizing module $paramod\crc_eval4\WCODE=4\WPOLY=4.
<suppressed ~16 debug messages>
Optimizing module $paramod\exe_unit\M=4\N=4.
<suppressed ~4 debug messages>
Optimizing module $paramod\gray_mod\NUM=4.
<suppressed ~8 debug messages>
Optimizing module $paramod\lshift_mod\NUM=4.
Optimizing module $paramod\nand_mod\NUM=4.
Optimizing module $paramod\nkb2onehot_mod\NUM=4.
<suppressed ~15 debug messages>
Optimizing module $paramod\nkb2therm_mod\NUM=4.
<suppressed ~15 debug messages>
Optimizing module $paramod\shifter\N=20.
Optimizing module $paramod\sum_one_mod\NUM=4.
<suppressed ~1 debug messages>
Optimizing module $paramod\u1_2_u2_mod\NUM=4.
Optimizing module $paramod\watchdog\N=5.
<suppressed ~1 debug messages>
Optimizing module $paramod\xor_mod\NUM=4.
Optimizing module ashift_mod.
Optimizing module crc_eval3.
<suppressed ~8 debug messages>
Optimizing module crc_eval4.
<suppressed ~16 debug messages>
Optimizing module exe_unit.
<suppressed ~4 debug messages>
Optimizing module gray_mod.
<suppressed ~8 debug messages>
Optimizing module lshift_mod.
Optimizing module nand_mod.
Optimizing module nkb2onehot_mod.
<suppressed ~15 debug messages>
Optimizing module nkb2therm_mod.
<suppressed ~15 debug messages>
Optimizing module shifter.
Optimizing module spi_exe_unit_2.
<suppressed ~4 debug messages>
Optimizing module sum_one_mod.
<suppressed ~1 debug messages>
Optimizing module u1_2_u2_mod.
Optimizing module watchdog.
<suppressed ~1 debug messages>
Optimizing module xor_mod.

16.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\ashift_mod\NUM=4'.
Finding identical cells in module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.
Finding identical cells in module `$paramod\crc_eval4\WCODE=4\WPOLY=4'.
Finding identical cells in module `$paramod\exe_unit\M=4\N=4'.
Finding identical cells in module `$paramod\gray_mod\NUM=4'.
Finding identical cells in module `$paramod\lshift_mod\NUM=4'.
Finding identical cells in module `$paramod\nand_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2onehot_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2therm_mod\NUM=4'.
Finding identical cells in module `$paramod\shifter\N=20'.
Finding identical cells in module `$paramod\sum_one_mod\NUM=4'.
Finding identical cells in module `$paramod\u1_2_u2_mod\NUM=4'.
Finding identical cells in module `$paramod\watchdog\N=5'.
Finding identical cells in module `$paramod\xor_mod\NUM=4'.
Finding identical cells in module `\ashift_mod'.
Finding identical cells in module `\crc_eval3'.
Finding identical cells in module `\crc_eval4'.
Finding identical cells in module `\exe_unit'.
Finding identical cells in module `\gray_mod'.
Finding identical cells in module `\lshift_mod'.
Finding identical cells in module `\nand_mod'.
Finding identical cells in module `\nkb2onehot_mod'.
Finding identical cells in module `\nkb2therm_mod'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_exe_unit_2'.
Finding identical cells in module `\sum_one_mod'.
Finding identical cells in module `\u1_2_u2_mod'.
Finding identical cells in module `\watchdog'.
Finding identical cells in module `\xor_mod'.
Removed a total of 0 cells.

16.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

16.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..
Removed 0 unused cells and 54 unused wires.
<suppressed ~21 debug messages>

16.18.5. Finished fast OPT passes.

16.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

16.20. Executing OPT pass (performing simple optimizations).

16.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\ashift_mod\NUM=4.
Optimizing module $paramod\crc_eval3\WCODE=4\WPOLY=3.
Optimizing module $paramod\crc_eval4\WCODE=4\WPOLY=4.
Optimizing module $paramod\exe_unit\M=4\N=4.
Optimizing module $paramod\gray_mod\NUM=4.
Optimizing module $paramod\lshift_mod\NUM=4.
Optimizing module $paramod\nand_mod\NUM=4.
Optimizing module $paramod\nkb2onehot_mod\NUM=4.
Optimizing module $paramod\nkb2therm_mod\NUM=4.
Optimizing module $paramod\shifter\N=20.
Optimizing module $paramod\sum_one_mod\NUM=4.
Optimizing module $paramod\u1_2_u2_mod\NUM=4.
Optimizing module $paramod\watchdog\N=5.
Optimizing module $paramod\xor_mod\NUM=4.
Optimizing module ashift_mod.
Optimizing module crc_eval3.
Optimizing module crc_eval4.
Optimizing module exe_unit.
Optimizing module gray_mod.
Optimizing module lshift_mod.
Optimizing module nand_mod.
Optimizing module nkb2onehot_mod.
Optimizing module nkb2therm_mod.
Optimizing module shifter.
Optimizing module spi_exe_unit_2.
Optimizing module sum_one_mod.
Optimizing module u1_2_u2_mod.
Optimizing module watchdog.
Optimizing module xor_mod.

16.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\ashift_mod\NUM=4'.
Finding identical cells in module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.
Finding identical cells in module `$paramod\crc_eval4\WCODE=4\WPOLY=4'.
Finding identical cells in module `$paramod\exe_unit\M=4\N=4'.
Finding identical cells in module `$paramod\gray_mod\NUM=4'.
Finding identical cells in module `$paramod\lshift_mod\NUM=4'.
Finding identical cells in module `$paramod\nand_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2onehot_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2therm_mod\NUM=4'.
Finding identical cells in module `$paramod\shifter\N=20'.
Finding identical cells in module `$paramod\sum_one_mod\NUM=4'.
Finding identical cells in module `$paramod\u1_2_u2_mod\NUM=4'.
Finding identical cells in module `$paramod\watchdog\N=5'.
Finding identical cells in module `$paramod\xor_mod\NUM=4'.
Finding identical cells in module `\ashift_mod'.
Finding identical cells in module `\crc_eval3'.
Finding identical cells in module `\crc_eval4'.
Finding identical cells in module `\exe_unit'.
Finding identical cells in module `\gray_mod'.
Finding identical cells in module `\lshift_mod'.
Finding identical cells in module `\nand_mod'.
Finding identical cells in module `\nkb2onehot_mod'.
Finding identical cells in module `\nkb2therm_mod'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_exe_unit_2'.
Finding identical cells in module `\sum_one_mod'.
Finding identical cells in module `\u1_2_u2_mod'.
Finding identical cells in module `\watchdog'.
Finding identical cells in module `\xor_mod'.
Removed a total of 0 cells.

16.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\ashift_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\crc_eval3\WCODE=4\WPOLY=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\crc_eval4\WCODE=4\WPOLY=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\exe_unit\M=4\N=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\lshift_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\nand_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\nkb2onehot_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\nkb2therm_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\shifter\N=20..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sum_one_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u1_2_u2_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\watchdog\N=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\xor_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ashift_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \crc_eval3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc_eval4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \gray_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lshift_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nand_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nkb2onehot_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nkb2therm_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spi_exe_unit_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sum_one_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \u1_2_u2_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \xor_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

16.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\ashift_mod\NUM=4.
  Optimizing cells in module $paramod\crc_eval3\WCODE=4\WPOLY=3.
    Consolidated identical input bits for $mux cell $procmux$531:
      Old ports: A=\i_crc, B={ $auto$opt_expr.cc:189:group_cell_inputs$1245 \i_crc [0] }, Y=$3\crc_tmp[5:0] [1:0]
      New ports: A=\i_crc [1], B=$auto$opt_expr.cc:189:group_cell_inputs$1245, Y=$3\crc_tmp[5:0] [1]
      New connections: $3\crc_tmp[5:0] [0] = \i_crc [0]
  Optimizing cells in module $paramod\crc_eval3\WCODE=4\WPOLY=3.
  Optimizing cells in module $paramod\crc_eval4\WCODE=4\WPOLY=4.
    Consolidated identical input bits for $mux cell $procmux$543:
      Old ports: A=$2\crc_tmp[6:0], B={ $auto$opt_expr.cc:189:group_cell_inputs$1253 $2\crc_tmp[6:0] [0] }, Y=$3\crc_tmp[6:0]
      New ports: A=$2\crc_tmp[6:0] [2:1], B=$auto$opt_expr.cc:189:group_cell_inputs$1253, Y=$3\crc_tmp[6:0] [2:1]
      New connections: $3\crc_tmp[6:0] [0] = $2\crc_tmp[6:0] [0]
    Consolidated identical input bits for $mux cell $procmux$546:
      Old ports: A=\i_crc, B={ $auto$opt_expr.cc:189:group_cell_inputs$1249 \i_crc [1:0] }, Y=$2\crc_tmp[6:0]
      New ports: A=\i_crc [2], B=$auto$opt_expr.cc:189:group_cell_inputs$1249, Y=$2\crc_tmp[6:0] [2]
      New connections: $2\crc_tmp[6:0] [1:0] = \i_crc [1:0]
  Optimizing cells in module $paramod\crc_eval4\WCODE=4\WPOLY=4.
  Optimizing cells in module $paramod\exe_unit\M=4\N=4.
  Optimizing cells in module $paramod\gray_mod\NUM=4.
  Optimizing cells in module $paramod\lshift_mod\NUM=4.
  Optimizing cells in module $paramod\nand_mod\NUM=4.
  Optimizing cells in module $paramod\nkb2onehot_mod\NUM=4.
  Optimizing cells in module $paramod\nkb2therm_mod\NUM=4.
  Optimizing cells in module $paramod\shifter\N=20.
  Optimizing cells in module $paramod\sum_one_mod\NUM=4.
  Optimizing cells in module $paramod\u1_2_u2_mod\NUM=4.
  Optimizing cells in module $paramod\watchdog\N=5.
  Optimizing cells in module $paramod\xor_mod\NUM=4.
  Optimizing cells in module \ashift_mod.
  Optimizing cells in module \crc_eval3.
    Consolidated identical input bits for $mux cell $procmux$847:
      Old ports: A=\i_crc, B={ $auto$opt_expr.cc:189:group_cell_inputs$1261 \i_crc [0] }, Y=$3\crc_tmp[5:0]
      New ports: A=\i_crc [1], B=$auto$opt_expr.cc:189:group_cell_inputs$1261, Y=$3\crc_tmp[5:0] [1]
      New connections: $3\crc_tmp[5:0] [0] = \i_crc [0]
  Optimizing cells in module \crc_eval3.
  Optimizing cells in module \crc_eval4.
    Consolidated identical input bits for $mux cell $procmux$835:
      Old ports: A=$2\crc_tmp[6:0], B={ $auto$opt_expr.cc:189:group_cell_inputs$1269 $2\crc_tmp[6:0] [0] }, Y=$3\crc_tmp[6:0]
      New ports: A=$2\crc_tmp[6:0] [2:1], B=$auto$opt_expr.cc:189:group_cell_inputs$1269, Y=$3\crc_tmp[6:0] [2:1]
      New connections: $3\crc_tmp[6:0] [0] = $2\crc_tmp[6:0] [0]
    Consolidated identical input bits for $mux cell $procmux$838:
      Old ports: A=\i_crc, B={ $auto$opt_expr.cc:189:group_cell_inputs$1265 \i_crc [1:0] }, Y=$2\crc_tmp[6:0]
      New ports: A=\i_crc [2], B=$auto$opt_expr.cc:189:group_cell_inputs$1265, Y=$2\crc_tmp[6:0] [2]
      New connections: $2\crc_tmp[6:0] [1:0] = \i_crc [1:0]
  Optimizing cells in module \crc_eval4.
  Optimizing cells in module \exe_unit.
  Optimizing cells in module \gray_mod.
  Optimizing cells in module \lshift_mod.
  Optimizing cells in module \nand_mod.
  Optimizing cells in module \nkb2onehot_mod.
  Optimizing cells in module \nkb2therm_mod.
  Optimizing cells in module \shifter.
  Optimizing cells in module \spi_exe_unit_2.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$870: { \s_wrt $procmux$642_CMP }
  Optimizing cells in module \spi_exe_unit_2.
  Optimizing cells in module \sum_one_mod.
  Optimizing cells in module \u1_2_u2_mod.
  Optimizing cells in module \watchdog.
  Optimizing cells in module \xor_mod.
Performed a total of 7 changes.

16.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\ashift_mod\NUM=4'.
Finding identical cells in module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.
Finding identical cells in module `$paramod\crc_eval4\WCODE=4\WPOLY=4'.
Finding identical cells in module `$paramod\exe_unit\M=4\N=4'.
Finding identical cells in module `$paramod\gray_mod\NUM=4'.
Finding identical cells in module `$paramod\lshift_mod\NUM=4'.
Finding identical cells in module `$paramod\nand_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2onehot_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2therm_mod\NUM=4'.
Finding identical cells in module `$paramod\shifter\N=20'.
Finding identical cells in module `$paramod\sum_one_mod\NUM=4'.
Finding identical cells in module `$paramod\u1_2_u2_mod\NUM=4'.
Finding identical cells in module `$paramod\watchdog\N=5'.
Finding identical cells in module `$paramod\xor_mod\NUM=4'.
Finding identical cells in module `\ashift_mod'.
Finding identical cells in module `\crc_eval3'.
Finding identical cells in module `\crc_eval4'.
Finding identical cells in module `\exe_unit'.
Finding identical cells in module `\gray_mod'.
Finding identical cells in module `\lshift_mod'.
Finding identical cells in module `\nand_mod'.
Finding identical cells in module `\nkb2onehot_mod'.
Finding identical cells in module `\nkb2therm_mod'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_exe_unit_2'.
Finding identical cells in module `\sum_one_mod'.
Finding identical cells in module `\u1_2_u2_mod'.
Finding identical cells in module `\watchdog'.
Finding identical cells in module `\xor_mod'.
Removed a total of 0 cells.

16.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

16.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..

16.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\ashift_mod\NUM=4.
Optimizing module $paramod\crc_eval3\WCODE=4\WPOLY=3.
Optimizing module $paramod\crc_eval4\WCODE=4\WPOLY=4.
Optimizing module $paramod\exe_unit\M=4\N=4.
Optimizing module $paramod\gray_mod\NUM=4.
Optimizing module $paramod\lshift_mod\NUM=4.
Optimizing module $paramod\nand_mod\NUM=4.
Optimizing module $paramod\nkb2onehot_mod\NUM=4.
Optimizing module $paramod\nkb2therm_mod\NUM=4.
Optimizing module $paramod\shifter\N=20.
Optimizing module $paramod\sum_one_mod\NUM=4.
Optimizing module $paramod\u1_2_u2_mod\NUM=4.
Optimizing module $paramod\watchdog\N=5.
Optimizing module $paramod\xor_mod\NUM=4.
Optimizing module ashift_mod.
Optimizing module crc_eval3.
Optimizing module crc_eval4.
Optimizing module exe_unit.
Optimizing module gray_mod.
Optimizing module lshift_mod.
Optimizing module nand_mod.
Optimizing module nkb2onehot_mod.
Optimizing module nkb2therm_mod.
Optimizing module shifter.
Optimizing module spi_exe_unit_2.
Optimizing module sum_one_mod.
Optimizing module u1_2_u2_mod.
Optimizing module watchdog.
Optimizing module xor_mod.

16.20.9. Rerunning OPT passes. (Maybe there is more to do..)

16.20.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\ashift_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\crc_eval3\WCODE=4\WPOLY=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\crc_eval4\WCODE=4\WPOLY=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\exe_unit\M=4\N=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\lshift_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\nand_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\nkb2onehot_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\nkb2therm_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\shifter\N=20..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sum_one_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\u1_2_u2_mod\NUM=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\watchdog\N=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\xor_mod\NUM=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ashift_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \crc_eval3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc_eval4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \gray_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lshift_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nand_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nkb2onehot_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \nkb2therm_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spi_exe_unit_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sum_one_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \u1_2_u2_mod..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \xor_mod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

16.20.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\ashift_mod\NUM=4.
  Optimizing cells in module $paramod\crc_eval3\WCODE=4\WPOLY=3.
  Optimizing cells in module $paramod\crc_eval4\WCODE=4\WPOLY=4.
  Optimizing cells in module $paramod\exe_unit\M=4\N=4.
  Optimizing cells in module $paramod\gray_mod\NUM=4.
  Optimizing cells in module $paramod\lshift_mod\NUM=4.
  Optimizing cells in module $paramod\nand_mod\NUM=4.
  Optimizing cells in module $paramod\nkb2onehot_mod\NUM=4.
  Optimizing cells in module $paramod\nkb2therm_mod\NUM=4.
  Optimizing cells in module $paramod\shifter\N=20.
  Optimizing cells in module $paramod\sum_one_mod\NUM=4.
  Optimizing cells in module $paramod\u1_2_u2_mod\NUM=4.
  Optimizing cells in module $paramod\watchdog\N=5.
  Optimizing cells in module $paramod\xor_mod\NUM=4.
  Optimizing cells in module \ashift_mod.
  Optimizing cells in module \crc_eval3.
  Optimizing cells in module \crc_eval4.
  Optimizing cells in module \exe_unit.
  Optimizing cells in module \gray_mod.
  Optimizing cells in module \lshift_mod.
  Optimizing cells in module \nand_mod.
  Optimizing cells in module \nkb2onehot_mod.
  Optimizing cells in module \nkb2therm_mod.
  Optimizing cells in module \shifter.
  Optimizing cells in module \spi_exe_unit_2.
  Optimizing cells in module \sum_one_mod.
  Optimizing cells in module \u1_2_u2_mod.
  Optimizing cells in module \watchdog.
  Optimizing cells in module \xor_mod.
Performed a total of 0 changes.

16.20.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\ashift_mod\NUM=4'.
Finding identical cells in module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.
Finding identical cells in module `$paramod\crc_eval4\WCODE=4\WPOLY=4'.
Finding identical cells in module `$paramod\exe_unit\M=4\N=4'.
Finding identical cells in module `$paramod\gray_mod\NUM=4'.
Finding identical cells in module `$paramod\lshift_mod\NUM=4'.
Finding identical cells in module `$paramod\nand_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2onehot_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2therm_mod\NUM=4'.
Finding identical cells in module `$paramod\shifter\N=20'.
Finding identical cells in module `$paramod\sum_one_mod\NUM=4'.
Finding identical cells in module `$paramod\u1_2_u2_mod\NUM=4'.
Finding identical cells in module `$paramod\watchdog\N=5'.
Finding identical cells in module `$paramod\xor_mod\NUM=4'.
Finding identical cells in module `\ashift_mod'.
Finding identical cells in module `\crc_eval3'.
Finding identical cells in module `\crc_eval4'.
Finding identical cells in module `\exe_unit'.
Finding identical cells in module `\gray_mod'.
Finding identical cells in module `\lshift_mod'.
Finding identical cells in module `\nand_mod'.
Finding identical cells in module `\nkb2onehot_mod'.
Finding identical cells in module `\nkb2therm_mod'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_exe_unit_2'.
Finding identical cells in module `\sum_one_mod'.
Finding identical cells in module `\u1_2_u2_mod'.
Finding identical cells in module `\watchdog'.
Finding identical cells in module `\xor_mod'.
Removed a total of 0 cells.

16.20.13. Executing OPT_RMDFF pass (remove dff with constant values).

16.20.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..

16.20.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\ashift_mod\NUM=4.
Optimizing module $paramod\crc_eval3\WCODE=4\WPOLY=3.
Optimizing module $paramod\crc_eval4\WCODE=4\WPOLY=4.
Optimizing module $paramod\exe_unit\M=4\N=4.
Optimizing module $paramod\gray_mod\NUM=4.
Optimizing module $paramod\lshift_mod\NUM=4.
Optimizing module $paramod\nand_mod\NUM=4.
Optimizing module $paramod\nkb2onehot_mod\NUM=4.
Optimizing module $paramod\nkb2therm_mod\NUM=4.
Optimizing module $paramod\shifter\N=20.
Optimizing module $paramod\sum_one_mod\NUM=4.
Optimizing module $paramod\u1_2_u2_mod\NUM=4.
Optimizing module $paramod\watchdog\N=5.
Optimizing module $paramod\xor_mod\NUM=4.
Optimizing module ashift_mod.
Optimizing module crc_eval3.
Optimizing module crc_eval4.
Optimizing module exe_unit.
Optimizing module gray_mod.
Optimizing module lshift_mod.
Optimizing module nand_mod.
Optimizing module nkb2onehot_mod.
Optimizing module nkb2therm_mod.
Optimizing module shifter.
Optimizing module spi_exe_unit_2.
Optimizing module sum_one_mod.
Optimizing module u1_2_u2_mod.
Optimizing module watchdog.
Optimizing module xor_mod.

16.20.16. Finished OPT passes. (There is nothing left to do.)

16.21. Executing TECHMAP pass (map to technology primitives).

16.21.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

16.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=12 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=4 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=12\B_WIDTH=1\Y_WIDTH=12 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=12\Y_WIDTH=12 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=12 for cells of type $lcu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=5 for cells of type $lcu.
No more expansions possible.
<suppressed ~2999 debug messages>

16.22. Executing OPT pass (performing simple optimizations).

16.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\ashift_mod\NUM=4.
Optimizing module $paramod\crc_eval3\WCODE=4\WPOLY=3.
Optimizing module $paramod\crc_eval4\WCODE=4\WPOLY=4.
Optimizing module $paramod\exe_unit\M=4\N=4.
<suppressed ~1081 debug messages>
Optimizing module $paramod\gray_mod\NUM=4.
Optimizing module $paramod\lshift_mod\NUM=4.
Optimizing module $paramod\nand_mod\NUM=4.
Optimizing module $paramod\nkb2onehot_mod\NUM=4.
<suppressed ~28 debug messages>
Optimizing module $paramod\nkb2therm_mod\NUM=4.
<suppressed ~264 debug messages>
Optimizing module $paramod\shifter\N=20.
Optimizing module $paramod\sum_one_mod\NUM=4.
<suppressed ~164 debug messages>
Optimizing module $paramod\u1_2_u2_mod\NUM=4.
<suppressed ~20 debug messages>
Optimizing module $paramod\watchdog\N=5.
<suppressed ~44 debug messages>
Optimizing module $paramod\xor_mod\NUM=4.
Optimizing module ashift_mod.
Optimizing module crc_eval3.
Optimizing module crc_eval4.
Optimizing module exe_unit.
<suppressed ~1081 debug messages>
Optimizing module gray_mod.
Optimizing module lshift_mod.
Optimizing module nand_mod.
Optimizing module nkb2onehot_mod.
<suppressed ~28 debug messages>
Optimizing module nkb2therm_mod.
<suppressed ~264 debug messages>
Optimizing module shifter.
Optimizing module spi_exe_unit_2.
<suppressed ~57 debug messages>
Optimizing module sum_one_mod.
<suppressed ~33 debug messages>
Optimizing module u1_2_u2_mod.
<suppressed ~20 debug messages>
Optimizing module watchdog.
<suppressed ~105 debug messages>
Optimizing module xor_mod.

16.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\ashift_mod\NUM=4'.
Finding identical cells in module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.
Finding identical cells in module `$paramod\crc_eval4\WCODE=4\WPOLY=4'.
Finding identical cells in module `$paramod\exe_unit\M=4\N=4'.
<suppressed ~102 debug messages>
Finding identical cells in module `$paramod\gray_mod\NUM=4'.
Finding identical cells in module `$paramod\lshift_mod\NUM=4'.
Finding identical cells in module `$paramod\nand_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2onehot_mod\NUM=4'.
<suppressed ~138 debug messages>
Finding identical cells in module `$paramod\nkb2therm_mod\NUM=4'.
<suppressed ~345 debug messages>
Finding identical cells in module `$paramod\shifter\N=20'.
Finding identical cells in module `$paramod\sum_one_mod\NUM=4'.
Finding identical cells in module `$paramod\u1_2_u2_mod\NUM=4'.
Finding identical cells in module `$paramod\watchdog\N=5'.
Finding identical cells in module `$paramod\xor_mod\NUM=4'.
Finding identical cells in module `\ashift_mod'.
Finding identical cells in module `\crc_eval3'.
Finding identical cells in module `\crc_eval4'.
Finding identical cells in module `\exe_unit'.
<suppressed ~102 debug messages>
Finding identical cells in module `\gray_mod'.
Finding identical cells in module `\lshift_mod'.
Finding identical cells in module `\nand_mod'.
Finding identical cells in module `\nkb2onehot_mod'.
<suppressed ~138 debug messages>
Finding identical cells in module `\nkb2therm_mod'.
<suppressed ~345 debug messages>
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_exe_unit_2'.
<suppressed ~21 debug messages>
Finding identical cells in module `\sum_one_mod'.
Finding identical cells in module `\u1_2_u2_mod'.
Finding identical cells in module `\watchdog'.
Finding identical cells in module `\xor_mod'.
Removed a total of 397 cells.

16.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

16.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..
Removed 242 unused cells and 2703 unused wires.
<suppressed ~255 debug messages>

16.22.5. Finished fast OPT passes.

16.23. Executing ABC pass (technology mapping using ABC).

16.23.1. Extracting gate netlist of module `$paramod\ashift_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

16.23.2. Extracting gate netlist of module `$paramod\crc_eval3\WCODE=4\WPOLY=3' to `<abc-temp-dir>/input.blif'..
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

16.23.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.2.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        2
Removing temp directory.

16.23.3. Extracting gate netlist of module `$paramod\crc_eval4\WCODE=4\WPOLY=4' to `<abc-temp-dir>/input.blif'..
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 3 outputs.

16.23.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.3.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              OAI3 cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        5
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        3
Removing temp directory.

16.23.4. Extracting gate netlist of module `$paramod\exe_unit\M=4\N=4' to `<abc-temp-dir>/input.blif'..
Extracted 183 gates and 238 wires to a netlist network with 53 inputs and 8 outputs.

16.23.4.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        5
ABC RESULTS:            ANDNOT cells:       15
ABC RESULTS:              AOI3 cells:        7
ABC RESULTS:              AOI4 cells:       10
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               NOR cells:        8
ABC RESULTS:               NOT cells:       21
ABC RESULTS:              OAI4 cells:       15
ABC RESULTS:                OR cells:       17
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               XOR cells:        6
ABC RESULTS:        internal signals:      177
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:        8
Removing temp directory.

16.23.5. Extracting gate netlist of module `$paramod\gray_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 3 outputs.

16.23.5.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.5.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

16.23.6. Extracting gate netlist of module `$paramod\lshift_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

16.23.7. Extracting gate netlist of module `$paramod\nand_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 4 outputs.

16.23.7.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.7.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        4
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

16.23.8. Extracting gate netlist of module `$paramod\nkb2onehot_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 42 gates and 47 wires to a netlist network with 4 inputs and 15 outputs.

16.23.8.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        5
ABC RESULTS:            ANDNOT cells:       13
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:       15
Removing temp directory.

16.23.9. Extracting gate netlist of module `$paramod\nkb2therm_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 88 gates and 93 wires to a netlist network with 4 inputs and 15 outputs.

16.23.9.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:              AOI3 cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              OAI3 cells:        4
ABC RESULTS:                OR cells:        6
ABC RESULTS:        internal signals:       74
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:       15
Removing temp directory.

16.23.10. Extracting gate netlist of module `$paramod\shifter\N=20' to `<abc-temp-dir>/input.blif'..
Extracted 40 gates and 83 wires to a netlist network with 43 inputs and 20 outputs.

16.23.10.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.10.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:       40
ABC RESULTS:               NOT cells:        1
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       43
ABC RESULTS:          output signals:       20
Removing temp directory.

16.23.11. Extracting gate netlist of module `$paramod\sum_one_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 58 gates and 68 wires to a netlist network with 8 inputs and 4 outputs.

16.23.11.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.11.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:              AOI3 cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        6
ABC RESULTS:              OAI3 cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:              XNOR cells:       10
ABC RESULTS:               XOR cells:       10
ABC RESULTS:        internal signals:       56
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

16.23.12. Extracting gate netlist of module `$paramod\u1_2_u2_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 16 wires to a netlist network with 4 inputs and 4 outputs.

16.23.12.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.12.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:              AOI3 cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

16.23.13. Extracting gate netlist of module `$paramod\watchdog\N=5' to `<abc-temp-dir>/input.blif'..
Extracted 48 gates and 66 wires to a netlist network with 16 inputs and 11 outputs.

16.23.13.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.13.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:              AOI3 cells:        1
ABC RESULTS:               MUX cells:       15
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:       39
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       11
Removing temp directory.

16.23.14. Extracting gate netlist of module `$paramod\xor_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 4 gates and 12 wires to a netlist network with 8 inputs and 4 outputs.

16.23.14.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.14.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:        4
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

16.23.15. Extracting gate netlist of module `\ashift_mod' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

16.23.16. Extracting gate netlist of module `\crc_eval3' to `<abc-temp-dir>/input.blif'..
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

16.23.16.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.16.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        2
Removing temp directory.

16.23.17. Extracting gate netlist of module `\crc_eval4' to `<abc-temp-dir>/input.blif'..
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 3 outputs.

16.23.17.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.17.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              OAI3 cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        5
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        3
Removing temp directory.

16.23.18. Extracting gate netlist of module `\exe_unit' to `<abc-temp-dir>/input.blif'..
Extracted 183 gates and 238 wires to a netlist network with 53 inputs and 8 outputs.

16.23.18.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.18.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        5
ABC RESULTS:            ANDNOT cells:       15
ABC RESULTS:              AOI3 cells:        7
ABC RESULTS:              AOI4 cells:       10
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               NOR cells:        8
ABC RESULTS:               NOT cells:       21
ABC RESULTS:              OAI4 cells:       15
ABC RESULTS:                OR cells:       17
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               XOR cells:        6
ABC RESULTS:        internal signals:      177
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:        8
Removing temp directory.

16.23.19. Extracting gate netlist of module `\gray_mod' to `<abc-temp-dir>/input.blif'..
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 3 outputs.

16.23.19.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.19.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

16.23.20. Extracting gate netlist of module `\lshift_mod' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

16.23.21. Extracting gate netlist of module `\nand_mod' to `<abc-temp-dir>/input.blif'..
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

16.23.21.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.21.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        3
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

16.23.22. Extracting gate netlist of module `\nkb2onehot_mod' to `<abc-temp-dir>/input.blif'..
Extracted 42 gates and 47 wires to a netlist network with 4 inputs and 15 outputs.

16.23.22.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.22.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        5
ABC RESULTS:            ANDNOT cells:       13
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:       15
Removing temp directory.

16.23.23. Extracting gate netlist of module `\nkb2therm_mod' to `<abc-temp-dir>/input.blif'..
Extracted 88 gates and 93 wires to a netlist network with 4 inputs and 15 outputs.

16.23.23.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.23.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:              AOI3 cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              OAI3 cells:        4
ABC RESULTS:                OR cells:        6
ABC RESULTS:        internal signals:       74
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:       15
Removing temp directory.

16.23.24. Extracting gate netlist of module `\shifter' to `<abc-temp-dir>/input.blif'..
Extracted 40 gates and 83 wires to a netlist network with 43 inputs and 20 outputs.

16.23.24.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.24.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:       40
ABC RESULTS:               NOT cells:        1
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       43
ABC RESULTS:          output signals:       20
Removing temp directory.

16.23.25. Extracting gate netlist of module `\spi_exe_unit_2' to `<abc-temp-dir>/input.blif'..
Extracted 123 gates and 182 wires to a netlist network with 57 inputs and 48 outputs.

16.23.25.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.25.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       29
ABC RESULTS:              AOI3 cells:        4
ABC RESULTS:              AOI4 cells:        1
ABC RESULTS:               MUX cells:       20
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               NOT cells:       20
ABC RESULTS:              OAI3 cells:        6
ABC RESULTS:              OAI4 cells:       10
ABC RESULTS:                OR cells:        7
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:        internal signals:       77
ABC RESULTS:           input signals:       57
ABC RESULTS:          output signals:       48
Removing temp directory.

16.23.26. Extracting gate netlist of module `\sum_one_mod' to `<abc-temp-dir>/input.blif'..
Extracted 11 gates and 17 wires to a netlist network with 4 inputs and 2 outputs.

16.23.26.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.26.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              OAI3 cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        2
Removing temp directory.

16.23.27. Extracting gate netlist of module `\u1_2_u2_mod' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 16 wires to a netlist network with 4 inputs and 4 outputs.

16.23.27.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.27.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:              AOI3 cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

16.23.28. Extracting gate netlist of module `\watchdog' to `<abc-temp-dir>/input.blif'..
Extracted 130 gates and 169 wires to a netlist network with 37 inputs and 25 outputs.

16.23.28.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.28.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:              AOI3 cells:        2
ABC RESULTS:               MUX cells:       36
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:       10
ABC RESULTS:               NOT cells:        4
ABC RESULTS:              OAI3 cells:        3
ABC RESULTS:                OR cells:       12
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       10
ABC RESULTS:        internal signals:      107
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       25
Removing temp directory.

16.23.29. Extracting gate netlist of module `\xor_mod' to `<abc-temp-dir>/input.blif'..
Extracted 3 gates and 9 wires to a netlist network with 6 inputs and 3 outputs.

16.23.29.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.29.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

16.24. Executing OPT pass (performing simple optimizations).

16.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\ashift_mod\NUM=4.
Optimizing module $paramod\crc_eval3\WCODE=4\WPOLY=3.
<suppressed ~3 debug messages>
Optimizing module $paramod\crc_eval4\WCODE=4\WPOLY=4.
<suppressed ~4 debug messages>
Optimizing module $paramod\exe_unit\M=4\N=4.
Optimizing module $paramod\gray_mod\NUM=4.
Optimizing module $paramod\lshift_mod\NUM=4.
Optimizing module $paramod\nand_mod\NUM=4.
Optimizing module $paramod\nkb2onehot_mod\NUM=4.
Optimizing module $paramod\nkb2therm_mod\NUM=4.
Optimizing module $paramod\shifter\N=20.
<suppressed ~20 debug messages>
Optimizing module $paramod\sum_one_mod\NUM=4.
<suppressed ~14 debug messages>
Optimizing module $paramod\u1_2_u2_mod\NUM=4.
<suppressed ~2 debug messages>
Optimizing module $paramod\watchdog\N=5.
Optimizing module $paramod\xor_mod\NUM=4.
Optimizing module ashift_mod.
Optimizing module crc_eval3.
<suppressed ~3 debug messages>
Optimizing module crc_eval4.
<suppressed ~4 debug messages>
Optimizing module exe_unit.
Optimizing module gray_mod.
Optimizing module lshift_mod.
Optimizing module nand_mod.
Optimizing module nkb2onehot_mod.
Optimizing module nkb2therm_mod.
Optimizing module shifter.
<suppressed ~20 debug messages>
Optimizing module spi_exe_unit_2.
Optimizing module sum_one_mod.
Optimizing module u1_2_u2_mod.
<suppressed ~2 debug messages>
Optimizing module watchdog.
Optimizing module xor_mod.

16.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\ashift_mod\NUM=4'.
Finding identical cells in module `$paramod\crc_eval3\WCODE=4\WPOLY=3'.
Finding identical cells in module `$paramod\crc_eval4\WCODE=4\WPOLY=4'.
Finding identical cells in module `$paramod\exe_unit\M=4\N=4'.
Finding identical cells in module `$paramod\gray_mod\NUM=4'.
Finding identical cells in module `$paramod\lshift_mod\NUM=4'.
Finding identical cells in module `$paramod\nand_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2onehot_mod\NUM=4'.
Finding identical cells in module `$paramod\nkb2therm_mod\NUM=4'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod\shifter\N=20'.
Finding identical cells in module `$paramod\sum_one_mod\NUM=4'.
Finding identical cells in module `$paramod\u1_2_u2_mod\NUM=4'.
Finding identical cells in module `$paramod\watchdog\N=5'.
Finding identical cells in module `$paramod\xor_mod\NUM=4'.
Finding identical cells in module `\ashift_mod'.
Finding identical cells in module `\crc_eval3'.
Finding identical cells in module `\crc_eval4'.
Finding identical cells in module `\exe_unit'.
Finding identical cells in module `\gray_mod'.
Finding identical cells in module `\lshift_mod'.
Finding identical cells in module `\nand_mod'.
Finding identical cells in module `\nkb2onehot_mod'.
Finding identical cells in module `\nkb2therm_mod'.
<suppressed ~6 debug messages>
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_exe_unit_2'.
Finding identical cells in module `\sum_one_mod'.
Finding identical cells in module `\u1_2_u2_mod'.
Finding identical cells in module `\watchdog'.
<suppressed ~3 debug messages>
Finding identical cells in module `\xor_mod'.
Removed a total of 5 cells.

16.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

16.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..
Removed 12 unused cells and 1114 unused wires.
<suppressed ~37 debug messages>

16.24.5. Finished fast OPT passes.

16.25. Executing HIERARCHY pass (managing design hierarchy).

16.26. Printing statistics.

=== $paramod\ashift_mod\NUM=4 ===

   Number of wires:                  2
   Number of wire bits:              8
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\crc_eval3\WCODE=4\WPOLY=3 ===

   Number of wires:                 11
   Number of wire bits:             55
   Number of public wires:           7
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_MUX_                          3
     $_XOR_                          3

=== $paramod\crc_eval4\WCODE=4\WPOLY=4 ===

   Number of wires:                 19
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $_MUX_                          5
     $_NOT_                          2
     $_OAI3_                         1
     $_OR_                           1
     $_XNOR_                         1
     $_XOR_                          5

=== $paramod\exe_unit\M=4\N=4 ===

   Number of wires:                137
   Number of wire bits:            263
   Number of public wires:          21
   Number of public wire bits:     147
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     $_ANDNOT_                      15
     $_AND_                          5
     $_AOI3_                         7
     $_AOI4_                        10
     $_MUX_                          2
     $_NAND_                         5
     $_NOR_                          8
     $_NOT_                         21
     $_OAI4_                        15
     $_ORNOT_                        6
     $_OR_                          17
     $_XNOR_                         7
     $_XOR_                          6
     $paramod\ashift_mod\NUM=4       1
     $paramod\crc_eval3\WCODE=4\WPOLY=3      1
     $paramod\crc_eval4\WCODE=4\WPOLY=4      1
     $paramod\gray_mod\NUM=4         1
     $paramod\lshift_mod\NUM=4       1
     $paramod\nand_mod\NUM=4         1
     $paramod\nkb2onehot_mod\NUM=4      1
     $paramod\nkb2therm_mod\NUM=4      1
     $paramod\sum_one_mod\NUM=4      1
     $paramod\u1_2_u2_mod\NUM=4      1
     $paramod\xor_mod\NUM=4          1

=== $paramod\gray_mod\NUM=4 ===

   Number of wires:                  2
   Number of wire bits:              8
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_XOR_                          3

=== $paramod\lshift_mod\NUM=4 ===

   Number of wires:                  2
   Number of wire bits:              8
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\nand_mod\NUM=4 ===

   Number of wires:                  3
   Number of wire bits:             12
   Number of public wires:           3
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_NAND_                         4

=== $paramod\nkb2onehot_mod\NUM=4 ===

   Number of wires:                 11
   Number of wire bits:             59
   Number of public wires:           3
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     $_ANDNOT_                      13
     $_AND_                          5
     $_NAND_                         1
     $_NOR_                          2
     $_ORNOT_                        2

=== $paramod\nkb2therm_mod\NUM=4 ===

   Number of wires:                 18
   Number of wire bits:             66
   Number of public wires:           3
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $_ANDNOT_                       8
     $_AND_                          2
     $_AOI3_                         4
     $_MUX_                          1
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          3
     $_OAI3_                         4
     $_OR_                           5

=== $paramod\shifter\N=20 ===

   Number of wires:                 30
   Number of wire bits:            106
   Number of public wires:          10
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     $_DFF_PN0_                     20
     $_MUX_                         40

=== $paramod\sum_one_mod\NUM=4 ===

   Number of wires:                 55
   Number of wire bits:            102
   Number of public wires:           5
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $_ANDNOT_                       6
     $_AOI3_                         1
     $_MUX_                         14
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          2
     $_OAI3_                         1
     $_OR_                           6
     $_XNOR_                        10
     $_XOR_                         10

=== $paramod\u1_2_u2_mod\NUM=4 ===

   Number of wires:                  6
   Number of wire bits:             12
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_AND_                          1
     $_AOI3_                         1
     $_MUX_                          2
     $_NOT_                          1
     $_XOR_                          3

=== $paramod\watchdog\N=5 ===

   Number of wires:                 33
   Number of wire bits:             53
   Number of public wires:           9
   Number of public wire bits:      29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $_ANDNOT_                       5
     $_AOI3_                         1
     $_DFF_PN0_                     10
     $_MUX_                         15
     $_NAND_                         1
     $_NOR_                          4
     $_NOT_                          2
     $_OR_                           3
     $_XNOR_                         1
     $_XOR_                          3

=== $paramod\xor_mod\NUM=4 ===

   Number of wires:                  3
   Number of wire bits:             12
   Number of public wires:           3
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_XOR_                          4

=== ashift_mod ===

   Number of wires:                  2
   Number of wire bits:              4
   Number of public wires:           2
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== crc_eval3 ===

   Number of wires:                 11
   Number of wire bits:             55
   Number of public wires:           7
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_MUX_                          3
     $_XOR_                          3

=== crc_eval4 ===

   Number of wires:                 19
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $_MUX_                          5
     $_NOT_                          2
     $_OAI3_                         1
     $_OR_                           1
     $_XNOR_                         1
     $_XOR_                          5

=== exe_unit ===

   Number of wires:                137
   Number of wire bits:            263
   Number of public wires:          21
   Number of public wire bits:     147
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     $_ANDNOT_                      15
     $_AND_                          5
     $_AOI3_                         7
     $_AOI4_                        10
     $_MUX_                          2
     $_NAND_                         5
     $_NOR_                          8
     $_NOT_                         21
     $_OAI4_                        15
     $_ORNOT_                        6
     $_OR_                          17
     $_XNOR_                         7
     $_XOR_                          6
     $paramod\ashift_mod\NUM=4       1
     $paramod\crc_eval3\WCODE=4\WPOLY=3      1
     $paramod\crc_eval4\WCODE=4\WPOLY=4      1
     $paramod\gray_mod\NUM=4         1
     $paramod\lshift_mod\NUM=4       1
     $paramod\nand_mod\NUM=4         1
     $paramod\nkb2onehot_mod\NUM=4      1
     $paramod\nkb2therm_mod\NUM=4      1
     $paramod\sum_one_mod\NUM=4      1
     $paramod\u1_2_u2_mod\NUM=4      1
     $paramod\xor_mod\NUM=4          1

=== gray_mod ===

   Number of wires:                  2
   Number of wire bits:              8
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_XOR_                          3

=== lshift_mod ===

   Number of wires:                  2
   Number of wire bits:              6
   Number of public wires:           2
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== nand_mod ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_NAND_                         3

=== nkb2onehot_mod ===

   Number of wires:                 11
   Number of wire bits:             59
   Number of public wires:           3
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     $_ANDNOT_                      13
     $_AND_                          5
     $_NAND_                         1
     $_NOR_                          2
     $_ORNOT_                        2

=== nkb2therm_mod ===

   Number of wires:                 18
   Number of wire bits:             66
   Number of public wires:           3
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $_ANDNOT_                       8
     $_AND_                          2
     $_AOI3_                         4
     $_MUX_                          1
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          3
     $_OAI3_                         4
     $_OR_                           5

=== shifter ===

   Number of wires:                 30
   Number of wire bits:            106
   Number of public wires:          10
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     $_DFF_PN0_                     20
     $_MUX_                         40

=== spi_exe_unit_2 ===

   Number of wires:                 91
   Number of wire bits:            182
   Number of public wires:          30
   Number of public wire bits:     121
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $_ANDNOT_                      29
     $_AND_                          2
     $_AOI3_                         4
     $_AOI4_                         1
     $_DFF_NN0_                     21
     $_DFF_NN1_                      4
     $_MUX_                         20
     $_NAND_                         2
     $_NOR_                          4
     $_NOT_                         20
     $_OAI3_                         6
     $_OAI4_                        10
     $_ORNOT_                        4
     $_OR_                           7
     $paramod\exe_unit\M=4\N=4       1
     $paramod\shifter\N=20           1
     $paramod\watchdog\N=5           1

=== sum_one_mod ===

   Number of wires:                 13
   Number of wire bits:             50
   Number of public wires:           5
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $_MUX_                          1
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           1
     $_XNOR_                         2
     $_XOR_                          2

=== u1_2_u2_mod ===

   Number of wires:                  6
   Number of wire bits:             12
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_AND_                          1
     $_AOI3_                         1
     $_MUX_                          2
     $_NOT_                          1
     $_XOR_                          3

=== watchdog ===

   Number of wires:                 74
   Number of wire bits:            129
   Number of public wires:           9
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $_ANDNOT_                      11
     $_AOI3_                         2
     $_DFF_PN0_                     24
     $_MUX_                         36
     $_NAND_                         1
     $_NOR_                         10
     $_NOT_                          4
     $_OAI3_                         3
     $_ORNOT_                        1
     $_OR_                          11
     $_XNOR_                         1
     $_XOR_                         10

=== xor_mod ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_XOR_                          3

16.27. Executing CHECK pass (checking for obvious problems).
checking module $paramod\ashift_mod\NUM=4..
checking module $paramod\crc_eval3\WCODE=4\WPOLY=3..
checking module $paramod\crc_eval4\WCODE=4\WPOLY=4..
checking module $paramod\exe_unit\M=4\N=4..
checking module $paramod\gray_mod\NUM=4..
checking module $paramod\lshift_mod\NUM=4..
checking module $paramod\nand_mod\NUM=4..
checking module $paramod\nkb2onehot_mod\NUM=4..
checking module $paramod\nkb2therm_mod\NUM=4..
checking module $paramod\shifter\N=20..
checking module $paramod\sum_one_mod\NUM=4..
checking module $paramod\u1_2_u2_mod\NUM=4..
checking module $paramod\watchdog\N=5..
checking module $paramod\xor_mod\NUM=4..
checking module ashift_mod..
checking module crc_eval3..
checking module crc_eval4..
checking module exe_unit..
checking module gray_mod..
checking module lshift_mod..
checking module nand_mod..
checking module nkb2onehot_mod..
checking module nkb2therm_mod..
checking module shifter..
checking module spi_exe_unit_2..
checking module sum_one_mod..
checking module u1_2_u2_mod..
checking module watchdog..
checking module xor_mod..
found and reported 0 problems.

17. Executing ABC pass (technology mapping using ABC).

17.1. Extracting gate netlist of module `$paramod\ashift_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

17.2. Extracting gate netlist of module `$paramod\crc_eval3\WCODE=4\WPOLY=3' to `<abc-temp-dir>/input.blif'..
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

17.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        2
Removing temp directory.

17.3. Extracting gate netlist of module `$paramod\crc_eval4\WCODE=4\WPOLY=4' to `<abc-temp-dir>/input.blif'..
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 3 outputs.

17.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        6
ABC RESULTS:               XOR cells:        6
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        3
Removing temp directory.

17.4. Extracting gate netlist of module `$paramod\exe_unit\M=4\N=4' to `<abc-temp-dir>/input.blif'..
Extracted 124 gates and 177 wires to a netlist network with 53 inputs and 8 outputs.

17.4.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       83
ABC RESULTS:               NOT cells:       44
ABC RESULTS:                OR cells:       61
ABC RESULTS:               XOR cells:        9
ABC RESULTS:        internal signals:      116
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:        8
Removing temp directory.

17.5. Extracting gate netlist of module `$paramod\gray_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 3 outputs.

17.5.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.5.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

17.6. Extracting gate netlist of module `$paramod\lshift_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

17.7. Extracting gate netlist of module `$paramod\nand_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 4 gates and 12 wires to a netlist network with 8 inputs and 4 outputs.

17.7.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.7.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOT cells:        4
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

17.8. Extracting gate netlist of module `$paramod\nkb2onehot_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 23 gates and 27 wires to a netlist network with 4 inputs and 15 outputs.

17.8.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       23
ABC RESULTS:               NOT cells:        4
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:       15
Removing temp directory.

17.9. Extracting gate netlist of module `$paramod\nkb2therm_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 30 gates and 34 wires to a netlist network with 4 inputs and 15 outputs.

17.9.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       11
ABC RESULTS:               BUF cells:        1
ABC RESULTS:                OR cells:       11
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:       15
Removing temp directory.

17.10. Extracting gate netlist of module `$paramod\shifter\N=20' to `<abc-temp-dir>/input.blif'..
Extracted 40 gates and 83 wires to a netlist network with 43 inputs and 20 outputs.

17.10.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.10.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       60
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:       60
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       43
ABC RESULTS:          output signals:       20
Removing temp directory.

17.11. Extracting gate netlist of module `$paramod\sum_one_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 54 gates and 62 wires to a netlist network with 8 inputs and 4 outputs.

17.11.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.11.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       18
ABC RESULTS:               NOT cells:        6
ABC RESULTS:                OR cells:       13
ABC RESULTS:               XOR cells:        8
ABC RESULTS:        internal signals:       50
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

17.12. Extracting gate netlist of module `$paramod\u1_2_u2_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 4 outputs.

17.12.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.12.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        5
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

17.13. Extracting gate netlist of module `$paramod\watchdog\N=5' to `<abc-temp-dir>/input.blif'..
Extracted 35 gates and 51 wires to a netlist network with 16 inputs and 11 outputs.

17.13.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.13.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       25
ABC RESULTS:               NOT cells:        5
ABC RESULTS:                OR cells:       25
ABC RESULTS:               XOR cells:        1
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       11
Removing temp directory.

17.14. Extracting gate netlist of module `$paramod\xor_mod\NUM=4' to `<abc-temp-dir>/input.blif'..
Extracted 4 gates and 12 wires to a netlist network with 8 inputs and 4 outputs.

17.14.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.14.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:        4
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

17.15. Extracting gate netlist of module `\ashift_mod' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

17.16. Extracting gate netlist of module `\crc_eval3' to `<abc-temp-dir>/input.blif'..
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

17.16.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.16.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        2
Removing temp directory.

17.17. Extracting gate netlist of module `\crc_eval4' to `<abc-temp-dir>/input.blif'..
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 3 outputs.

17.17.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.17.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        6
ABC RESULTS:               XOR cells:        6
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        3
Removing temp directory.

17.18. Extracting gate netlist of module `\exe_unit' to `<abc-temp-dir>/input.blif'..
Extracted 124 gates and 177 wires to a netlist network with 53 inputs and 8 outputs.

17.18.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.18.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       83
ABC RESULTS:               NOT cells:       44
ABC RESULTS:                OR cells:       61
ABC RESULTS:               XOR cells:        9
ABC RESULTS:        internal signals:      116
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:        8
Removing temp directory.

17.19. Extracting gate netlist of module `\gray_mod' to `<abc-temp-dir>/input.blif'..
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 3 outputs.

17.19.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.19.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

17.20. Extracting gate netlist of module `\lshift_mod' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

17.21. Extracting gate netlist of module `\nand_mod' to `<abc-temp-dir>/input.blif'..
Extracted 3 gates and 9 wires to a netlist network with 6 inputs and 3 outputs.

17.21.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.21.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

17.22. Extracting gate netlist of module `\nkb2onehot_mod' to `<abc-temp-dir>/input.blif'..
Extracted 23 gates and 27 wires to a netlist network with 4 inputs and 15 outputs.

17.22.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.22.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       23
ABC RESULTS:               NOT cells:        4
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:       15
Removing temp directory.

17.23. Extracting gate netlist of module `\nkb2therm_mod' to `<abc-temp-dir>/input.blif'..
Extracted 30 gates and 34 wires to a netlist network with 4 inputs and 15 outputs.

17.23.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.23.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       11
ABC RESULTS:               BUF cells:        1
ABC RESULTS:                OR cells:       11
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:       15
Removing temp directory.

17.24. Extracting gate netlist of module `\shifter' to `<abc-temp-dir>/input.blif'..
Extracted 40 gates and 83 wires to a netlist network with 43 inputs and 20 outputs.

17.24.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.24.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       60
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:       60
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       43
ABC RESULTS:          output signals:       20
Removing temp directory.

17.25. Extracting gate netlist of module `\spi_exe_unit_2' to `<abc-temp-dir>/input.blif'..
Extracted 109 gates and 166 wires to a netlist network with 57 inputs and 48 outputs.

17.25.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.25.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       81
ABC RESULTS:               NOT cells:        7
ABC RESULTS:                OR cells:       38
ABC RESULTS:              ZERO cells:        1
ABC RESULTS:        internal signals:       61
ABC RESULTS:           input signals:       57
ABC RESULTS:          output signals:       48
Removing temp directory.

17.26. Extracting gate netlist of module `\sum_one_mod' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 2 outputs.

17.26.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.26.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        7
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        5
ABC RESULTS:               XOR cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        2
Removing temp directory.

17.27. Extracting gate netlist of module `\u1_2_u2_mod' to `<abc-temp-dir>/input.blif'..
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 4 outputs.

17.27.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.27.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        5
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

17.28. Extracting gate netlist of module `\watchdog' to `<abc-temp-dir>/input.blif'..
Extracted 90 gates and 127 wires to a netlist network with 37 inputs and 25 outputs.

17.28.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.28.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       46
ABC RESULTS:               NOT cells:       12
ABC RESULTS:                OR cells:       60
ABC RESULTS:               XOR cells:        8
ABC RESULTS:        internal signals:       65
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       25
Removing temp directory.

17.29. Extracting gate netlist of module `\xor_mod' to `<abc-temp-dir>/input.blif'..
Extracted 3 gates and 9 wires to a netlist network with 6 inputs and 3 outputs.

17.29.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.29.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\ashift_mod\NUM=4..
Finding unused cells or wires in module $paramod\crc_eval3\WCODE=4\WPOLY=3..
Finding unused cells or wires in module $paramod\crc_eval4\WCODE=4\WPOLY=4..
Finding unused cells or wires in module $paramod\exe_unit\M=4\N=4..
Finding unused cells or wires in module $paramod\gray_mod\NUM=4..
Finding unused cells or wires in module $paramod\lshift_mod\NUM=4..
Finding unused cells or wires in module $paramod\nand_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2onehot_mod\NUM=4..
Finding unused cells or wires in module $paramod\nkb2therm_mod\NUM=4..
Finding unused cells or wires in module $paramod\shifter\N=20..
Finding unused cells or wires in module $paramod\sum_one_mod\NUM=4..
Finding unused cells or wires in module $paramod\u1_2_u2_mod\NUM=4..
Finding unused cells or wires in module $paramod\watchdog\N=5..
Finding unused cells or wires in module $paramod\xor_mod\NUM=4..
Finding unused cells or wires in module \ashift_mod..
Finding unused cells or wires in module \crc_eval3..
Finding unused cells or wires in module \crc_eval4..
Finding unused cells or wires in module \exe_unit..
Finding unused cells or wires in module \gray_mod..
Finding unused cells or wires in module \lshift_mod..
Finding unused cells or wires in module \nand_mod..
Finding unused cells or wires in module \nkb2onehot_mod..
Finding unused cells or wires in module \nkb2therm_mod..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_exe_unit_2..
Finding unused cells or wires in module \sum_one_mod..
Finding unused cells or wires in module \u1_2_u2_mod..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \xor_mod..
Removed 0 unused cells and 1214 unused wires.
<suppressed ~25 debug messages>

19. Executing FLATTEN pass (flatten design).
Using template $paramod\xor_mod\NUM=4 for cells of type $paramod\xor_mod\NUM=4.
Using template $paramod\nand_mod\NUM=4 for cells of type $paramod\nand_mod\NUM=4.
Using template $paramod\lshift_mod\NUM=4 for cells of type $paramod\lshift_mod\NUM=4.
Using template $paramod\ashift_mod\NUM=4 for cells of type $paramod\ashift_mod\NUM=4.
Using template $paramod\gray_mod\NUM=4 for cells of type $paramod\gray_mod\NUM=4.
Using template $paramod\u1_2_u2_mod\NUM=4 for cells of type $paramod\u1_2_u2_mod\NUM=4.
Using template $paramod\sum_one_mod\NUM=4 for cells of type $paramod\sum_one_mod\NUM=4.
Using template $paramod\nkb2therm_mod\NUM=4 for cells of type $paramod\nkb2therm_mod\NUM=4.
Using template $paramod\nkb2onehot_mod\NUM=4 for cells of type $paramod\nkb2onehot_mod\NUM=4.
Using template $paramod\crc_eval3\WCODE=4\WPOLY=3 for cells of type $paramod\crc_eval3\WCODE=4\WPOLY=3.
Using template $paramod\crc_eval4\WCODE=4\WPOLY=4 for cells of type $paramod\crc_eval4\WCODE=4\WPOLY=4.
Using template $paramod\shifter\N=20 for cells of type $paramod\shifter\N=20.
Using template $paramod\watchdog\N=5 for cells of type $paramod\watchdog\N=5.
Using template $paramod\exe_unit\M=4\N=4 for cells of type $paramod\exe_unit\M=4\N=4.
<suppressed ~25 debug messages>
No more expansions possible.

20. Executing Verilog backend.
Dumping module `\spi_exe_unit_2_rtl'.

Warnings: 6 unique messages, 10 total
End of script. Logfile hash: 0a683b7bb6
CPU: user 1.54s system 0.01s, MEM: 36.76 MB total, 29.89 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 20% 19x opt_expr (0 sec), 18% 22x opt_clean (0 sec), ...
