Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Nov 22 19:01:17 2024
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (8)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: divider_1khz/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.040        0.000                      0                  183        0.145        0.000                      0                  183        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.040        0.000                      0                  183        0.145        0.000                      0                  183        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 lifo_module/stack_reg[sp][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lifo_module/data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.178ns (30.054%)  route 2.742ns (69.946%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.713     5.316    lifo_module/CLK
    SLICE_X6Y81          FDRE                                         r  lifo_module/stack_reg[sp][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  lifo_module/stack_reg[sp][0]/Q
                         net (fo=24, routed)          1.804     7.637    lifo_module/Q[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     7.761 r  lifo_module/data_out[1]_i_3/O
                         net (fo=1, routed)           0.000     7.761    lifo_module/data_out[1]_i_3_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I0_O)      0.238     7.999 r  lifo_module/data_out_reg[1]_i_2/O
                         net (fo=1, routed)           0.938     8.937    lifo_module/stack__0[1]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.298     9.235 r  lifo_module/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     9.235    lifo_module/data_out[1]_i_1_n_0
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.598    15.021    lifo_module/CLK
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y83          FDCE (Setup_fdce_C_D)        0.031    15.275    lifo_module/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 divider_1khz/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1khz/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.766ns (23.227%)  route 2.532ns (76.773%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.707     5.310    divider_1khz/CLK
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  divider_1khz/counter_reg[14]/Q
                         net (fo=4, routed)           1.008     6.836    divider_1khz/counter_reg[14]
    SLICE_X5Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.960 f  divider_1khz/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.670     7.630    divider_1khz/counter[0]_i_3__1_n_0
    SLICE_X5Y75          LUT5 (Prop_lut5_I1_O)        0.124     7.754 r  divider_1khz/counter[0]_i_1__1/O
                         net (fo=16, routed)          0.854     8.608    divider_1khz/counter[0]_i_1__1_n_0
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.589    15.012    divider_1khz/CLK
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[12]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X6Y77          FDRE (Setup_fdre_C_R)       -0.524    14.750    divider_1khz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 divider_1khz/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1khz/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.766ns (23.227%)  route 2.532ns (76.773%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.707     5.310    divider_1khz/CLK
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  divider_1khz/counter_reg[14]/Q
                         net (fo=4, routed)           1.008     6.836    divider_1khz/counter_reg[14]
    SLICE_X5Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.960 f  divider_1khz/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.670     7.630    divider_1khz/counter[0]_i_3__1_n_0
    SLICE_X5Y75          LUT5 (Prop_lut5_I1_O)        0.124     7.754 r  divider_1khz/counter[0]_i_1__1/O
                         net (fo=16, routed)          0.854     8.608    divider_1khz/counter[0]_i_1__1_n_0
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.589    15.012    divider_1khz/CLK
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[13]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X6Y77          FDRE (Setup_fdre_C_R)       -0.524    14.750    divider_1khz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 divider_1khz/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1khz/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.766ns (23.227%)  route 2.532ns (76.773%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.707     5.310    divider_1khz/CLK
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  divider_1khz/counter_reg[14]/Q
                         net (fo=4, routed)           1.008     6.836    divider_1khz/counter_reg[14]
    SLICE_X5Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.960 f  divider_1khz/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.670     7.630    divider_1khz/counter[0]_i_3__1_n_0
    SLICE_X5Y75          LUT5 (Prop_lut5_I1_O)        0.124     7.754 r  divider_1khz/counter[0]_i_1__1/O
                         net (fo=16, routed)          0.854     8.608    divider_1khz/counter[0]_i_1__1_n_0
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.589    15.012    divider_1khz/CLK
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[14]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X6Y77          FDRE (Setup_fdre_C_R)       -0.524    14.750    divider_1khz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 divider_1khz/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1khz/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.766ns (23.227%)  route 2.532ns (76.773%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.707     5.310    divider_1khz/CLK
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  divider_1khz/counter_reg[14]/Q
                         net (fo=4, routed)           1.008     6.836    divider_1khz/counter_reg[14]
    SLICE_X5Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.960 f  divider_1khz/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.670     7.630    divider_1khz/counter[0]_i_3__1_n_0
    SLICE_X5Y75          LUT5 (Prop_lut5_I1_O)        0.124     7.754 r  divider_1khz/counter[0]_i_1__1/O
                         net (fo=16, routed)          0.854     8.608    divider_1khz/counter[0]_i_1__1_n_0
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.589    15.012    divider_1khz/CLK
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[15]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X6Y77          FDRE (Setup_fdre_C_R)       -0.524    14.750    divider_1khz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 lifo_module/stack_reg[sp][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lifo_module/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 1.181ns (30.937%)  route 2.636ns (69.063%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.713     5.316    lifo_module/CLK
    SLICE_X6Y81          FDRE                                         r  lifo_module/stack_reg[sp][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  lifo_module/stack_reg[sp][0]/Q
                         net (fo=24, routed)          1.815     7.648    lifo_module/Q[0]
    SLICE_X2Y82          LUT6 (Prop_lut6_I4_O)        0.124     7.772 r  lifo_module/data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     7.772    lifo_module/data_out[0]_i_3_n_0
    SLICE_X2Y82          MUXF7 (Prop_muxf7_I0_O)      0.241     8.013 r  lifo_module/data_out_reg[0]_i_2/O
                         net (fo=1, routed)           0.822     8.835    lifo_module/stack__0[0]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.298     9.133 r  lifo_module/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     9.133    lifo_module/data_out[0]_i_1_n_0
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.598    15.021    lifo_module/CLK
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y83          FDCE (Setup_fdce_C_D)        0.032    15.276    lifo_module/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 divider_1khz/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1khz/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.766ns (24.245%)  route 2.393ns (75.755%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.707     5.310    divider_1khz/CLK
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  divider_1khz/counter_reg[14]/Q
                         net (fo=4, routed)           1.008     6.836    divider_1khz/counter_reg[14]
    SLICE_X5Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.960 f  divider_1khz/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.670     7.630    divider_1khz/counter[0]_i_3__1_n_0
    SLICE_X5Y75          LUT5 (Prop_lut5_I1_O)        0.124     7.754 r  divider_1khz/counter[0]_i_1__1/O
                         net (fo=16, routed)          0.715     8.469    divider_1khz/counter[0]_i_1__1_n_0
    SLICE_X6Y76          FDRE                                         r  divider_1khz/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.588    15.011    divider_1khz/CLK
    SLICE_X6Y76          FDRE                                         r  divider_1khz/counter_reg[10]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    14.727    divider_1khz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 divider_1khz/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1khz/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.766ns (24.245%)  route 2.393ns (75.755%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.707     5.310    divider_1khz/CLK
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  divider_1khz/counter_reg[14]/Q
                         net (fo=4, routed)           1.008     6.836    divider_1khz/counter_reg[14]
    SLICE_X5Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.960 f  divider_1khz/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.670     7.630    divider_1khz/counter[0]_i_3__1_n_0
    SLICE_X5Y75          LUT5 (Prop_lut5_I1_O)        0.124     7.754 r  divider_1khz/counter[0]_i_1__1/O
                         net (fo=16, routed)          0.715     8.469    divider_1khz/counter[0]_i_1__1_n_0
    SLICE_X6Y76          FDRE                                         r  divider_1khz/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.588    15.011    divider_1khz/CLK
    SLICE_X6Y76          FDRE                                         r  divider_1khz/counter_reg[11]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    14.727    divider_1khz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 divider_1khz/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1khz/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.766ns (24.245%)  route 2.393ns (75.755%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.707     5.310    divider_1khz/CLK
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  divider_1khz/counter_reg[14]/Q
                         net (fo=4, routed)           1.008     6.836    divider_1khz/counter_reg[14]
    SLICE_X5Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.960 f  divider_1khz/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.670     7.630    divider_1khz/counter[0]_i_3__1_n_0
    SLICE_X5Y75          LUT5 (Prop_lut5_I1_O)        0.124     7.754 r  divider_1khz/counter[0]_i_1__1/O
                         net (fo=16, routed)          0.715     8.469    divider_1khz/counter[0]_i_1__1_n_0
    SLICE_X6Y76          FDRE                                         r  divider_1khz/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.588    15.011    divider_1khz/CLK
    SLICE_X6Y76          FDRE                                         r  divider_1khz/counter_reg[8]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    14.727    divider_1khz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 divider_1khz/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1khz/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.766ns (24.245%)  route 2.393ns (75.755%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.707     5.310    divider_1khz/CLK
    SLICE_X6Y77          FDRE                                         r  divider_1khz/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  divider_1khz/counter_reg[14]/Q
                         net (fo=4, routed)           1.008     6.836    divider_1khz/counter_reg[14]
    SLICE_X5Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.960 f  divider_1khz/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.670     7.630    divider_1khz/counter[0]_i_3__1_n_0
    SLICE_X5Y75          LUT5 (Prop_lut5_I1_O)        0.124     7.754 r  divider_1khz/counter[0]_i_1__1/O
                         net (fo=16, routed)          0.715     8.469    divider_1khz/counter[0]_i_1__1_n_0
    SLICE_X6Y76          FDRE                                         r  divider_1khz/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.588    15.011    divider_1khz/CLK
    SLICE_X6Y76          FDRE                                         r  divider_1khz/counter_reg[9]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    14.727    divider_1khz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 push_debounce/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            push_edge_det/signal_in_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.515    push_debounce/CLK
    SLICE_X7Y81          FDRE                                         r  push_debounce/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  push_debounce/btn_out_reg/Q
                         net (fo=4, routed)           0.079     1.735    push_edge_det/push_reg
    SLICE_X7Y81          FDRE                                         r  push_edge_det/signal_in_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     2.030    push_edge_det/CLK
    SLICE_X7Y81          FDRE                                         r  push_edge_det/signal_in_d_reg/C
                         clock pessimism             -0.514     1.515    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.075     1.590    push_edge_det/signal_in_d_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pop_debounce/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pop_debounce/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.562%)  route 0.116ns (38.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.513    pop_debounce/CLK
    SLICE_X4Y79          FDRE                                         r  pop_debounce/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  pop_debounce/counter_reg[15]/Q
                         net (fo=2, routed)           0.116     1.770    pop_debounce/counter_reg[15]
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  pop_debounce/btn_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.815    pop_debounce/btn_out_i_1__0_n_0
    SLICE_X6Y79          FDRE                                         r  pop_debounce/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.863     2.028    pop_debounce/CLK
    SLICE_X6Y79          FDRE                                         r  pop_debounce/btn_out_reg/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y79          FDRE (Hold_fdre_C_D)         0.120     1.647    pop_debounce/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 push_edge_det/signal_in_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            push_edge_det/pulse_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.515    push_edge_det/CLK
    SLICE_X7Y81          FDRE                                         r  push_edge_det/signal_in_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 f  push_edge_det/signal_in_d_reg/Q
                         net (fo=1, routed)           0.053     1.697    push_debounce/signal_in_d
    SLICE_X7Y81          LUT2 (Prop_lut2_I1_O)        0.099     1.796 r  push_debounce/pulse_out_i_1/O
                         net (fo=1, routed)           0.000     1.796    push_edge_det/pulse_out_reg_0
    SLICE_X7Y81          FDRE                                         r  push_edge_det/pulse_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     2.030    push_edge_det/CLK
    SLICE_X7Y81          FDRE                                         r  push_edge_det/pulse_out_reg/C
                         clock pessimism             -0.514     1.515    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.092     1.607    push_edge_det/pulse_out_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pop_edge_det/signal_in_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pop_edge_det/pulse_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.595     1.514    pop_edge_det/CLK
    SLICE_X4Y80          FDRE                                         r  pop_edge_det/signal_in_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.128     1.642 f  pop_edge_det/signal_in_d_reg/Q
                         net (fo=1, routed)           0.062     1.704    pop_debounce/signal_in_d
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.099     1.803 r  pop_debounce/pulse_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    pop_edge_det/pulse_out_reg_0
    SLICE_X4Y80          FDRE                                         r  pop_edge_det/pulse_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.864     2.029    pop_edge_det/CLK
    SLICE_X4Y80          FDRE                                         r  pop_edge_det/pulse_out_reg/C
                         clock pessimism             -0.514     1.514    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.091     1.605    pop_edge_det/pulse_out_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 push_edge_det/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lifo_module/stack_reg[sp][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.229%)  route 0.163ns (46.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.515    push_edge_det/CLK
    SLICE_X7Y81          FDRE                                         r  push_edge_det/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  push_edge_det/pulse_out_reg/Q
                         net (fo=14, routed)          0.163     1.820    lifo_module/push_edge
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.045     1.865 r  lifo_module/stack[sp][3]_i_2/O
                         net (fo=1, routed)           0.000     1.865    lifo_module/stack[sp][3]_i_2_n_0
    SLICE_X6Y81          FDRE                                         r  lifo_module/stack_reg[sp][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     2.030    lifo_module/CLK
    SLICE_X6Y81          FDRE                                         r  lifo_module/stack_reg[sp][3]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.121     1.649    lifo_module/stack_reg[sp][3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 lifo_module/stack_reg[empty]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lifo_module/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.515    lifo_module/CLK
    SLICE_X0Y80          FDRE                                         r  lifo_module/stack_reg[empty]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  lifo_module/stack_reg[empty]/Q
                         net (fo=8, routed)           0.144     1.801    lifo_module/LED16_G_OBUF
    SLICE_X1Y80          LUT6 (Prop_lut6_I3_O)        0.045     1.846 r  lifo_module/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.846    lifo_module/data_out[3]_i_1_n_0
    SLICE_X1Y80          FDCE                                         r  lifo_module/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.867     2.032    lifo_module/CLK
    SLICE_X1Y80          FDCE                                         r  lifo_module/data_out_reg[3]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X1Y80          FDCE (Hold_fdce_C_D)         0.091     1.619    lifo_module/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 pop_debounce/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pop_edge_det/signal_in_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.860%)  route 0.186ns (53.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.513    pop_debounce/CLK
    SLICE_X6Y79          FDRE                                         r  pop_debounce/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  pop_debounce/btn_out_reg/Q
                         net (fo=4, routed)           0.186     1.863    pop_edge_det/pop_reg
    SLICE_X4Y80          FDRE                                         r  pop_edge_det/signal_in_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.864     2.029    pop_edge_det/CLK
    SLICE_X4Y80          FDRE                                         r  pop_edge_det/signal_in_d_reg/C
                         clock pessimism             -0.500     1.528    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.075     1.603    pop_edge_det/signal_in_d_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 push_debounce/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            push_debounce/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.595     1.514    push_debounce/CLK
    SLICE_X5Y80          FDRE                                         r  push_debounce/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  push_debounce/counter_reg[11]/Q
                         net (fo=3, routed)           0.119     1.775    push_debounce/counter_reg[11]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  push_debounce/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.883    push_debounce/counter_reg[8]_i_1__0_n_4
    SLICE_X5Y80          FDRE                                         r  push_debounce/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.864     2.029    push_debounce/CLK
    SLICE_X5Y80          FDRE                                         r  push_debounce/counter_reg[11]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.105     1.619    push_debounce/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 push_debounce/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            push_debounce/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.515    push_debounce/CLK
    SLICE_X5Y81          FDRE                                         r  push_debounce/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  push_debounce/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.777    push_debounce/counter_reg[15]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  push_debounce/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.885    push_debounce/counter_reg[12]_i_1__0_n_4
    SLICE_X5Y81          FDRE                                         r  push_debounce/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     2.030    push_debounce/CLK
    SLICE_X5Y81          FDRE                                         r  push_debounce/counter_reg[15]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.105     1.620    push_debounce/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 push_debounce/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            push_debounce/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.593     1.512    push_debounce/CLK
    SLICE_X5Y78          FDRE                                         r  push_debounce/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  push_debounce/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.774    push_debounce/counter_reg[3]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  push_debounce/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.882    push_debounce/counter_reg[0]_i_2__0_n_4
    SLICE_X5Y78          FDRE                                         r  push_debounce/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.862     2.027    push_debounce/CLK
    SLICE_X5Y78          FDRE                                         r  push_debounce/counter_reg[3]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.105     1.617    push_debounce/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     divider_1khz/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y74     divider_1khz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y76     divider_1khz/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y76     divider_1khz/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     divider_1khz/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     divider_1khz/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     divider_1khz/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     divider_1khz/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y74     divider_1khz/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     divider_1khz/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     divider_1khz/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     divider_1khz/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     divider_1khz/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     divider_1khz/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     divider_1khz/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     divider_1khz/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     divider_1khz/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     divider_1khz/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     divider_1khz/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     divider_1khz/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     divider_1khz/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     divider_1khz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     divider_1khz/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     divider_1khz/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     divider_1khz/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     divider_1khz/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     divider_1khz/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     divider_1khz/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     divider_1khz/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_module/digit_select_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.898ns  (logic 4.297ns (43.406%)  route 5.602ns (56.594%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[2]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  display_module/digit_select_reg[2]/Q
                         net (fo=14, routed)          0.732     1.210    display_module/Q[2]
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.301     1.511 r  display_module/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.870     6.381    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.898 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.898    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.711ns  (logic 4.960ns (51.076%)  route 4.751ns (48.924%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[1]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_module/digit_select_reg[1]/Q
                         net (fo=19, routed)          0.905     1.423    lifo_module/CE_OBUF_inst_i_1_0[1]
    SLICE_X2Y82          LUT6 (Prop_lut6_I2_O)        0.124     1.547 r  lifo_module/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     1.547    lifo_module/CA_OBUF_inst_i_11_n_0
    SLICE_X2Y82          MUXF7 (Prop_muxf7_I1_O)      0.214     1.761 r  lifo_module/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.279     3.039    lifo_module/sel0[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.325     3.364 r  lifo_module/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.568     5.932    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.779     9.711 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     9.711    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.630ns  (logic 4.708ns (48.896%)  route 4.921ns (51.104%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[1]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_module/digit_select_reg[1]/Q
                         net (fo=19, routed)          0.905     1.423    lifo_module/CE_OBUF_inst_i_1_0[1]
    SLICE_X2Y82          LUT6 (Prop_lut6_I2_O)        0.124     1.547 r  lifo_module/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     1.547    lifo_module/CA_OBUF_inst_i_11_n_0
    SLICE_X2Y82          MUXF7 (Prop_muxf7_I1_O)      0.214     1.761 r  lifo_module/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.279     3.039    lifo_module/sel0[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.297     3.336 r  lifo_module/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.738     6.074    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.630 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     9.630    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.361ns  (logic 4.780ns (51.066%)  route 4.581ns (48.934%))
  Logic Levels:           4  (FDRE=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[2]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  display_module/digit_select_reg[2]/Q
                         net (fo=14, routed)          0.896     1.374    lifo_module/CE_OBUF_inst_i_1_0[2]
    SLICE_X3Y82          MUXF7 (Prop_muxf7_S_O)       0.453     1.827 r  lifo_module/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.825     2.651    lifo_module/sel0[1]
    SLICE_X0Y81          LUT4 (Prop_lut4_I3_O)        0.299     2.950 r  lifo_module/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.860     5.811    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.361 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.361    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.132ns  (logic 4.646ns (50.877%)  route 4.486ns (49.123%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[1]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_module/digit_select_reg[1]/Q
                         net (fo=19, routed)          0.905     1.423    lifo_module/CE_OBUF_inst_i_1_0[1]
    SLICE_X2Y82          LUT6 (Prop_lut6_I2_O)        0.124     1.547 f  lifo_module/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     1.547    lifo_module/CA_OBUF_inst_i_11_n_0
    SLICE_X2Y82          MUXF7 (Prop_muxf7_I1_O)      0.214     1.761 f  lifo_module/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.271     3.032    lifo_module/sel0[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.297     3.329 r  lifo_module/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.310     5.639    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.132 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     9.132    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 4.714ns (52.194%)  route 4.317ns (47.806%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[1]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_module/digit_select_reg[1]/Q
                         net (fo=19, routed)          0.905     1.423    lifo_module/CE_OBUF_inst_i_1_0[1]
    SLICE_X2Y82          LUT6 (Prop_lut6_I2_O)        0.124     1.547 r  lifo_module/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     1.547    lifo_module/CA_OBUF_inst_i_11_n_0
    SLICE_X2Y82          MUXF7 (Prop_muxf7_I1_O)      0.214     1.761 r  lifo_module/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.106     2.867    lifo_module/sel0[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.297     3.164 r  lifo_module/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.306     5.470    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.031 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     9.031    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.997ns  (logic 4.922ns (54.709%)  route 4.075ns (45.291%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[1]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_module/digit_select_reg[1]/Q
                         net (fo=19, routed)          0.905     1.423    lifo_module/CE_OBUF_inst_i_1_0[1]
    SLICE_X2Y82          LUT6 (Prop_lut6_I2_O)        0.124     1.547 r  lifo_module/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     1.547    lifo_module/CA_OBUF_inst_i_11_n_0
    SLICE_X2Y82          MUXF7 (Prop_muxf7_I1_O)      0.214     1.761 r  lifo_module/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.106     2.867    lifo_module/sel0[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.326     3.193 r  lifo_module/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.064     5.257    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.740     8.997 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     8.997    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.994ns  (logic 4.923ns (54.734%)  route 4.071ns (45.266%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[1]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_module/digit_select_reg[1]/Q
                         net (fo=19, routed)          0.905     1.423    lifo_module/CE_OBUF_inst_i_1_0[1]
    SLICE_X2Y82          LUT6 (Prop_lut6_I2_O)        0.124     1.547 r  lifo_module/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     1.547    lifo_module/CA_OBUF_inst_i_11_n_0
    SLICE_X2Y82          MUXF7 (Prop_muxf7_I1_O)      0.214     1.761 r  lifo_module/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.271     3.032    lifo_module/sel0[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I3_O)        0.325     3.357 r  lifo_module/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.895     5.252    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.742     8.994 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.994    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.598ns  (logic 4.305ns (50.066%)  route 4.293ns (49.934%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[0]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_module/digit_select_reg[0]/Q
                         net (fo=20, routed)          1.200     1.718    display_module/Q[0]
    SLICE_X1Y81          LUT6 (Prop_lut6_I0_O)        0.124     1.842 f  display_module/DP_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     2.275    lifo_module/DP
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124     2.399 r  lifo_module/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.660     5.059    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.539     8.598 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     8.598    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.453ns  (logic 4.565ns (54.008%)  route 3.888ns (45.992%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[2]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  display_module/digit_select_reg[2]/Q
                         net (fo=14, routed)          1.169     1.647    display_module/Q[2]
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.331     1.978 r  display_module/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.719     4.697    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756     8.453 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.453    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_module/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_module/digit_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.209ns (43.759%)  route 0.269ns (56.241%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[0]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_module/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.269     0.433    display_module/Q[0]
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.478 r  display_module/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     0.478    display_module/digit_select[0]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  display_module/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_module/digit_select_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.207ns (39.464%)  route 0.318ns (60.536%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[1]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_module/digit_select_reg[1]/Q
                         net (fo=19, routed)          0.198     0.362    display_module/Q[1]
    SLICE_X2Y83          LUT3 (Prop_lut3_I1_O)        0.043     0.405 r  display_module/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.119     0.525    display_module/digit_select[2]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  display_module/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_module/digit_select_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.209ns (37.037%)  route 0.355ns (62.963%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[1]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_module/digit_select_reg[1]/Q
                         net (fo=19, routed)          0.203     0.367    display_module/Q[1]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.045     0.412 r  display_module/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.152     0.564    display_module/digit_select[1]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  display_module/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.521ns (68.962%)  route 0.684ns (31.038%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[1]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_module/digit_select_reg[1]/Q
                         net (fo=19, routed)          0.336     0.500    display_module/Q[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.044     0.544 r  display_module/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.348     0.892    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.313     2.205 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.205    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.461ns (63.028%)  route 0.857ns (36.972%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[1]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_module/digit_select_reg[1]/Q
                         net (fo=19, routed)          0.326     0.490    display_module/Q[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.045     0.535 r  display_module/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.531     1.066    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.319 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.319    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.510ns (64.305%)  route 0.838ns (35.695%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[1]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_module/digit_select_reg[1]/Q
                         net (fo=19, routed)          0.203     0.367    display_module/Q[1]
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.048     0.415 r  display_module/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.635     1.050    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     2.349 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.349    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.512ns (61.547%)  route 0.945ns (38.453%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[1]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_module/digit_select_reg[1]/Q
                         net (fo=19, routed)          0.326     0.490    display_module/Q[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.045     0.535 r  display_module/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.619     1.154    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     2.457 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.457    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.462ns (58.217%)  route 1.049ns (41.783%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[1]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_module/digit_select_reg[1]/Q
                         net (fo=19, routed)          0.286     0.450    display_module/Q[1]
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.045     0.495 r  display_module/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.763     1.258    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     2.511 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.511    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.484ns (57.960%)  route 1.076ns (42.040%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[1]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_module/digit_select_reg[1]/Q
                         net (fo=19, routed)          0.336     0.500    display_module/Q[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.045     0.545 r  display_module/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.740     1.285    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.560 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.560    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_module/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.534ns (58.934%)  route 1.069ns (41.066%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_module/digit_select_reg[1]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_module/digit_select_reg[1]/Q
                         net (fo=19, routed)          0.286     0.450    display_module/Q[1]
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.051     0.501 r  display_module/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.783     1.284    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.319     2.603 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.603    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lifo_module/stack_reg[stack_mem][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.840ns  (logic 4.893ns (49.728%)  route 4.946ns (50.272%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    lifo_module/CLK
    SLICE_X3Y81          FDRE                                         r  lifo_module/stack_reg[stack_mem][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  lifo_module/stack_reg[stack_mem][1][0]/Q
                         net (fo=2, routed)           1.100     6.873    lifo_module/stack_reg[stack_mem][1][0]
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.124     6.997 r  lifo_module/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     6.997    lifo_module/CA_OBUF_inst_i_10_n_0
    SLICE_X2Y82          MUXF7 (Prop_muxf7_I0_O)      0.209     7.206 r  lifo_module/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.279     8.485    lifo_module/sel0[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.325     8.810 r  lifo_module/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.568    11.377    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.779    15.156 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    15.156    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/stack_reg[stack_mem][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.758ns  (logic 4.641ns (47.566%)  route 5.117ns (52.434%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    lifo_module/CLK
    SLICE_X3Y81          FDRE                                         r  lifo_module/stack_reg[stack_mem][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  lifo_module/stack_reg[stack_mem][1][0]/Q
                         net (fo=2, routed)           1.100     6.873    lifo_module/stack_reg[stack_mem][1][0]
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.124     6.997 r  lifo_module/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     6.997    lifo_module/CA_OBUF_inst_i_10_n_0
    SLICE_X2Y82          MUXF7 (Prop_muxf7_I0_O)      0.209     7.206 r  lifo_module/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.279     8.485    lifo_module/sel0[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.297     8.782 r  lifo_module/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.738    11.519    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.075 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    15.075    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/stack_reg[stack_mem][2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.464ns  (logic 4.641ns (49.040%)  route 4.823ns (50.960%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.716     5.319    lifo_module/CLK
    SLICE_X0Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  lifo_module/stack_reg[stack_mem][2][1]/Q
                         net (fo=2, routed)           1.138     6.913    lifo_module/stack_reg[stack_mem][2][1]
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.037 r  lifo_module/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     7.037    lifo_module/CA_OBUF_inst_i_12_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I0_O)      0.212     7.249 r  lifo_module/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.825     8.074    lifo_module/sel0[1]
    SLICE_X0Y81          LUT4 (Prop_lut4_I3_O)        0.299     8.373 r  lifo_module/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.860    11.233    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.783 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    14.783    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/stack_reg[stack_mem][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.260ns  (logic 4.579ns (49.448%)  route 4.681ns (50.552%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    lifo_module/CLK
    SLICE_X3Y81          FDRE                                         r  lifo_module/stack_reg[stack_mem][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  lifo_module/stack_reg[stack_mem][1][0]/Q
                         net (fo=2, routed)           1.100     6.873    lifo_module/stack_reg[stack_mem][1][0]
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.124     6.997 f  lifo_module/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     6.997    lifo_module/CA_OBUF_inst_i_10_n_0
    SLICE_X2Y82          MUXF7 (Prop_muxf7_I0_O)      0.209     7.206 f  lifo_module/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.271     8.477    lifo_module/sel0[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.297     8.774 r  lifo_module/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.310    11.084    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.577 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    14.577    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/stack_reg[stack_mem][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.160ns  (logic 4.647ns (50.731%)  route 4.513ns (49.269%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    lifo_module/CLK
    SLICE_X3Y81          FDRE                                         r  lifo_module/stack_reg[stack_mem][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  lifo_module/stack_reg[stack_mem][1][0]/Q
                         net (fo=2, routed)           1.100     6.873    lifo_module/stack_reg[stack_mem][1][0]
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.124     6.997 r  lifo_module/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     6.997    lifo_module/CA_OBUF_inst_i_10_n_0
    SLICE_X2Y82          MUXF7 (Prop_muxf7_I0_O)      0.209     7.206 r  lifo_module/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.106     8.312    lifo_module/sel0[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.297     8.609 r  lifo_module/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.306    10.916    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.476 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    14.476    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/stack_reg[stack_mem][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.126ns  (logic 4.855ns (53.204%)  route 4.270ns (46.796%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    lifo_module/CLK
    SLICE_X3Y81          FDRE                                         r  lifo_module/stack_reg[stack_mem][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  lifo_module/stack_reg[stack_mem][1][0]/Q
                         net (fo=2, routed)           1.100     6.873    lifo_module/stack_reg[stack_mem][1][0]
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.124     6.997 r  lifo_module/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     6.997    lifo_module/CA_OBUF_inst_i_10_n_0
    SLICE_X2Y82          MUXF7 (Prop_muxf7_I0_O)      0.209     7.206 r  lifo_module/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.106     8.312    lifo_module/sel0[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.326     8.638 r  lifo_module/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.064    10.702    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.740    14.443 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    14.443    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/stack_reg[stack_mem][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.122ns  (logic 4.856ns (53.228%)  route 4.267ns (46.772%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    lifo_module/CLK
    SLICE_X3Y81          FDRE                                         r  lifo_module/stack_reg[stack_mem][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  lifo_module/stack_reg[stack_mem][1][0]/Q
                         net (fo=2, routed)           1.100     6.873    lifo_module/stack_reg[stack_mem][1][0]
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.124     6.997 r  lifo_module/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     6.997    lifo_module/CA_OBUF_inst_i_10_n_0
    SLICE_X2Y82          MUXF7 (Prop_muxf7_I0_O)      0.209     7.206 r  lifo_module/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.271     8.477    lifo_module/sel0[0]
    SLICE_X0Y79          LUT4 (Prop_lut4_I3_O)        0.325     8.802 r  lifo_module/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.895    10.697    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.742    14.439 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    14.439    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/stack_reg[sp][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.986ns  (logic 4.381ns (48.750%)  route 4.605ns (51.250%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.715     5.318    lifo_module/CLK
    SLICE_X5Y82          FDRE                                         r  lifo_module/stack_reg[sp][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.419     5.737 r  lifo_module/stack_reg[sp][2]/Q
                         net (fo=18, routed)          1.512     7.248    display_module/DP_OBUF_inst_i_1[2]
    SLICE_X1Y81          LUT6 (Prop_lut6_I2_O)        0.299     7.547 f  display_module/DP_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     7.981    lifo_module/DP
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.105 r  lifo_module/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.660    10.765    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.539    14.304 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    14.304    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.821ns  (logic 4.009ns (58.768%)  route 2.812ns (41.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.717     5.320    lifo_module/CLK
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  lifo_module/data_out_reg[2]/Q
                         net (fo=1, routed)           2.812     8.588    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.141 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.141    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.976ns (60.627%)  route 2.582ns (39.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.717     5.320    lifo_module/CLK
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  lifo_module/data_out_reg[0]/Q
                         net (fo=1, routed)           2.582     8.358    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.878 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.878    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lifo_module/stack_reg[empty]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.363ns (79.858%)  route 0.344ns (20.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.515    lifo_module/CLK
    SLICE_X0Y80          FDRE                                         r  lifo_module/stack_reg[empty]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  lifo_module/stack_reg[empty]/Q
                         net (fo=8, routed)           0.344     2.000    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.222 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000     3.222    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/stack_reg[full]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.359ns (79.359%)  route 0.354ns (20.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.515    lifo_module/CLK
    SLICE_X0Y80          FDRE                                         r  lifo_module/stack_reg[full]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  lifo_module/stack_reg[full]/Q
                         net (fo=15, routed)          0.354     2.010    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.228 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     3.228    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.392ns (79.811%)  route 0.352ns (20.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.515    lifo_module/CLK
    SLICE_X1Y80          FDCE                                         r  lifo_module/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  lifo_module/data_out_reg[3]/Q
                         net (fo=1, routed)           0.352     2.008    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.260 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.260    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.377ns (69.976%)  route 0.591ns (30.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.599     1.518    lifo_module/CLK
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  lifo_module/data_out_reg[1]/Q
                         net (fo=1, routed)           0.591     2.250    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.486 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.486    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.362ns (66.176%)  route 0.696ns (33.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.599     1.518    lifo_module/CLK
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  lifo_module/data_out_reg[0]/Q
                         net (fo=1, routed)           0.696     2.356    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.577 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.577    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.394ns (63.069%)  route 0.816ns (36.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.599     1.518    lifo_module/CLK
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  lifo_module/data_out_reg[2]/Q
                         net (fo=1, routed)           0.816     2.476    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.729 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.729    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/stack_reg[stack_mem][2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.665ns (67.802%)  route 0.791ns (32.198%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.598     1.517    lifo_module/CLK
    SLICE_X0Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  lifo_module/stack_reg[stack_mem][2][2]/Q
                         net (fo=2, routed)           0.064     1.722    lifo_module/stack_reg[stack_mem][2][2]
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  lifo_module/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     1.767    lifo_module/CA_OBUF_inst_i_8_n_0
    SLICE_X1Y82          MUXF7 (Prop_muxf7_I0_O)      0.062     1.829 r  lifo_module/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.238     2.067    lifo_module/sel0[2]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.114     2.181 r  lifo_module/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.489     2.670    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.303     3.973 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.973    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/stack_reg[stack_mem][2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.655ns (65.392%)  route 0.876ns (34.608%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.598     1.517    lifo_module/CLK
    SLICE_X0Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  lifo_module/stack_reg[stack_mem][2][2]/Q
                         net (fo=2, routed)           0.064     1.722    lifo_module/stack_reg[stack_mem][2][2]
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  lifo_module/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     1.767    lifo_module/CA_OBUF_inst_i_8_n_0
    SLICE_X1Y82          MUXF7 (Prop_muxf7_I0_O)      0.062     1.829 r  lifo_module/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.361     2.190    lifo_module/sel0[2]
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.106     2.296 r  lifo_module/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.451     2.747    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.301     4.049 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     4.049    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/stack_reg[stack_mem][2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.617ns (63.689%)  route 0.922ns (36.311%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.598     1.517    lifo_module/CLK
    SLICE_X0Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  lifo_module/stack_reg[stack_mem][2][2]/Q
                         net (fo=2, routed)           0.064     1.722    lifo_module/stack_reg[stack_mem][2][2]
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  lifo_module/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     1.767    lifo_module/CA_OBUF_inst_i_8_n_0
    SLICE_X1Y82          MUXF7 (Prop_muxf7_I0_O)      0.062     1.829 r  lifo_module/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.238     2.067    lifo_module/sel0[2]
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.108     2.175 r  lifo_module/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.620     2.795    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.057 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     4.057    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifo_module/stack_reg[stack_mem][2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.550ns (60.248%)  route 1.023ns (39.752%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.598     1.517    lifo_module/CLK
    SLICE_X0Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  lifo_module/stack_reg[stack_mem][2][2]/Q
                         net (fo=2, routed)           0.064     1.722    lifo_module/stack_reg[stack_mem][2][2]
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  lifo_module/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     1.767    lifo_module/CA_OBUF_inst_i_8_n_0
    SLICE_X1Y82          MUXF7 (Prop_muxf7_I0_O)      0.062     1.829 r  lifo_module/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.361     2.190    lifo_module/sel0[2]
    SLICE_X0Y79          LUT4 (Prop_lut4_I3_O)        0.108     2.298 r  lifo_module/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.598     2.896    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.091 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     4.091    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            lifo_module/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.067ns  (logic 1.648ns (32.528%)  route 3.419ns (67.472%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           1.678     3.202    lifo_module/SW_IBUF[4]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.326 f  lifo_module/stack[stack_mem][0][3]_i_1/O
                         net (fo=42, routed)          1.741     5.067    lifo_module/data_out0
    SLICE_X0Y83          FDCE                                         f  lifo_module/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.598     5.021    lifo_module/CLK
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[0]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            lifo_module/data_out_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.067ns  (logic 1.648ns (32.528%)  route 3.419ns (67.472%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           1.678     3.202    lifo_module/SW_IBUF[4]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.326 f  lifo_module/stack[stack_mem][0][3]_i_1/O
                         net (fo=42, routed)          1.741     5.067    lifo_module/data_out0
    SLICE_X0Y83          FDCE                                         f  lifo_module/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.598     5.021    lifo_module/CLK
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            lifo_module/data_out_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.067ns  (logic 1.648ns (32.528%)  route 3.419ns (67.472%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           1.678     3.202    lifo_module/SW_IBUF[4]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.326 f  lifo_module/stack[stack_mem][0][3]_i_1/O
                         net (fo=42, routed)          1.741     5.067    lifo_module/data_out0
    SLICE_X0Y83          FDCE                                         f  lifo_module/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.598     5.021    lifo_module/CLK
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            lifo_module/stack_reg[stack_mem][2][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.940ns  (logic 1.648ns (33.360%)  route 3.292ns (66.640%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           1.678     3.202    lifo_module/SW_IBUF[4]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.326 r  lifo_module/stack[stack_mem][0][3]_i_1/O
                         net (fo=42, routed)          1.615     4.940    lifo_module/data_out0
    SLICE_X0Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.597     5.020    lifo_module/CLK
    SLICE_X0Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][2][0]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            lifo_module/stack_reg[stack_mem][2][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.940ns  (logic 1.648ns (33.360%)  route 3.292ns (66.640%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           1.678     3.202    lifo_module/SW_IBUF[4]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.326 r  lifo_module/stack[stack_mem][0][3]_i_1/O
                         net (fo=42, routed)          1.615     4.940    lifo_module/data_out0
    SLICE_X0Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.597     5.020    lifo_module/CLK
    SLICE_X0Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][2][1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            lifo_module/stack_reg[stack_mem][2][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.940ns  (logic 1.648ns (33.360%)  route 3.292ns (66.640%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           1.678     3.202    lifo_module/SW_IBUF[4]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.326 r  lifo_module/stack[stack_mem][0][3]_i_1/O
                         net (fo=42, routed)          1.615     4.940    lifo_module/data_out0
    SLICE_X0Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.597     5.020    lifo_module/CLK
    SLICE_X0Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][2][2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            lifo_module/stack_reg[stack_mem][2][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.940ns  (logic 1.648ns (33.360%)  route 3.292ns (66.640%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           1.678     3.202    lifo_module/SW_IBUF[4]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.326 r  lifo_module/stack[stack_mem][0][3]_i_1/O
                         net (fo=42, routed)          1.615     4.940    lifo_module/data_out0
    SLICE_X0Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.597     5.020    lifo_module/CLK
    SLICE_X0Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][2][3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            lifo_module/stack_reg[stack_mem][7][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.936ns  (logic 1.648ns (33.389%)  route 3.288ns (66.611%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           1.678     3.202    lifo_module/SW_IBUF[4]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.326 r  lifo_module/stack[stack_mem][0][3]_i_1/O
                         net (fo=42, routed)          1.610     4.936    lifo_module/data_out0
    SLICE_X1Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][7][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.597     5.020    lifo_module/CLK
    SLICE_X1Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][7][0]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            lifo_module/stack_reg[stack_mem][7][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.936ns  (logic 1.648ns (33.389%)  route 3.288ns (66.611%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           1.678     3.202    lifo_module/SW_IBUF[4]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.326 r  lifo_module/stack[stack_mem][0][3]_i_1/O
                         net (fo=42, routed)          1.610     4.936    lifo_module/data_out0
    SLICE_X1Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][7][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.597     5.020    lifo_module/CLK
    SLICE_X1Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][7][2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            lifo_module/stack_reg[stack_mem][6][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.792ns  (logic 1.648ns (34.392%)  route 3.144ns (65.608%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           1.678     3.202    lifo_module/SW_IBUF[4]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.326 r  lifo_module/stack[stack_mem][0][3]_i_1/O
                         net (fo=42, routed)          1.466     4.792    lifo_module/data_out0
    SLICE_X2Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][6][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.597     5.020    lifo_module/CLK
    SLICE_X2Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][6][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            push_debounce/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.256ns (42.434%)  route 0.347ns (57.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.347     0.603    push_debounce/BTNL_IBUF
    SLICE_X5Y75          FDRE                                         r  push_debounce/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.858     2.023    push_debounce/CLK
    SLICE_X5Y75          FDRE                                         r  push_debounce/btn_sync_0_reg/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            pop_debounce/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.235ns (37.202%)  route 0.397ns (62.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.397     0.633    pop_debounce/BTNR_IBUF
    SLICE_X6Y80          FDRE                                         r  pop_debounce/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.864     2.029    pop_debounce/CLK
    SLICE_X6Y80          FDRE                                         r  pop_debounce/btn_sync_0_reg/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            lifo_module/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.298ns (39.089%)  route 0.464ns (60.911%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=2, routed)           0.464     0.717    lifo_module/SW_IBUF[2]
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.045     0.762 r  lifo_module/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.762    lifo_module/data_out[2]_i_1_n_0
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.870     2.035    lifo_module/CLK
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[2]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            lifo_module/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.290ns (33.709%)  route 0.570ns (66.291%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           0.570     0.815    lifo_module/SW_IBUF[3]
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.045     0.860 r  lifo_module/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.860    lifo_module/data_out[3]_i_1_n_0
    SLICE_X1Y80          FDCE                                         r  lifo_module/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.867     2.032    lifo_module/CLK
    SLICE_X1Y80          FDCE                                         r  lifo_module/data_out_reg[3]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            lifo_module/stack_reg[stack_mem][6][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.298ns (30.118%)  route 0.691ns (69.882%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=2, routed)           0.556     0.809    lifo_module/SW_IBUF[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I2_O)        0.045     0.854 r  lifo_module/stack[stack_mem][0][2]_i_1/O
                         net (fo=8, routed)           0.135     0.989    lifo_module/stack[stack_mem][0][2]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  lifo_module/stack_reg[stack_mem][6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.868     2.033    lifo_module/CLK
    SLICE_X0Y81          FDRE                                         r  lifo_module/stack_reg[stack_mem][6][2]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            lifo_module/data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.292ns (29.463%)  route 0.700ns (70.537%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           0.700     0.948    lifo_module/SW_IBUF[1]
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.045     0.993 r  lifo_module/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.993    lifo_module/data_out[1]_i_1_n_0
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.870     2.035    lifo_module/CLK
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            lifo_module/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.290ns (28.999%)  route 0.711ns (71.001%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           0.711     0.957    lifo_module/SW_IBUF[0]
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.045     1.002 r  lifo_module/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.002    lifo_module/data_out[0]_i_1_n_0
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.870     2.035    lifo_module/CLK
    SLICE_X0Y83          FDCE                                         r  lifo_module/data_out_reg[0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            lifo_module/stack_reg[stack_mem][3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.298ns (29.468%)  route 0.713ns (70.532%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=2, routed)           0.556     0.809    lifo_module/SW_IBUF[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I2_O)        0.045     0.854 r  lifo_module/stack[stack_mem][0][2]_i_1/O
                         net (fo=8, routed)           0.157     1.011    lifo_module/stack[stack_mem][0][2]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  lifo_module/stack_reg[stack_mem][3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.868     2.033    lifo_module/CLK
    SLICE_X1Y81          FDRE                                         r  lifo_module/stack_reg[stack_mem][3][2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            lifo_module/stack_reg[stack_mem][6][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.290ns (27.475%)  route 0.767ns (72.525%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           0.652     0.897    lifo_module/SW_IBUF[0]
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.045     0.942 r  lifo_module/stack[stack_mem][0][0]_i_1/O
                         net (fo=8, routed)           0.115     1.057    lifo_module/stack[stack_mem][0][0]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.034    lifo_module/CLK
    SLICE_X2Y82          FDRE                                         r  lifo_module/stack_reg[stack_mem][6][0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            lifo_module/stack_reg[stack_mem][5][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.298ns (27.934%)  route 0.769ns (72.066%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=2, routed)           0.556     0.809    lifo_module/SW_IBUF[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I2_O)        0.045     0.854 r  lifo_module/stack[stack_mem][0][2]_i_1/O
                         net (fo=8, routed)           0.212     1.067    lifo_module/stack[stack_mem][0][2]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  lifo_module/stack_reg[stack_mem][5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.867     2.032    lifo_module/CLK
    SLICE_X2Y80          FDRE                                         r  lifo_module/stack_reg[stack_mem][5][2]/C





