# Compile of break_counter.vhd was successful.
# Compile of rx_buffer.vhd was successful.
# Compile of rx_control.vhd was successful.
# Compile of rx_synch.vhd was successful.
# Compile of uart_rx.vhd was successful.
# Compile of dff_n.vhd failed with 1 errors.
# Compile of fifo.vhd failed with 1 errors.
# Compile of xor_8_b.vhd was successful.
# Compile of tb_break_counter.vhd was successful.
# Compile of tb_rx_buff.vhd was successful.
# Compile of tb_rx_control.vhd was successful.
# Compile of tb_rx_synch.vhd was successful.
# Compile of tb_uart_rx.vhd was successful.
# 13 compiles, 2 failed with 2 errors.
source sim_tcl/env_sim.tcl
# vsim -gui work.tb_uart_rx 
# Start time: 00:15:08 on Jan 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_uart_rx(bhv)
# Loading work.uart_rx(struct)
# Loading work.rx_control(struct)
# Loading work.rx_synch(struct)
# Loading work.rx_buff(struct)
# Loading work.xor_8_b(behavioral)
# Loading work.break_counter(struct)
# Compile of break_counter.vhd was successful.
# Compile of rx_buffer.vhd was successful.
# Compile of rx_control.vhd was successful.
# Compile of rx_synch.vhd was successful.
# Compile of uart_rx.vhd was successful.
# Compile of dff_n.vhd was successful.
# Compile of fifo.vhd was successful.
# Compile of xor_8_b.vhd was successful.
# Compile of tb_break_counter.vhd was successful.
# Compile of tb_rx_buff.vhd was successful.
# Compile of tb_rx_control.vhd was successful.
# Compile of tb_rx_synch.vhd was successful.
# Compile of tb_uart_rx.vhd was successful.
# 13 compiles, 0 failed with no errors.
# Load canceled
# Compile of break_counter.vhd was successful.
# Compile of rx_buffer.vhd was successful.
# Compile of rx_control.vhd was successful.
# Compile of rx_synch.vhd was successful.
# Compile of uart_rx.vhd was successful.
# Compile of dff_n.vhd was successful.
# Compile of fifo.vhd was successful.
# Compile of xor_8_b.vhd was successful.
# Compile of tb_break_counter.vhd was successful.
# Compile of tb_rx_buff.vhd was successful.
# Compile of tb_rx_control.vhd was successful.
# Compile of tb_rx_synch.vhd was successful.
# Compile of tb_uart_rx.vhd was successful.
# Compile of tb_fifo_mode.vhd was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.tb_uart_fifo
# End time: 03:22:40 on Jan 23,2023, Elapsed time: 3:07:32
# Errors: 0, Warnings: 14
# vsim -gui work.tb_uart_fifo 
# Start time: 03:22:40 on Jan 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_uart_fifo(bhv)
# Loading work.uart_rx(struct)
# Loading work.rx_control(struct)
# Loading work.rx_synch(struct)
# Loading work.rx_buff(struct)
# Loading work.xor_8_b(behavioral)
# Loading work.break_counter(struct)
# Loading work.fifo(struct)
# Loading work.dff_n(struct)
# ** Warning: Design size of 13140 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave  \
sim:/tb_uart_fifo/fifo_DUT/int_fifo
add wave  \
sim:/tb_uart_fifo/clk_tb \
sim:/tb_uart_fifo/end_sim \
sim:/tb_uart_fifo/fifo_in_tb \
sim:/tb_uart_fifo/fifo_out_tb \
sim:/tb_uart_fifo/rst_tb \
sim:/tb_uart_fifo/rx_tb \
sim:/tb_uart_fifo/y_valid_tb
source sim_tcl/fifo_sim.tcl
# End time: 03:25:42 on Jan 23,2023, Elapsed time: 0:03:02
# Errors: 0, Warnings: 2
# vsim -gui work.tb_uart_fifo 
# Start time: 03:25:42 on Jan 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_uart_fifo(bhv)
# Loading work.uart_rx(struct)
# Loading work.rx_control(struct)
# Loading work.rx_synch(struct)
# Loading work.rx_buff(struct)
# Loading work.xor_8_b(behavioral)
# Loading work.break_counter(struct)
# Loading work.fifo(struct)
# Loading work.dff_n(struct)
# ** Warning: Design size of 13140 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Compile of break_counter.vhd was successful.
# Compile of rx_buffer.vhd was successful.
# Compile of rx_control.vhd was successful.
# Compile of rx_synch.vhd was successful.
# Compile of uart_rx.vhd was successful.
# Compile of dff_n.vhd was successful.
# Compile of fifo.vhd was successful.
# Compile of xor_8_b.vhd was successful.
# Compile of tb_break_counter.vhd was successful.
# Compile of tb_rx_buff.vhd was successful.
# Compile of tb_rx_control.vhd was successful.
# Compile of tb_rx_synch.vhd was successful.
# Compile of tb_uart_rx.vhd was successful.
# Compile of tb_fifo_mode.vhd failed with 1 errors.
# 14 compiles, 1 failed with 1 error.
# Compile of break_counter.vhd was successful.
# Compile of rx_buffer.vhd was successful.
# Compile of rx_control.vhd was successful.
# Compile of rx_synch.vhd was successful.
# Compile of uart_rx.vhd was successful.
# Compile of dff_n.vhd was successful.
# Compile of fifo.vhd was successful.
# Compile of xor_8_b.vhd was successful.
# Compile of tb_break_counter.vhd was successful.
# Compile of tb_rx_buff.vhd was successful.
# Compile of tb_rx_control.vhd was successful.
# Compile of tb_rx_synch.vhd was successful.
# Compile of tb_uart_rx.vhd was successful.
# Compile of tb_fifo_mode.vhd was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_uart_fifo(bhv)
# Loading work.uart_rx(struct)
# Loading work.rx_control(struct)
# Loading work.rx_synch(struct)
# Loading work.rx_buff(struct)
# Loading work.xor_8_b(behavioral)
# Loading work.break_counter(struct)
# Loading work.fifo(struct)
# Loading work.dff_n(struct)
# ** Warning: Design size of 13136 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# Can't move the Now cursor.
# Compile of break_counter.vhd was successful.
# Compile of rx_buffer.vhd was successful.
# Compile of rx_control.vhd was successful.
# Compile of rx_synch.vhd was successful.
# Compile of uart_rx.vhd was successful.
# Compile of dff_n.vhd was successful.
# Compile of fifo.vhd was successful.
# Compile of xor_8_b.vhd was successful.
# Compile of tb_break_counter.vhd was successful.
# Compile of tb_rx_buff.vhd was successful.
# Compile of tb_rx_control.vhd was successful.
# Compile of tb_rx_synch.vhd was successful.
# Compile of tb_uart_rx.vhd was successful.
# Compile of tb_fifo_mode.vhd failed with 3 errors.
# 14 compiles, 1 failed with 3 errors.
# Compile of break_counter.vhd was successful.
# Compile of rx_buffer.vhd was successful.
# Compile of rx_control.vhd was successful.
# Compile of rx_synch.vhd was successful.
# Compile of uart_rx.vhd was successful.
# Compile of dff_n.vhd was successful.
# Compile of fifo.vhd was successful.
# Compile of xor_8_b.vhd was successful.
# Compile of tb_break_counter.vhd was successful.
# Compile of tb_rx_buff.vhd was successful.
# Compile of tb_rx_control.vhd was successful.
# Compile of tb_rx_synch.vhd was successful.
# Compile of tb_uart_rx.vhd was successful.
# Compile of tb_fifo_mode.vhd was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_uart_fifo(bhv)
# Loading work.uart_rx(struct)
# Loading work.rx_control(struct)
# Loading work.rx_synch(struct)
# Loading work.rx_buff(struct)
# Loading work.xor_8_b(behavioral)
# Loading work.break_counter(struct)
# Loading work.fifo(struct)
# Loading work.dff_n(struct)
# ** Warning: Design size of 13139 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# Compile of break_counter.vhd was successful.
# Compile of rx_buffer.vhd was successful.
# Compile of rx_control.vhd was successful.
# Compile of rx_synch.vhd was successful.
# Compile of uart_rx.vhd was successful.
# Compile of dff_n.vhd was successful.
# Compile of fifo.vhd was successful.
# Compile of xor_8_b.vhd was successful.
# Compile of tb_break_counter.vhd was successful.
# Compile of tb_rx_buff.vhd was successful.
# Compile of tb_rx_control.vhd was successful.
# Compile of tb_rx_synch.vhd was successful.
# Compile of tb_uart_rx.vhd was successful.
# Compile of tb_fifo_mode.vhd was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_uart_fifo(bhv)
# Loading work.uart_rx(struct)
# Loading work.rx_control(struct)
# Loading work.rx_synch(struct)
# Loading work.rx_buff(struct)
# Loading work.xor_8_b(behavioral)
# Loading work.break_counter(struct)
# Loading work.fifo(struct)
# Loading work.dff_n(struct)
# ** Warning: Design size of 13139 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# Compile of break_counter.vhd was successful.
# Compile of rx_buffer.vhd was successful.
# Compile of rx_control.vhd was successful.
# Compile of rx_synch.vhd was successful.
# Compile of uart_rx.vhd was successful.
# Compile of dff_n.vhd was successful.
# Compile of fifo.vhd was successful.
# Compile of xor_8_b.vhd was successful.
# Compile of tb_break_counter.vhd was successful.
# Compile of tb_rx_buff.vhd was successful.
# Compile of tb_rx_control.vhd was successful.
# Compile of tb_rx_synch.vhd was successful.
# Compile of tb_uart_rx.vhd was successful.
# Compile of tb_fifo_mode.vhd was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_uart_fifo(bhv)
# Loading work.uart_rx(struct)
# Loading work.rx_control(struct)
# Loading work.rx_synch(struct)
# Loading work.rx_buff(struct)
# Loading work.xor_8_b(behavioral)
# Loading work.break_counter(struct)
# Loading work.fifo(struct)
# Loading work.dff_n(struct)
# ** Warning: Design size of 13183 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# Compile of break_counter.vhd was successful.
# Compile of rx_buffer.vhd was successful.
# Compile of rx_control.vhd was successful.
# Compile of rx_synch.vhd was successful.
# Compile of uart_rx.vhd was successful.
# Compile of dff_n.vhd was successful.
# Compile of fifo.vhd was successful.
# Compile of xor_8_b.vhd was successful.
# Compile of tb_break_counter.vhd was successful.
# Compile of tb_rx_buff.vhd was successful.
# Compile of tb_rx_control.vhd was successful.
# Compile of tb_rx_synch.vhd was successful.
# Compile of tb_uart_rx.vhd was successful.
# Compile of tb_fifo_mode.vhd was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_uart_fifo(bhv)
# Loading work.uart_rx(struct)
# Loading work.rx_control(struct)
# Loading work.rx_synch(struct)
# Loading work.rx_buff(struct)
# Loading work.xor_8_b(behavioral)
# Loading work.break_counter(struct)
# Loading work.fifo(struct)
# Loading work.dff_n(struct)
# ** Warning: Design size of 13183 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# Compile of break_counter.vhd was successful.
# Compile of rx_buffer.vhd was successful.
# Compile of rx_control.vhd was successful.
# Compile of rx_synch.vhd was successful.
# Compile of uart_rx.vhd was successful.
# Compile of dff_n.vhd was successful.
# Compile of fifo.vhd was successful.
# Compile of xor_8_b.vhd was successful.
# Compile of tb_break_counter.vhd was successful.
# Compile of tb_rx_buff.vhd was successful.
# Compile of tb_rx_control.vhd was successful.
# Compile of tb_rx_synch.vhd was successful.
# Compile of tb_uart_rx.vhd was successful.
# Compile of tb_fifo_mode.vhd was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_uart_fifo(bhv)
# Loading work.uart_rx(struct)
# Loading work.rx_control(struct)
# Loading work.rx_synch(struct)
# Loading work.rx_buff(struct)
# Loading work.xor_8_b(behavioral)
# Loading work.break_counter(struct)
# Loading work.fifo(struct)
# Loading work.dff_n(struct)
run -all
# Compile of break_counter.vhd was successful.
# Compile of rx_buffer.vhd was successful.
# Compile of rx_control.vhd was successful.
# Compile of rx_synch.vhd was successful.
# Compile of uart_rx.vhd was successful.
# Compile of dff_n.vhd was successful.
# Compile of fifo.vhd was successful.
# Compile of xor_8_b.vhd was successful.
# Compile of tb_break_counter.vhd was successful.
# Compile of tb_rx_buff.vhd was successful.
# Compile of tb_rx_control.vhd was successful.
# Compile of tb_rx_synch.vhd was successful.
# Compile of tb_uart_rx.vhd was successful.
# Compile of tb_fifo_mode.vhd was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_uart_fifo(bhv)
# Loading work.uart_rx(struct)
# Loading work.rx_control(struct)
# Loading work.rx_synch(struct)
# Loading work.rx_buff(struct)
# Loading work.xor_8_b(behavioral)
# Loading work.break_counter(struct)
# Loading work.fifo(struct)
# Loading work.dff_n(struct)
run -all
# Compile of break_counter.vhd was successful.
# Compile of rx_buffer.vhd was successful.
# Compile of rx_control.vhd was successful.
# Compile of rx_synch.vhd was successful.
# Compile of uart_rx.vhd was successful.
# Compile of dff_n.vhd was successful.
# Compile of fifo.vhd was successful.
# Compile of xor_8_b.vhd was successful.
# Compile of tb_break_counter.vhd was successful.
# Compile of tb_rx_buff.vhd was successful.
# Compile of tb_rx_control.vhd was successful.
# Compile of tb_rx_synch.vhd was successful.
# Compile of tb_uart_rx.vhd was successful.
# Compile of tb_fifo_mode.vhd was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_uart_fifo(bhv)
# Loading work.uart_rx(struct)
# Loading work.rx_control(struct)
# Loading work.rx_synch(struct)
# Loading work.rx_buff(struct)
# Loading work.xor_8_b(behavioral)
# Loading work.break_counter(struct)
# Loading work.fifo(struct)
# Loading work.dff_n(struct)
run -all
# Compile of break_counter.vhd was successful.
# Compile of rx_buffer.vhd was successful.
# Compile of rx_control.vhd was successful.
# Compile of rx_synch.vhd was successful.
# Compile of uart_rx.vhd was successful.
# Compile of dff_n.vhd was successful.
# Compile of fifo.vhd was successful.
# Compile of xor_8_b.vhd was successful.
# Compile of tb_break_counter.vhd was successful.
# Compile of tb_rx_buff.vhd was successful.
# Compile of tb_rx_control.vhd was successful.
# Compile of tb_rx_synch.vhd was successful.
# Compile of tb_uart_rx.vhd was successful.
# Compile of tb_fifo_mode.vhd was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_uart_fifo(bhv)
# Loading work.uart_rx(struct)
# Loading work.rx_control(struct)
# Loading work.rx_synch(struct)
# Loading work.rx_buff(struct)
# Loading work.xor_8_b(behavioral)
# Loading work.break_counter(struct)
# Loading work.fifo(struct)
# Loading work.dff_n(struct)
run -all
# Compile of break_counter.vhd was successful.
# Compile of rx_buffer.vhd was successful.
# Compile of rx_control.vhd was successful.
# Compile of rx_synch.vhd was successful.
# Compile of uart_rx.vhd was successful.
# Compile of dff_n.vhd was successful.
# Compile of fifo.vhd was successful.
# Compile of xor_8_b.vhd was successful.
# Compile of tb_break_counter.vhd was successful.
# Compile of tb_rx_buff.vhd was successful.
# Compile of tb_rx_control.vhd was successful.
# Compile of tb_rx_synch.vhd was successful.
# Compile of tb_uart_rx.vhd was successful.
# Compile of tb_fifo_mode.vhd was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_uart_fifo(bhv)
# Loading work.uart_rx(struct)
# Loading work.rx_control(struct)
# Loading work.rx_synch(struct)
# Loading work.rx_buff(struct)
# Loading work.xor_8_b(behavioral)
# Loading work.break_counter(struct)
# Loading work.fifo(struct)
# Loading work.dff_n(struct)
run -all
