<stg><name>conv_1</name>


<trans_list>

<trans id="1157" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1883" from="2" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1884" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1849" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1861" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1863" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1864" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1865" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1867" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1870" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1878" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1879" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1880" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1881" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1882" from="46" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten255 = phi i12 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten255"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i5 [ 0, %0 ], [ %select_ln30_1, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3  %c_0 = phi i5 [ 0, %0 ], [ %select_ln30_5, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4  %f_0 = phi i3 [ 0, %0 ], [ %f, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %c = add i5 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %add_ln23 = add i5 %c_0, 2

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %icmp_ln8 = icmp eq i12 %indvar_flatten255, -40

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %add_ln8 = add i12 %indvar_flatten255, 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln8, label %10, label %Filter1_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:0  %r = add i5 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:3  %icmp_ln11 = icmp eq i8 %indvar_flatten, -100

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:4  %select_ln30 = select i1 %icmp_ln11, i5 0, i5 %c_0

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:5  %select_ln30_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0

]]></Node>
<StgValue><ssdm name="select_ln30_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:8  %select_ln30_2 = select i1 %icmp_ln11, i5 1, i5 %c

]]></Node>
<StgValue><ssdm name="select_ln30_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:9  %select_ln30_3 = select i1 %icmp_ln11, i5 2, i5 %add_ln23

]]></Node>
<StgValue><ssdm name="select_ln30_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:10  %xor_ln30 = xor i1 %icmp_ln11, true

]]></Node>
<StgValue><ssdm name="xor_ln30"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_begin:11  %icmp_ln14 = icmp eq i3 %f_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:12  %and_ln30 = and i1 %icmp_ln14, %xor_ln30

]]></Node>
<StgValue><ssdm name="and_ln30"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:13  %add_ln23_1 = add i5 %select_ln30, 1

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:15  %or_ln30 = or i1 %and_ln30, %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:16  %select_ln30_4 = select i1 %or_ln30, i3 0, i3 %f_0

]]></Node>
<StgValue><ssdm name="select_ln30_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:17  %select_ln30_5 = select i1 %and_ln30, i5 %add_ln23_1, i5 %select_ln30

]]></Node>
<StgValue><ssdm name="select_ln30_5"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:19  %zext_ln30_2 = zext i5 %select_ln30_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:25  %add_ln23_2 = add i5 %select_ln30, 2

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:26  %select_ln30_6 = select i1 %and_ln30, i5 %add_ln23_2, i5 %select_ln30_2

]]></Node>
<StgValue><ssdm name="select_ln30_6"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:27  %zext_ln30_4 = zext i5 %select_ln30_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:28  %add_ln23_3 = add i5 %select_ln30, 3

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:29  %select_ln30_7 = select i1 %and_ln30, i5 %add_ln23_3, i5 %select_ln30_3

]]></Node>
<StgValue><ssdm name="select_ln30_7"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:34  %zext_ln23 = zext i3 %select_ln30_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:39  %conv_1_weights_0_0_a = getelementptr [6 x float]* @conv_1_weights_0_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_0_a"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:40  %conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_0_l"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch248:0  %input_24_addr = getelementptr [28 x float]* %input_24, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_24_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
branch248:1  %input_24_load = load float* %input_24_addr, align 4

]]></Node>
<StgValue><ssdm name="input_24_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch247:0  %input_23_addr = getelementptr [28 x float]* %input_23, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_23_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="5">
<![CDATA[
branch247:1  %input_23_load = load float* %input_23_addr, align 4

]]></Node>
<StgValue><ssdm name="input_23_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch246:0  %input_22_addr = getelementptr [28 x float]* %input_22, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_22_addr"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="5">
<![CDATA[
branch246:1  %input_22_load = load float* %input_22_addr, align 4

]]></Node>
<StgValue><ssdm name="input_22_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch245:0  %input_21_addr = getelementptr [28 x float]* %input_21, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_21_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="5">
<![CDATA[
branch245:1  %input_21_load = load float* %input_21_addr, align 4

]]></Node>
<StgValue><ssdm name="input_21_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch244:0  %input_20_addr = getelementptr [28 x float]* %input_20, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_20_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
branch244:1  %input_20_load = load float* %input_20_addr, align 4

]]></Node>
<StgValue><ssdm name="input_20_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch243:0  %input_19_addr = getelementptr [28 x float]* %input_19, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_19_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5">
<![CDATA[
branch243:1  %input_19_load = load float* %input_19_addr, align 4

]]></Node>
<StgValue><ssdm name="input_19_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch242:0  %input_18_addr = getelementptr [28 x float]* %input_18, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_18_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="5">
<![CDATA[
branch242:1  %input_18_load = load float* %input_18_addr, align 4

]]></Node>
<StgValue><ssdm name="input_18_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch241:0  %input_17_addr = getelementptr [28 x float]* %input_17, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_17_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="5">
<![CDATA[
branch241:1  %input_17_load = load float* %input_17_addr, align 4

]]></Node>
<StgValue><ssdm name="input_17_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch240:0  %input_16_addr = getelementptr [28 x float]* %input_16, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_16_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5">
<![CDATA[
branch240:1  %input_16_load = load float* %input_16_addr, align 4

]]></Node>
<StgValue><ssdm name="input_16_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch239:0  %input_15_addr = getelementptr [28 x float]* %input_15, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_15_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="5">
<![CDATA[
branch239:1  %input_15_load = load float* %input_15_addr, align 4

]]></Node>
<StgValue><ssdm name="input_15_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch238:0  %input_14_addr = getelementptr [28 x float]* %input_14, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_14_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="5">
<![CDATA[
branch238:1  %input_14_load = load float* %input_14_addr, align 4

]]></Node>
<StgValue><ssdm name="input_14_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch237:0  %input_13_addr = getelementptr [28 x float]* %input_13, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_13_addr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="5">
<![CDATA[
branch237:1  %input_13_load = load float* %input_13_addr, align 4

]]></Node>
<StgValue><ssdm name="input_13_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch236:0  %input_12_addr = getelementptr [28 x float]* %input_12, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_12_addr"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="5">
<![CDATA[
branch236:1  %input_12_load = load float* %input_12_addr, align 4

]]></Node>
<StgValue><ssdm name="input_12_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch235:0  %input_11_addr = getelementptr [28 x float]* %input_11, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_11_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="5">
<![CDATA[
branch235:1  %input_11_load = load float* %input_11_addr, align 4

]]></Node>
<StgValue><ssdm name="input_11_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch234:0  %input_10_addr = getelementptr [28 x float]* %input_10, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_10_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="5">
<![CDATA[
branch234:1  %input_10_load = load float* %input_10_addr, align 4

]]></Node>
<StgValue><ssdm name="input_10_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch233:0  %input_9_addr = getelementptr [28 x float]* %input_9, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_9_addr"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="5">
<![CDATA[
branch233:1  %input_9_load = load float* %input_9_addr, align 4

]]></Node>
<StgValue><ssdm name="input_9_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch232:0  %input_8_addr = getelementptr [28 x float]* %input_8, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_8_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="5">
<![CDATA[
branch232:1  %input_8_load = load float* %input_8_addr, align 4

]]></Node>
<StgValue><ssdm name="input_8_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch231:0  %input_7_addr = getelementptr [28 x float]* %input_7, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_7_addr"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="5">
<![CDATA[
branch231:1  %input_7_load = load float* %input_7_addr, align 4

]]></Node>
<StgValue><ssdm name="input_7_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch230:0  %input_6_addr = getelementptr [28 x float]* %input_6, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_6_addr"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="5">
<![CDATA[
branch230:1  %input_6_load = load float* %input_6_addr, align 4

]]></Node>
<StgValue><ssdm name="input_6_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch229:0  %input_5_addr = getelementptr [28 x float]* %input_5, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_5_addr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="5">
<![CDATA[
branch229:1  %input_5_load = load float* %input_5_addr, align 4

]]></Node>
<StgValue><ssdm name="input_5_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch228:0  %input_4_addr = getelementptr [28 x float]* %input_4, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_4_addr"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="5">
<![CDATA[
branch228:1  %input_4_load = load float* %input_4_addr, align 4

]]></Node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch227:0  %input_3_addr = getelementptr [28 x float]* %input_3, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="5">
<![CDATA[
branch227:1  %input_3_load = load float* %input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch226:0  %input_2_addr = getelementptr [28 x float]* %input_2, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="5">
<![CDATA[
branch226:1  %input_2_load = load float* %input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch225:0  %input_1_addr = getelementptr [28 x float]* %input_1, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="5">
<![CDATA[
branch225:1  %input_1_load = load float* %input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch224:0  %input_0_addr = getelementptr [28 x float]* %input_0, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
branch224:1  %input_0_load = load float* %input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch249:0  %input_25_addr = getelementptr [28 x float]* %input_25, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_25_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="5">
<![CDATA[
branch249:1  %input_25_load = load float* %input_25_addr, align 4

]]></Node>
<StgValue><ssdm name="input_25_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_0_1_a = getelementptr [6 x float]* @conv_1_weights_0_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_1_a"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_0_1_l = load float* %conv_1_weights_0_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_1_l"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch220:0  %input_24_addr_1 = getelementptr [28 x float]* %input_24, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_24_addr_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="5">
<![CDATA[
branch220:1  %input_24_load_1 = load float* %input_24_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch219:0  %input_23_addr_1 = getelementptr [28 x float]* %input_23, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_23_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="5">
<![CDATA[
branch219:1  %input_23_load_1 = load float* %input_23_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch218:0  %input_22_addr_1 = getelementptr [28 x float]* %input_22, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_22_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="5">
<![CDATA[
branch218:1  %input_22_load_1 = load float* %input_22_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch217:0  %input_21_addr_1 = getelementptr [28 x float]* %input_21, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_21_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="5">
<![CDATA[
branch217:1  %input_21_load_1 = load float* %input_21_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch216:0  %input_20_addr_1 = getelementptr [28 x float]* %input_20, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_20_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="5">
<![CDATA[
branch216:1  %input_20_load_1 = load float* %input_20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch215:0  %input_19_addr_1 = getelementptr [28 x float]* %input_19, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_19_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="5">
<![CDATA[
branch215:1  %input_19_load_1 = load float* %input_19_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch214:0  %input_18_addr_1 = getelementptr [28 x float]* %input_18, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_18_addr_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="5">
<![CDATA[
branch214:1  %input_18_load_1 = load float* %input_18_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch213:0  %input_17_addr_1 = getelementptr [28 x float]* %input_17, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_17_addr_1"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="5">
<![CDATA[
branch213:1  %input_17_load_1 = load float* %input_17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch212:0  %input_16_addr_1 = getelementptr [28 x float]* %input_16, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_16_addr_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="5">
<![CDATA[
branch212:1  %input_16_load_1 = load float* %input_16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch211:0  %input_15_addr_1 = getelementptr [28 x float]* %input_15, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_15_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="5">
<![CDATA[
branch211:1  %input_15_load_1 = load float* %input_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch210:0  %input_14_addr_1 = getelementptr [28 x float]* %input_14, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_14_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="5">
<![CDATA[
branch210:1  %input_14_load_1 = load float* %input_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch209:0  %input_13_addr_1 = getelementptr [28 x float]* %input_13, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_13_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="5">
<![CDATA[
branch209:1  %input_13_load_1 = load float* %input_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch208:0  %input_12_addr_1 = getelementptr [28 x float]* %input_12, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_12_addr_1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="5">
<![CDATA[
branch208:1  %input_12_load_1 = load float* %input_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_1"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch207:0  %input_11_addr_1 = getelementptr [28 x float]* %input_11, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_11_addr_1"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="5">
<![CDATA[
branch207:1  %input_11_load_1 = load float* %input_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_1"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch206:0  %input_10_addr_1 = getelementptr [28 x float]* %input_10, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_10_addr_1"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="5">
<![CDATA[
branch206:1  %input_10_load_1 = load float* %input_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch205:0  %input_9_addr_1 = getelementptr [28 x float]* %input_9, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_9_addr_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="5">
<![CDATA[
branch205:1  %input_9_load_1 = load float* %input_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_1"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch204:0  %input_8_addr_1 = getelementptr [28 x float]* %input_8, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_8_addr_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="5">
<![CDATA[
branch204:1  %input_8_load_1 = load float* %input_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch203:0  %input_7_addr_1 = getelementptr [28 x float]* %input_7, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_7_addr_1"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="5">
<![CDATA[
branch203:1  %input_7_load_1 = load float* %input_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_1"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch202:0  %input_6_addr_1 = getelementptr [28 x float]* %input_6, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_6_addr_1"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="5">
<![CDATA[
branch202:1  %input_6_load_1 = load float* %input_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_1"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch201:0  %input_5_addr_1 = getelementptr [28 x float]* %input_5, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_5_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="5">
<![CDATA[
branch201:1  %input_5_load_1 = load float* %input_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch200:0  %input_4_addr_1 = getelementptr [28 x float]* %input_4, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_4_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="5">
<![CDATA[
branch200:1  %input_4_load_1 = load float* %input_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_1"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch199:0  %input_3_addr_1 = getelementptr [28 x float]* %input_3, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_3_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="5">
<![CDATA[
branch199:1  %input_3_load_1 = load float* %input_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_1"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch198:0  %input_2_addr_1 = getelementptr [28 x float]* %input_2, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_2_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="5">
<![CDATA[
branch198:1  %input_2_load_1 = load float* %input_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_1"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch197:0  %input_1_addr_1 = getelementptr [28 x float]* %input_1, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_1_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="5">
<![CDATA[
branch197:1  %input_1_load_1 = load float* %input_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch196:0  %input_0_addr_1 = getelementptr [28 x float]* %input_0, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_0_addr_1"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="5">
<![CDATA[
branch196:1  %input_0_load_1 = load float* %input_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch221:0  %input_25_addr_1 = getelementptr [28 x float]* %input_25, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_25_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="5">
<![CDATA[
branch221:1  %input_25_load_1 = load float* %input_25_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_1"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_0_2_a = getelementptr [6 x float]* @conv_1_weights_0_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_2_a"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_0_2_l = load float* %conv_1_weights_0_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_2_l"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_1_0_a = getelementptr [6 x float]* @conv_1_weights_1_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_0_a"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_0_l"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch165:0  %input_25_addr_3 = getelementptr [28 x float]* %input_25, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_25_addr_3"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="5">
<![CDATA[
branch165:1  %input_25_load_3 = load float* %input_25_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_3"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch164:0  %input_24_addr71 = getelementptr [28 x float]* %input_24, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_24_addr71"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="5">
<![CDATA[
branch164:1  %input_24_load_3 = load float* %input_24_addr71, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_3"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch163:0  %input_23_addr_3 = getelementptr [28 x float]* %input_23, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_23_addr_3"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="5">
<![CDATA[
branch163:1  %input_23_load_3 = load float* %input_23_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_3"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch162:0  %input_22_addr_3 = getelementptr [28 x float]* %input_22, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_22_addr_3"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="5">
<![CDATA[
branch162:1  %input_22_load_3 = load float* %input_22_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_3"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch161:0  %input_21_addr62 = getelementptr [28 x float]* %input_21, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_21_addr62"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="5">
<![CDATA[
branch161:1  %input_21_load_3 = load float* %input_21_addr62, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_3"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch160:0  %input_20_addr_3 = getelementptr [28 x float]* %input_20, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_20_addr_3"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="5">
<![CDATA[
branch160:1  %input_20_load_3 = load float* %input_20_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_3"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch159:0  %input_19_addr_3 = getelementptr [28 x float]* %input_19, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_19_addr_3"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="5">
<![CDATA[
branch159:1  %input_19_load_3 = load float* %input_19_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_3"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch158:0  %input_18_addr_3 = getelementptr [28 x float]* %input_18, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_18_addr_3"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="5">
<![CDATA[
branch158:1  %input_18_load_3 = load float* %input_18_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_3"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch157:0  %input_17_addr_3 = getelementptr [28 x float]* %input_17, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_17_addr_3"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="5">
<![CDATA[
branch157:1  %input_17_load_3 = load float* %input_17_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_3"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch156:0  %input_16_addr_3 = getelementptr [28 x float]* %input_16, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_16_addr_3"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="5">
<![CDATA[
branch156:1  %input_16_load_3 = load float* %input_16_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_3"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch155:0  %input_15_addr_3 = getelementptr [28 x float]* %input_15, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_15_addr_3"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="5">
<![CDATA[
branch155:1  %input_15_load_3 = load float* %input_15_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_3"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch154:0  %input_14_addr41 = getelementptr [28 x float]* %input_14, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_14_addr41"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="5">
<![CDATA[
branch154:1  %input_14_load_3 = load float* %input_14_addr41, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_3"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch153:0  %input_13_addr_3 = getelementptr [28 x float]* %input_13, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_13_addr_3"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="5">
<![CDATA[
branch153:1  %input_13_load_3 = load float* %input_13_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_3"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch152:0  %input_12_addr_3 = getelementptr [28 x float]* %input_12, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_12_addr_3"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="5">
<![CDATA[
branch152:1  %input_12_load_3 = load float* %input_12_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_3"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch151:0  %input_11_addr32 = getelementptr [28 x float]* %input_11, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_11_addr32"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="5">
<![CDATA[
branch151:1  %input_11_load_3 = load float* %input_11_addr32, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_3"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch150:0  %input_10_addr_3 = getelementptr [28 x float]* %input_10, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_10_addr_3"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="5">
<![CDATA[
branch150:1  %input_10_load_3 = load float* %input_10_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_3"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch149:0  %input_9_addr_3 = getelementptr [28 x float]* %input_9, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_9_addr_3"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="5">
<![CDATA[
branch149:1  %input_9_load_3 = load float* %input_9_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_3"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch148:0  %input_8_addr_3 = getelementptr [28 x float]* %input_8, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_8_addr_3"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="5">
<![CDATA[
branch148:1  %input_8_load_3 = load float* %input_8_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_3"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch147:0  %input_7_addr_3 = getelementptr [28 x float]* %input_7, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_7_addr_3"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="5">
<![CDATA[
branch147:1  %input_7_load_3 = load float* %input_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_3"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch146:0  %input_6_addr_3 = getelementptr [28 x float]* %input_6, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_6_addr_3"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="5">
<![CDATA[
branch146:1  %input_6_load_3 = load float* %input_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_3"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch145:0  %input_5_addr_3 = getelementptr [28 x float]* %input_5, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_5_addr_3"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="5">
<![CDATA[
branch145:1  %input_5_load_3 = load float* %input_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_3"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch144:0  %input_4_addr11 = getelementptr [28 x float]* %input_4, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_4_addr11"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="5">
<![CDATA[
branch144:1  %input_4_load_3 = load float* %input_4_addr11, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_3"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch143:0  %input_3_addr_3 = getelementptr [28 x float]* %input_3, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_3_addr_3"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="5">
<![CDATA[
branch143:1  %input_3_load_3 = load float* %input_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_3"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch142:0  %input_2_addr_3 = getelementptr [28 x float]* %input_2, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_2_addr_3"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="5">
<![CDATA[
branch142:1  %input_2_load_3 = load float* %input_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_3"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch141:0  %input_1_addr_3 = getelementptr [28 x float]* %input_1, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_1_addr_3"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="5">
<![CDATA[
branch141:1  %input_1_load_3 = load float* %input_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_3"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch166:0  %input_26_addr = getelementptr [28 x float]* %input_26, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_26_addr"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="5">
<![CDATA[
branch166:1  %input_26_load = load float* %input_26_addr, align 4

]]></Node>
<StgValue><ssdm name="input_26_load"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_1_1_a = getelementptr [6 x float]* @conv_1_weights_1_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_1_a"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_1_1_l = load float* %conv_1_weights_1_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_1_l"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch137:0  %input_25_addr_4 = getelementptr [28 x float]* %input_25, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_25_addr_4"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="5">
<![CDATA[
branch137:1  %input_25_load_4 = load float* %input_25_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_4"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch136:0  %input_24_addr_3 = getelementptr [28 x float]* %input_24, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_24_addr_3"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="5">
<![CDATA[
branch136:1  %input_24_load_4 = load float* %input_24_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_4"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch135:0  %input_23_addr_4 = getelementptr [28 x float]* %input_23, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_23_addr_4"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="5">
<![CDATA[
branch135:1  %input_23_load_4 = load float* %input_23_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_4"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch134:0  %input_22_addr_4 = getelementptr [28 x float]* %input_22, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_22_addr_4"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="5">
<![CDATA[
branch134:1  %input_22_load_4 = load float* %input_22_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_4"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch133:0  %input_21_addr_3 = getelementptr [28 x float]* %input_21, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_21_addr_3"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="5">
<![CDATA[
branch133:1  %input_21_load_4 = load float* %input_21_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_4"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch132:0  %input_20_addr_4 = getelementptr [28 x float]* %input_20, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_20_addr_4"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="5">
<![CDATA[
branch132:1  %input_20_load_4 = load float* %input_20_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_4"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch131:0  %input_19_addr_4 = getelementptr [28 x float]* %input_19, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_19_addr_4"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="5">
<![CDATA[
branch131:1  %input_19_load_4 = load float* %input_19_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_4"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch130:0  %input_18_addr_4 = getelementptr [28 x float]* %input_18, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_18_addr_4"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="5">
<![CDATA[
branch130:1  %input_18_load_4 = load float* %input_18_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_4"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch129:0  %input_17_addr_4 = getelementptr [28 x float]* %input_17, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_17_addr_4"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="5">
<![CDATA[
branch129:1  %input_17_load_4 = load float* %input_17_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_4"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch128:0  %input_16_addr_4 = getelementptr [28 x float]* %input_16, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_16_addr_4"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="5">
<![CDATA[
branch128:1  %input_16_load_4 = load float* %input_16_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_4"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch127:0  %input_15_addr_4 = getelementptr [28 x float]* %input_15, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_15_addr_4"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="5">
<![CDATA[
branch127:1  %input_15_load_4 = load float* %input_15_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_4"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch126:0  %input_14_addr_3 = getelementptr [28 x float]* %input_14, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_14_addr_3"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="5">
<![CDATA[
branch126:1  %input_14_load_4 = load float* %input_14_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_4"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch125:0  %input_13_addr_4 = getelementptr [28 x float]* %input_13, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_13_addr_4"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="5">
<![CDATA[
branch125:1  %input_13_load_4 = load float* %input_13_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_4"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch124:0  %input_12_addr_4 = getelementptr [28 x float]* %input_12, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_12_addr_4"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="5">
<![CDATA[
branch124:1  %input_12_load_4 = load float* %input_12_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_4"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch123:0  %input_11_addr_3 = getelementptr [28 x float]* %input_11, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_11_addr_3"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="5">
<![CDATA[
branch123:1  %input_11_load_4 = load float* %input_11_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_4"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch122:0  %input_10_addr_4 = getelementptr [28 x float]* %input_10, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_10_addr_4"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="5">
<![CDATA[
branch122:1  %input_10_load_4 = load float* %input_10_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_4"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch121:0  %input_9_addr_4 = getelementptr [28 x float]* %input_9, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_9_addr_4"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="5">
<![CDATA[
branch121:1  %input_9_load_4 = load float* %input_9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_4"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch120:0  %input_8_addr_4 = getelementptr [28 x float]* %input_8, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_8_addr_4"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="5">
<![CDATA[
branch120:1  %input_8_load_4 = load float* %input_8_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_4"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch119:0  %input_7_addr_4 = getelementptr [28 x float]* %input_7, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_7_addr_4"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="5">
<![CDATA[
branch119:1  %input_7_load_4 = load float* %input_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_4"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch118:0  %input_6_addr_4 = getelementptr [28 x float]* %input_6, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_6_addr_4"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="5">
<![CDATA[
branch118:1  %input_6_load_4 = load float* %input_6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_4"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch117:0  %input_5_addr_4 = getelementptr [28 x float]* %input_5, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_5_addr_4"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="5">
<![CDATA[
branch117:1  %input_5_load_4 = load float* %input_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_4"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch116:0  %input_4_addr_3 = getelementptr [28 x float]* %input_4, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_4_addr_3"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="5">
<![CDATA[
branch116:1  %input_4_load_4 = load float* %input_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_4"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch115:0  %input_3_addr_4 = getelementptr [28 x float]* %input_3, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_3_addr_4"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="5">
<![CDATA[
branch115:1  %input_3_load_4 = load float* %input_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_4"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch114:0  %input_2_addr_4 = getelementptr [28 x float]* %input_2, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_2_addr_4"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="5">
<![CDATA[
branch114:1  %input_2_load_4 = load float* %input_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_4"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch113:0  %input_1_addr_4 = getelementptr [28 x float]* %input_1, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_1_addr_4"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="5">
<![CDATA[
branch113:1  %input_1_load_4 = load float* %input_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_4"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch138:0  %input_26_addr_1 = getelementptr [28 x float]* %input_26, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_26_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="5">
<![CDATA[
branch138:1  %input_26_load_1 = load float* %input_26_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_26_load_1"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_1_2_a = getelementptr [6 x float]* @conv_1_weights_1_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_2_a"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_1_2_l = load float* %conv_1_weights_1_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_2_l"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_2_0_a = getelementptr [6 x float]* @conv_1_weights_2_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_0_a"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_0_l"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch82:0  %input_26_addr_3 = getelementptr [28 x float]* %input_26, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_26_addr_3"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="5">
<![CDATA[
branch82:1  %input_26_load_3 = load float* %input_26_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_26_load_3"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch81:0  %input_25_addr75 = getelementptr [28 x float]* %input_25, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_25_addr75"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="5">
<![CDATA[
branch81:1  %input_25_load_6 = load float* %input_25_addr75, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_6"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch80:0  %input_24_addr72 = getelementptr [28 x float]* %input_24, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_24_addr72"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="5">
<![CDATA[
branch80:1  %input_24_load_6 = load float* %input_24_addr72, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_6"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch79:0  %input_23_addr_6 = getelementptr [28 x float]* %input_23, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_23_addr_6"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="5">
<![CDATA[
branch79:1  %input_23_load_6 = load float* %input_23_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_6"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch78:0  %input_22_addr_6 = getelementptr [28 x float]* %input_22, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_22_addr_6"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="5">
<![CDATA[
branch78:1  %input_22_load_6 = load float* %input_22_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_6"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch77:0  %input_21_addr63 = getelementptr [28 x float]* %input_21, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_21_addr63"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="5">
<![CDATA[
branch77:1  %input_21_load_6 = load float* %input_21_addr63, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_6"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch76:0  %input_20_addr_6 = getelementptr [28 x float]* %input_20, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_20_addr_6"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="5">
<![CDATA[
branch76:1  %input_20_load_6 = load float* %input_20_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_6"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch75:0  %input_19_addr_6 = getelementptr [28 x float]* %input_19, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_19_addr_6"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="5">
<![CDATA[
branch75:1  %input_19_load_6 = load float* %input_19_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_6"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch74:0  %input_18_addr54 = getelementptr [28 x float]* %input_18, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_18_addr54"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="5">
<![CDATA[
branch74:1  %input_18_load_6 = load float* %input_18_addr54, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_6"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch73:0  %input_17_addr51 = getelementptr [28 x float]* %input_17, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_17_addr51"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="5">
<![CDATA[
branch73:1  %input_17_load_6 = load float* %input_17_addr51, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_6"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch72:0  %input_16_addr_6 = getelementptr [28 x float]* %input_16, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_16_addr_6"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="5">
<![CDATA[
branch72:1  %input_16_load_6 = load float* %input_16_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_6"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch71:0  %input_15_addr45 = getelementptr [28 x float]* %input_15, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_15_addr45"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="5">
<![CDATA[
branch71:1  %input_15_load_6 = load float* %input_15_addr45, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_6"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch70:0  %input_14_addr42 = getelementptr [28 x float]* %input_14, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_14_addr42"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="5">
<![CDATA[
branch70:1  %input_14_load_6 = load float* %input_14_addr42, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_6"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch69:0  %input_13_addr_6 = getelementptr [28 x float]* %input_13, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_13_addr_6"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="5">
<![CDATA[
branch69:1  %input_13_load_6 = load float* %input_13_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_6"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch68:0  %input_12_addr_6 = getelementptr [28 x float]* %input_12, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_12_addr_6"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="5">
<![CDATA[
branch68:1  %input_12_load_6 = load float* %input_12_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_6"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch67:0  %input_11_addr33 = getelementptr [28 x float]* %input_11, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_11_addr33"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="5">
<![CDATA[
branch67:1  %input_11_load_6 = load float* %input_11_addr33, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_6"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch66:0  %input_10_addr_6 = getelementptr [28 x float]* %input_10, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_10_addr_6"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="5">
<![CDATA[
branch66:1  %input_10_load_6 = load float* %input_10_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_6"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch65:0  %input_9_addr_6 = getelementptr [28 x float]* %input_9, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_9_addr_6"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="5">
<![CDATA[
branch65:1  %input_9_load_6 = load float* %input_9_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_6"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch64:0  %input_8_addr24 = getelementptr [28 x float]* %input_8, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_8_addr24"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="5">
<![CDATA[
branch64:1  %input_8_load_6 = load float* %input_8_addr24, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_6"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch63:0  %input_7_addr21 = getelementptr [28 x float]* %input_7, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_7_addr21"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="5">
<![CDATA[
branch63:1  %input_7_load_6 = load float* %input_7_addr21, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_6"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch62:0  %input_6_addr_6 = getelementptr [28 x float]* %input_6, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_6_addr_6"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="5">
<![CDATA[
branch62:1  %input_6_load_6 = load float* %input_6_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_6"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch61:0  %input_5_addr15 = getelementptr [28 x float]* %input_5, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_5_addr15"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="5">
<![CDATA[
branch61:1  %input_5_load_6 = load float* %input_5_addr15, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_6"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch60:0  %input_4_addr12 = getelementptr [28 x float]* %input_4, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_4_addr12"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="5">
<![CDATA[
branch60:1  %input_4_load_6 = load float* %input_4_addr12, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_6"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch59:0  %input_3_addr_6 = getelementptr [28 x float]* %input_3, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_3_addr_6"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="5">
<![CDATA[
branch59:1  %input_3_load_6 = load float* %input_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_6"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch58:0  %input_2_addr_6 = getelementptr [28 x float]* %input_2, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_2_addr_6"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="5">
<![CDATA[
branch58:1  %input_2_load_6 = load float* %input_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_6"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch83:0  %input_27_addr = getelementptr [28 x float]* %input_27, i64 0, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="input_27_addr"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="5">
<![CDATA[
branch83:1  %input_27_load = load float* %input_27_addr, align 4

]]></Node>
<StgValue><ssdm name="input_27_load"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_2_1_a = getelementptr [6 x float]* @conv_1_weights_2_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_1_a"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_2_1_l = load float* %conv_1_weights_2_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_1_l"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch54:0  %input_26_addr_4 = getelementptr [28 x float]* %input_26, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_26_addr_4"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="5">
<![CDATA[
branch54:1  %input_26_load_4 = load float* %input_26_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_26_load_4"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch53:0  %input_25_addr_6 = getelementptr [28 x float]* %input_25, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_25_addr_6"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="5">
<![CDATA[
branch53:1  %input_25_load_7 = load float* %input_25_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_7"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch52:0  %input_24_addr_5 = getelementptr [28 x float]* %input_24, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_24_addr_5"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="5">
<![CDATA[
branch52:1  %input_24_load_7 = load float* %input_24_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_7"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:0  %input_23_addr_7 = getelementptr [28 x float]* %input_23, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_23_addr_7"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="5">
<![CDATA[
branch51:1  %input_23_load_7 = load float* %input_23_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_7"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch50:0  %input_22_addr_7 = getelementptr [28 x float]* %input_22, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_22_addr_7"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="5">
<![CDATA[
branch50:1  %input_22_load_7 = load float* %input_22_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_7"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch49:0  %input_21_addr_5 = getelementptr [28 x float]* %input_21, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_21_addr_5"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="5">
<![CDATA[
branch49:1  %input_21_load_7 = load float* %input_21_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_7"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch48:0  %input_20_addr_7 = getelementptr [28 x float]* %input_20, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_20_addr_7"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="5">
<![CDATA[
branch48:1  %input_20_load_7 = load float* %input_20_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_7"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch47:0  %input_19_addr_7 = getelementptr [28 x float]* %input_19, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_19_addr_7"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="5">
<![CDATA[
branch47:1  %input_19_load_7 = load float* %input_19_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_7"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch46:0  %input_18_addr_6 = getelementptr [28 x float]* %input_18, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_18_addr_6"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="5">
<![CDATA[
branch46:1  %input_18_load_7 = load float* %input_18_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_7"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch45:0  %input_17_addr_6 = getelementptr [28 x float]* %input_17, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_17_addr_6"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="5">
<![CDATA[
branch45:1  %input_17_load_7 = load float* %input_17_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_7"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch44:0  %input_16_addr_7 = getelementptr [28 x float]* %input_16, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_16_addr_7"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="5">
<![CDATA[
branch44:1  %input_16_load_7 = load float* %input_16_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_7"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch43:0  %input_15_addr_6 = getelementptr [28 x float]* %input_15, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_15_addr_6"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="5">
<![CDATA[
branch43:1  %input_15_load_7 = load float* %input_15_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_7"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch42:0  %input_14_addr_5 = getelementptr [28 x float]* %input_14, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_14_addr_5"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="5">
<![CDATA[
branch42:1  %input_14_load_7 = load float* %input_14_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_7"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch41:0  %input_13_addr_7 = getelementptr [28 x float]* %input_13, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_13_addr_7"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="5">
<![CDATA[
branch41:1  %input_13_load_7 = load float* %input_13_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_7"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch40:0  %input_12_addr_7 = getelementptr [28 x float]* %input_12, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_12_addr_7"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="5">
<![CDATA[
branch40:1  %input_12_load_7 = load float* %input_12_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_7"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch39:0  %input_11_addr_5 = getelementptr [28 x float]* %input_11, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_11_addr_5"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="5">
<![CDATA[
branch39:1  %input_11_load_7 = load float* %input_11_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_7"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch38:0  %input_10_addr_7 = getelementptr [28 x float]* %input_10, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_10_addr_7"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="5">
<![CDATA[
branch38:1  %input_10_load_7 = load float* %input_10_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_7"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch37:0  %input_9_addr_7 = getelementptr [28 x float]* %input_9, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_9_addr_7"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="5">
<![CDATA[
branch37:1  %input_9_load_7 = load float* %input_9_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_7"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch36:0  %input_8_addr_6 = getelementptr [28 x float]* %input_8, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_8_addr_6"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="5">
<![CDATA[
branch36:1  %input_8_load_7 = load float* %input_8_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_7"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch35:0  %input_7_addr_6 = getelementptr [28 x float]* %input_7, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_7_addr_6"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="5">
<![CDATA[
branch35:1  %input_7_load_7 = load float* %input_7_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_7"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch34:0  %input_6_addr_7 = getelementptr [28 x float]* %input_6, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_6_addr_7"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="5">
<![CDATA[
branch34:1  %input_6_load_7 = load float* %input_6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_7"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch33:0  %input_5_addr_6 = getelementptr [28 x float]* %input_5, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_5_addr_6"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="5">
<![CDATA[
branch33:1  %input_5_load_7 = load float* %input_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_7"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch32:0  %input_4_addr_5 = getelementptr [28 x float]* %input_4, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_4_addr_5"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="5">
<![CDATA[
branch32:1  %input_4_load_7 = load float* %input_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_7"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch31:0  %input_3_addr_7 = getelementptr [28 x float]* %input_3, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_3_addr_7"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="5">
<![CDATA[
branch31:1  %input_3_load_7 = load float* %input_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_7"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch30:0  %input_2_addr_7 = getelementptr [28 x float]* %input_2, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_2_addr_7"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="5">
<![CDATA[
branch30:1  %input_2_load_7 = load float* %input_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_7"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch55:0  %input_27_addr_1 = getelementptr [28 x float]* %input_27, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="input_27_addr_1"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="5">
<![CDATA[
branch55:1  %input_27_load_1 = load float* %input_27_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_27_load_1"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_2_2_a = getelementptr [6 x float]* @conv_1_weights_2_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_2_a"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_2_2_l = load float* %conv_1_weights_2_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_2_l"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_end:18  %add_ln11 = add i8 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:30  %zext_ln30_5 = zext i5 %select_ln30_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:40  %conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_0_l"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
branch248:1  %input_24_load = load float* %input_24_addr, align 4

]]></Node>
<StgValue><ssdm name="input_24_load"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
branch248:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="5">
<![CDATA[
branch247:1  %input_23_load = load float* %input_23_addr, align 4

]]></Node>
<StgValue><ssdm name="input_23_load"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch247:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="5">
<![CDATA[
branch246:1  %input_22_load = load float* %input_22_addr, align 4

]]></Node>
<StgValue><ssdm name="input_22_load"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch246:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="5">
<![CDATA[
branch245:1  %input_21_load = load float* %input_21_addr, align 4

]]></Node>
<StgValue><ssdm name="input_21_load"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch245:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
branch244:1  %input_20_load = load float* %input_20_addr, align 4

]]></Node>
<StgValue><ssdm name="input_20_load"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch244:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5">
<![CDATA[
branch243:1  %input_19_load = load float* %input_19_addr, align 4

]]></Node>
<StgValue><ssdm name="input_19_load"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch243:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="5">
<![CDATA[
branch242:1  %input_18_load = load float* %input_18_addr, align 4

]]></Node>
<StgValue><ssdm name="input_18_load"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch242:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="5">
<![CDATA[
branch241:1  %input_17_load = load float* %input_17_addr, align 4

]]></Node>
<StgValue><ssdm name="input_17_load"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch241:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5">
<![CDATA[
branch240:1  %input_16_load = load float* %input_16_addr, align 4

]]></Node>
<StgValue><ssdm name="input_16_load"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch240:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="5">
<![CDATA[
branch239:1  %input_15_load = load float* %input_15_addr, align 4

]]></Node>
<StgValue><ssdm name="input_15_load"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch239:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="5">
<![CDATA[
branch238:1  %input_14_load = load float* %input_14_addr, align 4

]]></Node>
<StgValue><ssdm name="input_14_load"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch238:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="5">
<![CDATA[
branch237:1  %input_13_load = load float* %input_13_addr, align 4

]]></Node>
<StgValue><ssdm name="input_13_load"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch237:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="5">
<![CDATA[
branch236:1  %input_12_load = load float* %input_12_addr, align 4

]]></Node>
<StgValue><ssdm name="input_12_load"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch236:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="5">
<![CDATA[
branch235:1  %input_11_load = load float* %input_11_addr, align 4

]]></Node>
<StgValue><ssdm name="input_11_load"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch235:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="5">
<![CDATA[
branch234:1  %input_10_load = load float* %input_10_addr, align 4

]]></Node>
<StgValue><ssdm name="input_10_load"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch234:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="5">
<![CDATA[
branch233:1  %input_9_load = load float* %input_9_addr, align 4

]]></Node>
<StgValue><ssdm name="input_9_load"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
branch233:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="5">
<![CDATA[
branch232:1  %input_8_load = load float* %input_8_addr, align 4

]]></Node>
<StgValue><ssdm name="input_8_load"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch232:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="5">
<![CDATA[
branch231:1  %input_7_load = load float* %input_7_addr, align 4

]]></Node>
<StgValue><ssdm name="input_7_load"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch231:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="5">
<![CDATA[
branch230:1  %input_6_load = load float* %input_6_addr, align 4

]]></Node>
<StgValue><ssdm name="input_6_load"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch230:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="5">
<![CDATA[
branch229:1  %input_5_load = load float* %input_5_addr, align 4

]]></Node>
<StgValue><ssdm name="input_5_load"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch229:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="5">
<![CDATA[
branch228:1  %input_4_load = load float* %input_4_addr, align 4

]]></Node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch228:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="5">
<![CDATA[
branch227:1  %input_3_load = load float* %input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch227:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="5">
<![CDATA[
branch226:1  %input_2_load = load float* %input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch226:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="5">
<![CDATA[
branch225:1  %input_1_load = load float* %input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch225:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
branch224:1  %input_0_load = load float* %input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
branch224:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="5">
<![CDATA[
branch249:1  %input_25_load = load float* %input_25_addr, align 4

]]></Node>
<StgValue><ssdm name="input_25_load"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch249:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
:0  %phi_ln23 = phi float [ %input_0_load, %branch224 ], [ %input_1_load, %branch225 ], [ %input_2_load, %branch226 ], [ %input_3_load, %branch227 ], [ %input_4_load, %branch228 ], [ %input_5_load, %branch229 ], [ %input_6_load, %branch230 ], [ %input_7_load, %branch231 ], [ %input_8_load, %branch232 ], [ %input_9_load, %branch233 ], [ %input_10_load, %branch234 ], [ %input_11_load, %branch235 ], [ %input_12_load, %branch236 ], [ %input_13_load, %branch237 ], [ %input_14_load, %branch238 ], [ %input_15_load, %branch239 ], [ %input_16_load, %branch240 ], [ %input_17_load, %branch241 ], [ %input_18_load, %branch242 ], [ %input_19_load, %branch243 ], [ %input_20_load, %branch244 ], [ %input_21_load, %branch245 ], [ %input_22_load, %branch246 ], [ %input_23_load, %branch247 ], [ %input_24_load, %branch248 ], [ %input_25_load, %branch249 ]

]]></Node>
<StgValue><ssdm name="phi_ln23"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8 = fmul float %conv_1_weights_0_0_l, %phi_ln23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_0_1_l = load float* %conv_1_weights_0_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_1_l"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="5">
<![CDATA[
branch220:1  %input_24_load_1 = load float* %input_24_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_1"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
branch220:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="5">
<![CDATA[
branch219:1  %input_23_load_1 = load float* %input_23_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_1"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch219:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="5">
<![CDATA[
branch218:1  %input_22_load_1 = load float* %input_22_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_1"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch218:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="5">
<![CDATA[
branch217:1  %input_21_load_1 = load float* %input_21_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_1"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
branch217:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="5">
<![CDATA[
branch216:1  %input_20_load_1 = load float* %input_20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_1"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch216:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="5">
<![CDATA[
branch215:1  %input_19_load_1 = load float* %input_19_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_1"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch215:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="5">
<![CDATA[
branch214:1  %input_18_load_1 = load float* %input_18_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_1"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch214:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="5">
<![CDATA[
branch213:1  %input_17_load_1 = load float* %input_17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_1"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch213:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="5">
<![CDATA[
branch212:1  %input_16_load_1 = load float* %input_16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_1"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch212:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="5">
<![CDATA[
branch211:1  %input_15_load_1 = load float* %input_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_1"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
branch211:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="5">
<![CDATA[
branch210:1  %input_14_load_1 = load float* %input_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_1"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch210:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="5">
<![CDATA[
branch209:1  %input_13_load_1 = load float* %input_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_1"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
branch209:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="5">
<![CDATA[
branch208:1  %input_12_load_1 = load float* %input_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_1"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch208:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="5">
<![CDATA[
branch207:1  %input_11_load_1 = load float* %input_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_1"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch207:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="5">
<![CDATA[
branch206:1  %input_10_load_1 = load float* %input_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_1"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
branch206:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="5">
<![CDATA[
branch205:1  %input_9_load_1 = load float* %input_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_1"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch205:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="5">
<![CDATA[
branch204:1  %input_8_load_1 = load float* %input_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_1"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
branch204:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="5">
<![CDATA[
branch203:1  %input_7_load_1 = load float* %input_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_1"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
branch203:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="5">
<![CDATA[
branch202:1  %input_6_load_1 = load float* %input_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_1"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
branch202:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="5">
<![CDATA[
branch201:1  %input_5_load_1 = load float* %input_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_1"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
branch201:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="5">
<![CDATA[
branch200:1  %input_4_load_1 = load float* %input_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_1"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch200:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="5">
<![CDATA[
branch199:1  %input_3_load_1 = load float* %input_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_1"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch199:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="5">
<![CDATA[
branch198:1  %input_2_load_1 = load float* %input_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_1"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
branch198:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="5">
<![CDATA[
branch197:1  %input_1_load_1 = load float* %input_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch197:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="5">
<![CDATA[
branch196:1  %input_0_load_1 = load float* %input_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch196:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="5">
<![CDATA[
branch221:1  %input_25_load_1 = load float* %input_25_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_1"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch221:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
:0  %phi_ln23_1 = phi float [ %input_0_load_1, %branch196 ], [ %input_1_load_1, %branch197 ], [ %input_2_load_1, %branch198 ], [ %input_3_load_1, %branch199 ], [ %input_4_load_1, %branch200 ], [ %input_5_load_1, %branch201 ], [ %input_6_load_1, %branch202 ], [ %input_7_load_1, %branch203 ], [ %input_8_load_1, %branch204 ], [ %input_9_load_1, %branch205 ], [ %input_10_load_1, %branch206 ], [ %input_11_load_1, %branch207 ], [ %input_12_load_1, %branch208 ], [ %input_13_load_1, %branch209 ], [ %input_14_load_1, %branch210 ], [ %input_15_load_1, %branch211 ], [ %input_16_load_1, %branch212 ], [ %input_17_load_1, %branch213 ], [ %input_18_load_1, %branch214 ], [ %input_19_load_1, %branch215 ], [ %input_20_load_1, %branch216 ], [ %input_21_load_1, %branch217 ], [ %input_22_load_1, %branch218 ], [ %input_23_load_1, %branch219 ], [ %input_24_load_1, %branch220 ], [ %input_25_load_1, %branch221 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_1"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_0_1 = fmul float %conv_1_weights_0_1_l, %phi_ln23_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_0_2_l = load float* %conv_1_weights_0_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_2_l"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch192:0  %input_24_addr_2 = getelementptr [28 x float]* %input_24, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_24_addr_2"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="5">
<![CDATA[
branch192:1  %input_24_load_2 = load float* %input_24_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_2"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch191:0  %input_23_addr_2 = getelementptr [28 x float]* %input_23, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_23_addr_2"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="5">
<![CDATA[
branch191:1  %input_23_load_2 = load float* %input_23_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_2"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch190:0  %input_22_addr_2 = getelementptr [28 x float]* %input_22, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_22_addr_2"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="5">
<![CDATA[
branch190:1  %input_22_load_2 = load float* %input_22_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_2"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch189:0  %input_21_addr_2 = getelementptr [28 x float]* %input_21, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_21_addr_2"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="5">
<![CDATA[
branch189:1  %input_21_load_2 = load float* %input_21_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_2"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch188:0  %input_20_addr_2 = getelementptr [28 x float]* %input_20, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_20_addr_2"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="5">
<![CDATA[
branch188:1  %input_20_load_2 = load float* %input_20_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_2"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch187:0  %input_19_addr_2 = getelementptr [28 x float]* %input_19, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_19_addr_2"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="5">
<![CDATA[
branch187:1  %input_19_load_2 = load float* %input_19_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_2"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch186:0  %input_18_addr_2 = getelementptr [28 x float]* %input_18, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_18_addr_2"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="5">
<![CDATA[
branch186:1  %input_18_load_2 = load float* %input_18_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_2"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch185:0  %input_17_addr_2 = getelementptr [28 x float]* %input_17, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_17_addr_2"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="5">
<![CDATA[
branch185:1  %input_17_load_2 = load float* %input_17_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_2"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch184:0  %input_16_addr_2 = getelementptr [28 x float]* %input_16, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_16_addr_2"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="5">
<![CDATA[
branch184:1  %input_16_load_2 = load float* %input_16_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_2"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch183:0  %input_15_addr_2 = getelementptr [28 x float]* %input_15, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_15_addr_2"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="5">
<![CDATA[
branch183:1  %input_15_load_2 = load float* %input_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_2"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch182:0  %input_14_addr_2 = getelementptr [28 x float]* %input_14, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_14_addr_2"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="5">
<![CDATA[
branch182:1  %input_14_load_2 = load float* %input_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_2"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch181:0  %input_13_addr_2 = getelementptr [28 x float]* %input_13, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_13_addr_2"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="5">
<![CDATA[
branch181:1  %input_13_load_2 = load float* %input_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_2"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch180:0  %input_12_addr_2 = getelementptr [28 x float]* %input_12, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_12_addr_2"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="5">
<![CDATA[
branch180:1  %input_12_load_2 = load float* %input_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_2"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch179:0  %input_11_addr_2 = getelementptr [28 x float]* %input_11, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_11_addr_2"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="5">
<![CDATA[
branch179:1  %input_11_load_2 = load float* %input_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_2"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch178:0  %input_10_addr_2 = getelementptr [28 x float]* %input_10, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_10_addr_2"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="5">
<![CDATA[
branch178:1  %input_10_load_2 = load float* %input_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_2"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch177:0  %input_9_addr_2 = getelementptr [28 x float]* %input_9, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_9_addr_2"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="5">
<![CDATA[
branch177:1  %input_9_load_2 = load float* %input_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_2"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch176:0  %input_8_addr_2 = getelementptr [28 x float]* %input_8, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_8_addr_2"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="5">
<![CDATA[
branch176:1  %input_8_load_2 = load float* %input_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_2"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch175:0  %input_7_addr_2 = getelementptr [28 x float]* %input_7, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_7_addr_2"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="5">
<![CDATA[
branch175:1  %input_7_load_2 = load float* %input_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_2"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch174:0  %input_6_addr_2 = getelementptr [28 x float]* %input_6, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_6_addr_2"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="5">
<![CDATA[
branch174:1  %input_6_load_2 = load float* %input_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_2"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch173:0  %input_5_addr_2 = getelementptr [28 x float]* %input_5, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_5_addr_2"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="5">
<![CDATA[
branch173:1  %input_5_load_2 = load float* %input_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_2"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch172:0  %input_4_addr_2 = getelementptr [28 x float]* %input_4, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_4_addr_2"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="5">
<![CDATA[
branch172:1  %input_4_load_2 = load float* %input_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_2"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch171:0  %input_3_addr_2 = getelementptr [28 x float]* %input_3, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_3_addr_2"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="5">
<![CDATA[
branch171:1  %input_3_load_2 = load float* %input_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_2"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch170:0  %input_2_addr_2 = getelementptr [28 x float]* %input_2, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_2_addr_2"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="5">
<![CDATA[
branch170:1  %input_2_load_2 = load float* %input_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_2"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch169:0  %input_1_addr_2 = getelementptr [28 x float]* %input_1, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_1_addr_2"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="5">
<![CDATA[
branch169:1  %input_1_load_2 = load float* %input_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_2"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch168:0  %input_0_addr_2 = getelementptr [28 x float]* %input_0, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_0_addr_2"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="5">
<![CDATA[
branch168:1  %input_0_load_2 = load float* %input_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch193:0  %input_25_addr_2 = getelementptr [28 x float]* %input_25, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_25_addr_2"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="5">
<![CDATA[
branch193:1  %input_25_load_2 = load float* %input_25_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_2"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_0_l"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="5">
<![CDATA[
branch165:1  %input_25_load_3 = load float* %input_25_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_3"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch165:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="5">
<![CDATA[
branch164:1  %input_24_load_3 = load float* %input_24_addr71, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_3"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch164:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="5">
<![CDATA[
branch163:1  %input_23_load_3 = load float* %input_23_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_3"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch163:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="5">
<![CDATA[
branch162:1  %input_22_load_3 = load float* %input_22_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_3"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
branch162:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="5">
<![CDATA[
branch161:1  %input_21_load_3 = load float* %input_21_addr62, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_3"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch161:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="5">
<![CDATA[
branch160:1  %input_20_load_3 = load float* %input_20_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_3"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
branch160:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="5">
<![CDATA[
branch159:1  %input_19_load_3 = load float* %input_19_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_3"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch159:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="5">
<![CDATA[
branch158:1  %input_18_load_3 = load float* %input_18_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_3"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
branch158:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="5">
<![CDATA[
branch157:1  %input_17_load_3 = load float* %input_17_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_3"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch157:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="5">
<![CDATA[
branch156:1  %input_16_load_3 = load float* %input_16_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_3"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch156:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="5">
<![CDATA[
branch155:1  %input_15_load_3 = load float* %input_15_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_3"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch155:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="5">
<![CDATA[
branch154:1  %input_14_load_3 = load float* %input_14_addr41, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_3"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch154:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="5">
<![CDATA[
branch153:1  %input_13_load_3 = load float* %input_13_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_3"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
branch153:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="5">
<![CDATA[
branch152:1  %input_12_load_3 = load float* %input_12_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_3"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch152:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="5">
<![CDATA[
branch151:1  %input_11_load_3 = load float* %input_11_addr32, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_3"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
branch151:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="5">
<![CDATA[
branch150:1  %input_10_load_3 = load float* %input_10_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_3"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
branch150:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="5">
<![CDATA[
branch149:1  %input_9_load_3 = load float* %input_9_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_3"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch149:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="5">
<![CDATA[
branch148:1  %input_8_load_3 = load float* %input_8_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_3"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
branch148:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="5">
<![CDATA[
branch147:1  %input_7_load_3 = load float* %input_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_3"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
branch147:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="5">
<![CDATA[
branch146:1  %input_6_load_3 = load float* %input_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_3"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch146:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="5">
<![CDATA[
branch145:1  %input_5_load_3 = load float* %input_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_3"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
branch145:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="5">
<![CDATA[
branch144:1  %input_4_load_3 = load float* %input_4_addr11, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_3"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
branch144:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="5">
<![CDATA[
branch143:1  %input_3_load_3 = load float* %input_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_3"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch143:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="5">
<![CDATA[
branch142:1  %input_2_load_3 = load float* %input_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_3"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
branch142:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="5">
<![CDATA[
branch141:1  %input_1_load_3 = load float* %input_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_3"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
branch141:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="5">
<![CDATA[
branch166:1  %input_26_load = load float* %input_26_addr, align 4

]]></Node>
<StgValue><ssdm name="input_26_load"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
branch166:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
:0  %phi_ln23_3 = phi float [ %input_1_load_3, %branch141 ], [ %input_2_load_3, %branch142 ], [ %input_3_load_3, %branch143 ], [ %input_4_load_3, %branch144 ], [ %input_5_load_3, %branch145 ], [ %input_6_load_3, %branch146 ], [ %input_7_load_3, %branch147 ], [ %input_8_load_3, %branch148 ], [ %input_9_load_3, %branch149 ], [ %input_10_load_3, %branch150 ], [ %input_11_load_3, %branch151 ], [ %input_12_load_3, %branch152 ], [ %input_13_load_3, %branch153 ], [ %input_14_load_3, %branch154 ], [ %input_15_load_3, %branch155 ], [ %input_16_load_3, %branch156 ], [ %input_17_load_3, %branch157 ], [ %input_18_load_3, %branch158 ], [ %input_19_load_3, %branch159 ], [ %input_20_load_3, %branch160 ], [ %input_21_load_3, %branch161 ], [ %input_22_load_3, %branch162 ], [ %input_23_load_3, %branch163 ], [ %input_24_load_3, %branch164 ], [ %input_25_load_3, %branch165 ], [ %input_26_load, %branch166 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_3"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1 = fmul float %conv_1_weights_1_0_l, %phi_ln23_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_1_1_l = load float* %conv_1_weights_1_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_1_l"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="5">
<![CDATA[
branch137:1  %input_25_load_4 = load float* %input_25_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_4"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
branch137:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="5">
<![CDATA[
branch136:1  %input_24_load_4 = load float* %input_24_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_4"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch136:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="5">
<![CDATA[
branch135:1  %input_23_load_4 = load float* %input_23_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_4"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch135:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="5">
<![CDATA[
branch134:1  %input_22_load_4 = load float* %input_22_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_4"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
branch134:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="5">
<![CDATA[
branch133:1  %input_21_load_4 = load float* %input_21_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_4"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
branch133:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="5">
<![CDATA[
branch132:1  %input_20_load_4 = load float* %input_20_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_4"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
branch132:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="5">
<![CDATA[
branch131:1  %input_19_load_4 = load float* %input_19_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_4"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
branch131:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="5">
<![CDATA[
branch130:1  %input_18_load_4 = load float* %input_18_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_4"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
branch130:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="5">
<![CDATA[
branch129:1  %input_17_load_4 = load float* %input_17_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_4"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
branch129:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="5">
<![CDATA[
branch128:1  %input_16_load_4 = load float* %input_16_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_4"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
branch128:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="5">
<![CDATA[
branch127:1  %input_15_load_4 = load float* %input_15_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_4"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch127:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="5">
<![CDATA[
branch126:1  %input_14_load_4 = load float* %input_14_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_4"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
branch126:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="5">
<![CDATA[
branch125:1  %input_13_load_4 = load float* %input_13_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_4"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
branch125:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="5">
<![CDATA[
branch124:1  %input_12_load_4 = load float* %input_12_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_4"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
branch124:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="5">
<![CDATA[
branch123:1  %input_11_load_4 = load float* %input_11_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_4"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
branch123:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="5">
<![CDATA[
branch122:1  %input_10_load_4 = load float* %input_10_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_4"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
branch122:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="5">
<![CDATA[
branch121:1  %input_9_load_4 = load float* %input_9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_4"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch121:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="5">
<![CDATA[
branch120:1  %input_8_load_4 = load float* %input_8_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_4"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
branch120:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="5">
<![CDATA[
branch119:1  %input_7_load_4 = load float* %input_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_4"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
branch119:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="5">
<![CDATA[
branch118:1  %input_6_load_4 = load float* %input_6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_4"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
branch118:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="5">
<![CDATA[
branch117:1  %input_5_load_4 = load float* %input_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_4"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
branch117:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="5">
<![CDATA[
branch116:1  %input_4_load_4 = load float* %input_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_4"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
branch116:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="5">
<![CDATA[
branch115:1  %input_3_load_4 = load float* %input_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_4"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
branch115:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="5">
<![CDATA[
branch114:1  %input_2_load_4 = load float* %input_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_4"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
branch114:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="5">
<![CDATA[
branch113:1  %input_1_load_4 = load float* %input_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_4"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
branch113:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="5">
<![CDATA[
branch138:1  %input_26_load_1 = load float* %input_26_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_26_load_1"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
branch138:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
:0  %phi_ln23_4 = phi float [ %input_1_load_4, %branch113 ], [ %input_2_load_4, %branch114 ], [ %input_3_load_4, %branch115 ], [ %input_4_load_4, %branch116 ], [ %input_5_load_4, %branch117 ], [ %input_6_load_4, %branch118 ], [ %input_7_load_4, %branch119 ], [ %input_8_load_4, %branch120 ], [ %input_9_load_4, %branch121 ], [ %input_10_load_4, %branch122 ], [ %input_11_load_4, %branch123 ], [ %input_12_load_4, %branch124 ], [ %input_13_load_4, %branch125 ], [ %input_14_load_4, %branch126 ], [ %input_15_load_4, %branch127 ], [ %input_16_load_4, %branch128 ], [ %input_17_load_4, %branch129 ], [ %input_18_load_4, %branch130 ], [ %input_19_load_4, %branch131 ], [ %input_20_load_4, %branch132 ], [ %input_21_load_4, %branch133 ], [ %input_22_load_4, %branch134 ], [ %input_23_load_4, %branch135 ], [ %input_24_load_4, %branch136 ], [ %input_25_load_4, %branch137 ], [ %input_26_load_1, %branch138 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_4"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1_1 = fmul float %conv_1_weights_1_1_l, %phi_ln23_4

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_1_2_l = load float* %conv_1_weights_1_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_2_l"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch109:0  %input_25_addr_5 = getelementptr [28 x float]* %input_25, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_25_addr_5"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="5">
<![CDATA[
branch109:1  %input_25_load_5 = load float* %input_25_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_5"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch108:0  %input_24_addr_4 = getelementptr [28 x float]* %input_24, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_24_addr_4"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="5">
<![CDATA[
branch108:1  %input_24_load_5 = load float* %input_24_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_5"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch107:0  %input_23_addr_5 = getelementptr [28 x float]* %input_23, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_23_addr_5"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="5">
<![CDATA[
branch107:1  %input_23_load_5 = load float* %input_23_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_5"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch106:0  %input_22_addr_5 = getelementptr [28 x float]* %input_22, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_22_addr_5"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="5">
<![CDATA[
branch106:1  %input_22_load_5 = load float* %input_22_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_5"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch105:0  %input_21_addr_4 = getelementptr [28 x float]* %input_21, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_21_addr_4"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="5">
<![CDATA[
branch105:1  %input_21_load_5 = load float* %input_21_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_5"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch104:0  %input_20_addr_5 = getelementptr [28 x float]* %input_20, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_20_addr_5"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="5">
<![CDATA[
branch104:1  %input_20_load_5 = load float* %input_20_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_5"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch103:0  %input_19_addr_5 = getelementptr [28 x float]* %input_19, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_19_addr_5"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="5">
<![CDATA[
branch103:1  %input_19_load_5 = load float* %input_19_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_5"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch102:0  %input_18_addr_5 = getelementptr [28 x float]* %input_18, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_18_addr_5"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="5">
<![CDATA[
branch102:1  %input_18_load_5 = load float* %input_18_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_5"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch101:0  %input_17_addr_5 = getelementptr [28 x float]* %input_17, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_17_addr_5"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="5">
<![CDATA[
branch101:1  %input_17_load_5 = load float* %input_17_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_5"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch100:0  %input_16_addr_5 = getelementptr [28 x float]* %input_16, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_16_addr_5"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="5">
<![CDATA[
branch100:1  %input_16_load_5 = load float* %input_16_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_5"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch99:0  %input_15_addr_5 = getelementptr [28 x float]* %input_15, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_15_addr_5"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="5">
<![CDATA[
branch99:1  %input_15_load_5 = load float* %input_15_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_5"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch98:0  %input_14_addr_4 = getelementptr [28 x float]* %input_14, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_14_addr_4"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="5">
<![CDATA[
branch98:1  %input_14_load_5 = load float* %input_14_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_5"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch97:0  %input_13_addr_5 = getelementptr [28 x float]* %input_13, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_13_addr_5"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="5">
<![CDATA[
branch97:1  %input_13_load_5 = load float* %input_13_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_5"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch96:0  %input_12_addr_5 = getelementptr [28 x float]* %input_12, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_12_addr_5"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="5">
<![CDATA[
branch96:1  %input_12_load_5 = load float* %input_12_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_5"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch95:0  %input_11_addr_4 = getelementptr [28 x float]* %input_11, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_11_addr_4"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="5">
<![CDATA[
branch95:1  %input_11_load_5 = load float* %input_11_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_5"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch94:0  %input_10_addr_5 = getelementptr [28 x float]* %input_10, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_10_addr_5"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="5">
<![CDATA[
branch94:1  %input_10_load_5 = load float* %input_10_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_5"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch93:0  %input_9_addr_5 = getelementptr [28 x float]* %input_9, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_9_addr_5"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="5">
<![CDATA[
branch93:1  %input_9_load_5 = load float* %input_9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_5"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch92:0  %input_8_addr_5 = getelementptr [28 x float]* %input_8, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_8_addr_5"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="5">
<![CDATA[
branch92:1  %input_8_load_5 = load float* %input_8_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_5"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch91:0  %input_7_addr_5 = getelementptr [28 x float]* %input_7, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_7_addr_5"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="5">
<![CDATA[
branch91:1  %input_7_load_5 = load float* %input_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_5"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch90:0  %input_6_addr_5 = getelementptr [28 x float]* %input_6, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_6_addr_5"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="5">
<![CDATA[
branch90:1  %input_6_load_5 = load float* %input_6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_5"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch89:0  %input_5_addr_5 = getelementptr [28 x float]* %input_5, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_5_addr_5"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="5">
<![CDATA[
branch89:1  %input_5_load_5 = load float* %input_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_5"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch88:0  %input_4_addr_4 = getelementptr [28 x float]* %input_4, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_4_addr_4"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="5">
<![CDATA[
branch88:1  %input_4_load_5 = load float* %input_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_5"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch87:0  %input_3_addr_5 = getelementptr [28 x float]* %input_3, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_3_addr_5"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="5">
<![CDATA[
branch87:1  %input_3_load_5 = load float* %input_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_5"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch86:0  %input_2_addr_5 = getelementptr [28 x float]* %input_2, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_2_addr_5"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="5">
<![CDATA[
branch86:1  %input_2_load_5 = load float* %input_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_5"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch85:0  %input_1_addr_5 = getelementptr [28 x float]* %input_1, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_1_addr_5"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="5">
<![CDATA[
branch85:1  %input_1_load_5 = load float* %input_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_5"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch110:0  %input_26_addr_2 = getelementptr [28 x float]* %input_26, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_26_addr_2"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="5">
<![CDATA[
branch110:1  %input_26_load_2 = load float* %input_26_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_26_load_2"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_0_l"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="5">
<![CDATA[
branch82:1  %input_26_load_3 = load float* %input_26_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_26_load_3"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
branch82:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="5">
<![CDATA[
branch81:1  %input_25_load_6 = load float* %input_25_addr75, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_6"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
branch81:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="5">
<![CDATA[
branch80:1  %input_24_load_6 = load float* %input_24_addr72, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_6"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
branch80:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="5">
<![CDATA[
branch79:1  %input_23_load_6 = load float* %input_23_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_6"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
branch79:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="5">
<![CDATA[
branch78:1  %input_22_load_6 = load float* %input_22_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_6"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
branch78:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="5">
<![CDATA[
branch77:1  %input_21_load_6 = load float* %input_21_addr63, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_6"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
branch77:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="5">
<![CDATA[
branch76:1  %input_20_load_6 = load float* %input_20_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_6"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
branch76:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="5">
<![CDATA[
branch75:1  %input_19_load_6 = load float* %input_19_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_6"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
branch75:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="5">
<![CDATA[
branch74:1  %input_18_load_6 = load float* %input_18_addr54, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_6"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0">
<![CDATA[
branch74:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="5">
<![CDATA[
branch73:1  %input_17_load_6 = load float* %input_17_addr51, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_6"/></StgValue>
</operation>

<operation id="757" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
branch73:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="758" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="5">
<![CDATA[
branch72:1  %input_16_load_6 = load float* %input_16_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_6"/></StgValue>
</operation>

<operation id="759" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
branch72:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="760" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="5">
<![CDATA[
branch71:1  %input_15_load_6 = load float* %input_15_addr45, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_6"/></StgValue>
</operation>

<operation id="761" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
branch71:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="762" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="5">
<![CDATA[
branch70:1  %input_14_load_6 = load float* %input_14_addr42, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_6"/></StgValue>
</operation>

<operation id="763" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
branch70:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="764" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="5">
<![CDATA[
branch69:1  %input_13_load_6 = load float* %input_13_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_6"/></StgValue>
</operation>

<operation id="765" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
branch69:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="766" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="5">
<![CDATA[
branch68:1  %input_12_load_6 = load float* %input_12_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_6"/></StgValue>
</operation>

<operation id="767" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0">
<![CDATA[
branch68:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="768" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="5">
<![CDATA[
branch67:1  %input_11_load_6 = load float* %input_11_addr33, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_6"/></StgValue>
</operation>

<operation id="769" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0">
<![CDATA[
branch67:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="770" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="5">
<![CDATA[
branch66:1  %input_10_load_6 = load float* %input_10_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_6"/></StgValue>
</operation>

<operation id="771" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
branch66:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="772" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="5">
<![CDATA[
branch65:1  %input_9_load_6 = load float* %input_9_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_6"/></StgValue>
</operation>

<operation id="773" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
branch65:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="774" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="5">
<![CDATA[
branch64:1  %input_8_load_6 = load float* %input_8_addr24, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_6"/></StgValue>
</operation>

<operation id="775" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
branch64:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="776" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="5">
<![CDATA[
branch63:1  %input_7_load_6 = load float* %input_7_addr21, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_6"/></StgValue>
</operation>

<operation id="777" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
branch63:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="778" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="5">
<![CDATA[
branch62:1  %input_6_load_6 = load float* %input_6_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_6"/></StgValue>
</operation>

<operation id="779" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
branch62:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="780" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="5">
<![CDATA[
branch61:1  %input_5_load_6 = load float* %input_5_addr15, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_6"/></StgValue>
</operation>

<operation id="781" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
branch61:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="782" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="5">
<![CDATA[
branch60:1  %input_4_load_6 = load float* %input_4_addr12, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_6"/></StgValue>
</operation>

<operation id="783" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
branch60:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="784" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="5">
<![CDATA[
branch59:1  %input_3_load_6 = load float* %input_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_6"/></StgValue>
</operation>

<operation id="785" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
branch59:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="786" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="5">
<![CDATA[
branch58:1  %input_2_load_6 = load float* %input_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_6"/></StgValue>
</operation>

<operation id="787" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0">
<![CDATA[
branch58:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="788" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="5">
<![CDATA[
branch83:1  %input_27_load = load float* %input_27_addr, align 4

]]></Node>
<StgValue><ssdm name="input_27_load"/></StgValue>
</operation>

<operation id="789" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
branch83:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="790" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
:0  %phi_ln23_6 = phi float [ %input_2_load_6, %branch58 ], [ %input_3_load_6, %branch59 ], [ %input_4_load_6, %branch60 ], [ %input_5_load_6, %branch61 ], [ %input_6_load_6, %branch62 ], [ %input_7_load_6, %branch63 ], [ %input_8_load_6, %branch64 ], [ %input_9_load_6, %branch65 ], [ %input_10_load_6, %branch66 ], [ %input_11_load_6, %branch67 ], [ %input_12_load_6, %branch68 ], [ %input_13_load_6, %branch69 ], [ %input_14_load_6, %branch70 ], [ %input_15_load_6, %branch71 ], [ %input_16_load_6, %branch72 ], [ %input_17_load_6, %branch73 ], [ %input_18_load_6, %branch74 ], [ %input_19_load_6, %branch75 ], [ %input_20_load_6, %branch76 ], [ %input_21_load_6, %branch77 ], [ %input_22_load_6, %branch78 ], [ %input_23_load_6, %branch79 ], [ %input_24_load_6, %branch80 ], [ %input_25_load_6, %branch81 ], [ %input_26_load_3, %branch82 ], [ %input_27_load, %branch83 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_6"/></StgValue>
</operation>

<operation id="791" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2 = fmul float %conv_1_weights_2_0_l, %phi_ln23_6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="792" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_2_1_l = load float* %conv_1_weights_2_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_1_l"/></StgValue>
</operation>

<operation id="793" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="5">
<![CDATA[
branch54:1  %input_26_load_4 = load float* %input_26_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_26_load_4"/></StgValue>
</operation>

<operation id="794" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
branch54:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="795" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="5">
<![CDATA[
branch53:1  %input_25_load_7 = load float* %input_25_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_7"/></StgValue>
</operation>

<operation id="796" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
branch53:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="797" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="5">
<![CDATA[
branch52:1  %input_24_load_7 = load float* %input_24_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_7"/></StgValue>
</operation>

<operation id="798" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
branch52:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="799" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="5">
<![CDATA[
branch51:1  %input_23_load_7 = load float* %input_23_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_7"/></StgValue>
</operation>

<operation id="800" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
branch51:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="801" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="5">
<![CDATA[
branch50:1  %input_22_load_7 = load float* %input_22_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_7"/></StgValue>
</operation>

<operation id="802" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
branch50:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="803" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="5">
<![CDATA[
branch49:1  %input_21_load_7 = load float* %input_21_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_7"/></StgValue>
</operation>

<operation id="804" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
branch49:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="805" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="5">
<![CDATA[
branch48:1  %input_20_load_7 = load float* %input_20_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_7"/></StgValue>
</operation>

<operation id="806" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0">
<![CDATA[
branch48:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="807" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="5">
<![CDATA[
branch47:1  %input_19_load_7 = load float* %input_19_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_7"/></StgValue>
</operation>

<operation id="808" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
branch47:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="809" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="5">
<![CDATA[
branch46:1  %input_18_load_7 = load float* %input_18_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_7"/></StgValue>
</operation>

<operation id="810" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
branch46:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="811" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="5">
<![CDATA[
branch45:1  %input_17_load_7 = load float* %input_17_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_7"/></StgValue>
</operation>

<operation id="812" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0">
<![CDATA[
branch45:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="813" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="5">
<![CDATA[
branch44:1  %input_16_load_7 = load float* %input_16_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_7"/></StgValue>
</operation>

<operation id="814" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
branch44:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="815" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="5">
<![CDATA[
branch43:1  %input_15_load_7 = load float* %input_15_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_7"/></StgValue>
</operation>

<operation id="816" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0">
<![CDATA[
branch43:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="817" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="5">
<![CDATA[
branch42:1  %input_14_load_7 = load float* %input_14_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_7"/></StgValue>
</operation>

<operation id="818" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0">
<![CDATA[
branch42:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="819" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="5">
<![CDATA[
branch41:1  %input_13_load_7 = load float* %input_13_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_7"/></StgValue>
</operation>

<operation id="820" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
branch41:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="821" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="5">
<![CDATA[
branch40:1  %input_12_load_7 = load float* %input_12_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_7"/></StgValue>
</operation>

<operation id="822" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0">
<![CDATA[
branch40:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="823" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="5">
<![CDATA[
branch39:1  %input_11_load_7 = load float* %input_11_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_7"/></StgValue>
</operation>

<operation id="824" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0">
<![CDATA[
branch39:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="825" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="5">
<![CDATA[
branch38:1  %input_10_load_7 = load float* %input_10_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_7"/></StgValue>
</operation>

<operation id="826" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0">
<![CDATA[
branch38:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="827" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="5">
<![CDATA[
branch37:1  %input_9_load_7 = load float* %input_9_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_7"/></StgValue>
</operation>

<operation id="828" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0">
<![CDATA[
branch37:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="829" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="5">
<![CDATA[
branch36:1  %input_8_load_7 = load float* %input_8_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_7"/></StgValue>
</operation>

<operation id="830" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
branch36:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="831" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="5">
<![CDATA[
branch35:1  %input_7_load_7 = load float* %input_7_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_7"/></StgValue>
</operation>

<operation id="832" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0">
<![CDATA[
branch35:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="833" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="5">
<![CDATA[
branch34:1  %input_6_load_7 = load float* %input_6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_7"/></StgValue>
</operation>

<operation id="834" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
branch34:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="835" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="5">
<![CDATA[
branch33:1  %input_5_load_7 = load float* %input_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_7"/></StgValue>
</operation>

<operation id="836" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0">
<![CDATA[
branch33:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="837" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="5">
<![CDATA[
branch32:1  %input_4_load_7 = load float* %input_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_7"/></StgValue>
</operation>

<operation id="838" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
branch32:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="839" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="5">
<![CDATA[
branch31:1  %input_3_load_7 = load float* %input_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_7"/></StgValue>
</operation>

<operation id="840" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
branch31:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="841" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="5">
<![CDATA[
branch30:1  %input_2_load_7 = load float* %input_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_7"/></StgValue>
</operation>

<operation id="842" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0">
<![CDATA[
branch30:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="843" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="5">
<![CDATA[
branch55:1  %input_27_load_1 = load float* %input_27_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_27_load_1"/></StgValue>
</operation>

<operation id="844" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
branch55:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="845" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_2_2_l = load float* %conv_1_weights_2_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_2_l"/></StgValue>
</operation>

<operation id="846" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch26:0  %input_26_addr_5 = getelementptr [28 x float]* %input_26, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_26_addr_5"/></StgValue>
</operation>

<operation id="847" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="5">
<![CDATA[
branch26:1  %input_26_load_5 = load float* %input_26_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_26_load_5"/></StgValue>
</operation>

<operation id="848" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch25:0  %input_25_addr_7 = getelementptr [28 x float]* %input_25, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_25_addr_7"/></StgValue>
</operation>

<operation id="849" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="5">
<![CDATA[
branch25:1  %input_25_load_8 = load float* %input_25_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_8"/></StgValue>
</operation>

<operation id="850" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch24:0  %input_24_addr_6 = getelementptr [28 x float]* %input_24, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_24_addr_6"/></StgValue>
</operation>

<operation id="851" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="5">
<![CDATA[
branch24:1  %input_24_load_8 = load float* %input_24_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_8"/></StgValue>
</operation>

<operation id="852" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch23:0  %input_23_addr_8 = getelementptr [28 x float]* %input_23, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_23_addr_8"/></StgValue>
</operation>

<operation id="853" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="5">
<![CDATA[
branch23:1  %input_23_load_8 = load float* %input_23_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_8"/></StgValue>
</operation>

<operation id="854" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch22:0  %input_22_addr_8 = getelementptr [28 x float]* %input_22, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_22_addr_8"/></StgValue>
</operation>

<operation id="855" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="5">
<![CDATA[
branch22:1  %input_22_load_8 = load float* %input_22_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_8"/></StgValue>
</operation>

<operation id="856" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch21:0  %input_21_addr_6 = getelementptr [28 x float]* %input_21, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_21_addr_6"/></StgValue>
</operation>

<operation id="857" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="5">
<![CDATA[
branch21:1  %input_21_load_8 = load float* %input_21_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_8"/></StgValue>
</operation>

<operation id="858" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch20:0  %input_20_addr_8 = getelementptr [28 x float]* %input_20, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_20_addr_8"/></StgValue>
</operation>

<operation id="859" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="5">
<![CDATA[
branch20:1  %input_20_load_8 = load float* %input_20_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_8"/></StgValue>
</operation>

<operation id="860" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch19:0  %input_19_addr_8 = getelementptr [28 x float]* %input_19, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_19_addr_8"/></StgValue>
</operation>

<operation id="861" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="5">
<![CDATA[
branch19:1  %input_19_load_8 = load float* %input_19_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_8"/></StgValue>
</operation>

<operation id="862" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch18:0  %input_18_addr_7 = getelementptr [28 x float]* %input_18, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_18_addr_7"/></StgValue>
</operation>

<operation id="863" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="5">
<![CDATA[
branch18:1  %input_18_load_8 = load float* %input_18_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_8"/></StgValue>
</operation>

<operation id="864" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch17:0  %input_17_addr_7 = getelementptr [28 x float]* %input_17, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_17_addr_7"/></StgValue>
</operation>

<operation id="865" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="5">
<![CDATA[
branch17:1  %input_17_load_8 = load float* %input_17_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_8"/></StgValue>
</operation>

<operation id="866" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16:0  %input_16_addr_8 = getelementptr [28 x float]* %input_16, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_16_addr_8"/></StgValue>
</operation>

<operation id="867" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="5">
<![CDATA[
branch16:1  %input_16_load_8 = load float* %input_16_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_8"/></StgValue>
</operation>

<operation id="868" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch15:0  %input_15_addr_7 = getelementptr [28 x float]* %input_15, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_15_addr_7"/></StgValue>
</operation>

<operation id="869" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="5">
<![CDATA[
branch15:1  %input_15_load_8 = load float* %input_15_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_8"/></StgValue>
</operation>

<operation id="870" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:0  %input_14_addr_6 = getelementptr [28 x float]* %input_14, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_14_addr_6"/></StgValue>
</operation>

<operation id="871" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="5">
<![CDATA[
branch14:1  %input_14_load_8 = load float* %input_14_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_8"/></StgValue>
</operation>

<operation id="872" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch13:0  %input_13_addr_8 = getelementptr [28 x float]* %input_13, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_13_addr_8"/></StgValue>
</operation>

<operation id="873" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="5">
<![CDATA[
branch13:1  %input_13_load_8 = load float* %input_13_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_8"/></StgValue>
</operation>

<operation id="874" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch12:0  %input_12_addr_8 = getelementptr [28 x float]* %input_12, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_12_addr_8"/></StgValue>
</operation>

<operation id="875" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="5">
<![CDATA[
branch12:1  %input_12_load_8 = load float* %input_12_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_8"/></StgValue>
</operation>

<operation id="876" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch11:0  %input_11_addr_6 = getelementptr [28 x float]* %input_11, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_11_addr_6"/></StgValue>
</operation>

<operation id="877" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="5">
<![CDATA[
branch11:1  %input_11_load_8 = load float* %input_11_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_8"/></StgValue>
</operation>

<operation id="878" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch10:0  %input_10_addr_8 = getelementptr [28 x float]* %input_10, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_10_addr_8"/></StgValue>
</operation>

<operation id="879" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="5">
<![CDATA[
branch10:1  %input_10_load_8 = load float* %input_10_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_8"/></StgValue>
</operation>

<operation id="880" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch9:0  %input_9_addr_8 = getelementptr [28 x float]* %input_9, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_9_addr_8"/></StgValue>
</operation>

<operation id="881" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="5">
<![CDATA[
branch9:1  %input_9_load_8 = load float* %input_9_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_8"/></StgValue>
</operation>

<operation id="882" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:0  %input_8_addr_7 = getelementptr [28 x float]* %input_8, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_8_addr_7"/></StgValue>
</operation>

<operation id="883" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="5">
<![CDATA[
branch8:1  %input_8_load_8 = load float* %input_8_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_8"/></StgValue>
</operation>

<operation id="884" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:0  %input_7_addr_7 = getelementptr [28 x float]* %input_7, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_7_addr_7"/></StgValue>
</operation>

<operation id="885" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="5">
<![CDATA[
branch7:1  %input_7_load_8 = load float* %input_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_8"/></StgValue>
</operation>

<operation id="886" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:0  %input_6_addr_8 = getelementptr [28 x float]* %input_6, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_6_addr_8"/></StgValue>
</operation>

<operation id="887" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="5">
<![CDATA[
branch6:1  %input_6_load_8 = load float* %input_6_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_8"/></StgValue>
</operation>

<operation id="888" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch5:0  %input_5_addr_7 = getelementptr [28 x float]* %input_5, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_5_addr_7"/></StgValue>
</operation>

<operation id="889" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="5">
<![CDATA[
branch5:1  %input_5_load_8 = load float* %input_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_8"/></StgValue>
</operation>

<operation id="890" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4:0  %input_4_addr_6 = getelementptr [28 x float]* %input_4, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_4_addr_6"/></StgValue>
</operation>

<operation id="891" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="5">
<![CDATA[
branch4:1  %input_4_load_8 = load float* %input_4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_8"/></StgValue>
</operation>

<operation id="892" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch3:0  %input_3_addr_8 = getelementptr [28 x float]* %input_3, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_3_addr_8"/></StgValue>
</operation>

<operation id="893" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="5">
<![CDATA[
branch3:1  %input_3_load_8 = load float* %input_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_8"/></StgValue>
</operation>

<operation id="894" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:0  %input_2_addr_8 = getelementptr [28 x float]* %input_2, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_2_addr_8"/></StgValue>
</operation>

<operation id="895" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="5">
<![CDATA[
branch2:1  %input_2_load_8 = load float* %input_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_8"/></StgValue>
</operation>

<operation id="896" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch27:0  %input_27_addr_2 = getelementptr [28 x float]* %input_27, i64 0, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="input_27_addr_2"/></StgValue>
</operation>

<operation id="897" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="5">
<![CDATA[
branch27:1  %input_27_load_2 = load float* %input_27_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_27_load_2"/></StgValue>
</operation>

<operation id="898" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_end:17  %f = add i3 1, %select_ln30_4

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="899" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Filter1_Loop_end:19  %select_ln11 = select i1 %icmp_ln11, i8 1, i8 %add_ln11

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="900" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:1  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="901" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Filter1_Loop_begin:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4056, i64 4056, i64 4056)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="902" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:6  %zext_ln30 = zext i5 %select_ln30_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="903" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:7  %mul_ln30 = mul i10 %zext_ln30, 26

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="904" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:14  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="905" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:18  %zext_ln30_1 = zext i5 %select_ln30_5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="906" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:20  %add_ln30 = add i10 %zext_ln30_1, %mul_ln30

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="907" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:21  %p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln30, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="908" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:22  %tmp_11 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln30, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="909" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="11">
<![CDATA[
Filter1_Loop_begin:23  %zext_ln30_3 = zext i11 %tmp_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="910" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_begin:24  %sub_ln30 = sub i13 %p_shl_cast, %zext_ln30_3

]]></Node>
<StgValue><ssdm name="sub_ln30"/></StgValue>
</operation>

<operation id="911" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:31  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str230) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="912" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:32  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str230)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="913" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Filter1_Loop_begin:33  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str331) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="914" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:35  %zext_ln30_6 = zext i3 %select_ln30_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln30_6"/></StgValue>
</operation>

<operation id="915" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_begin:36  %add_ln30_1 = add i13 %zext_ln30_6, %sub_ln30

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="916" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="13">
<![CDATA[
Filter1_Loop_begin:37  %zext_ln30_7 = zext i13 %add_ln30_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30_7"/></StgValue>
</operation>

<operation id="917" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:38  %conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln30_7

]]></Node>
<StgValue><ssdm name="conv_out_addr"/></StgValue>
</operation>

<operation id="918" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
Filter1_Loop_begin:41  switch i5 %select_ln30_1, label %branch249 [
    i5 0, label %branch224
    i5 1, label %branch225
    i5 2, label %branch226
    i5 3, label %branch227
    i5 4, label %branch228
    i5 5, label %branch229
    i5 6, label %branch230
    i5 7, label %branch231
    i5 8, label %branch232
    i5 9, label %branch233
    i5 10, label %branch234
    i5 11, label %branch235
    i5 12, label %branch236
    i5 13, label %branch237
    i5 14, label %branch238
    i5 15, label %branch239
    i5 -16, label %branch240
    i5 -15, label %branch241
    i5 -14, label %branch242
    i5 -13, label %branch243
    i5 -12, label %branch244
    i5 -11, label %branch245
    i5 -10, label %branch246
    i5 -9, label %branch247
    i5 -8, label %branch248
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="919" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8 = fmul float %conv_1_weights_0_0_l, %phi_ln23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="920" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
:5  switch i5 %select_ln30_1, label %branch221 [
    i5 0, label %branch196
    i5 1, label %branch197
    i5 2, label %branch198
    i5 3, label %branch199
    i5 4, label %branch200
    i5 5, label %branch201
    i5 6, label %branch202
    i5 7, label %branch203
    i5 8, label %branch204
    i5 9, label %branch205
    i5 10, label %branch206
    i5 11, label %branch207
    i5 12, label %branch208
    i5 13, label %branch209
    i5 14, label %branch210
    i5 15, label %branch211
    i5 -16, label %branch212
    i5 -15, label %branch213
    i5 -14, label %branch214
    i5 -13, label %branch215
    i5 -12, label %branch216
    i5 -11, label %branch217
    i5 -10, label %branch218
    i5 -9, label %branch219
    i5 -8, label %branch220
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="921" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_0_1 = fmul float %conv_1_weights_0_1_l, %phi_ln23_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="922" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
:5  switch i5 %select_ln30_1, label %branch193 [
    i5 0, label %branch168
    i5 1, label %branch169
    i5 2, label %branch170
    i5 3, label %branch171
    i5 4, label %branch172
    i5 5, label %branch173
    i5 6, label %branch174
    i5 7, label %branch175
    i5 8, label %branch176
    i5 9, label %branch177
    i5 10, label %branch178
    i5 11, label %branch179
    i5 12, label %branch180
    i5 13, label %branch181
    i5 14, label %branch182
    i5 15, label %branch183
    i5 -16, label %branch184
    i5 -15, label %branch185
    i5 -14, label %branch186
    i5 -13, label %branch187
    i5 -12, label %branch188
    i5 -11, label %branch189
    i5 -10, label %branch190
    i5 -9, label %branch191
    i5 -8, label %branch192
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="923" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="5">
<![CDATA[
branch192:1  %input_24_load_2 = load float* %input_24_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_2"/></StgValue>
</operation>

<operation id="924" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch192:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="925" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="5">
<![CDATA[
branch191:1  %input_23_load_2 = load float* %input_23_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_2"/></StgValue>
</operation>

<operation id="926" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch191:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="927" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="5">
<![CDATA[
branch190:1  %input_22_load_2 = load float* %input_22_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_2"/></StgValue>
</operation>

<operation id="928" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch190:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="929" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="5">
<![CDATA[
branch189:1  %input_21_load_2 = load float* %input_21_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_2"/></StgValue>
</operation>

<operation id="930" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch189:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="5">
<![CDATA[
branch188:1  %input_20_load_2 = load float* %input_20_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_2"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch188:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="933" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="5">
<![CDATA[
branch187:1  %input_19_load_2 = load float* %input_19_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_2"/></StgValue>
</operation>

<operation id="934" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch187:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="935" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="5">
<![CDATA[
branch186:1  %input_18_load_2 = load float* %input_18_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_2"/></StgValue>
</operation>

<operation id="936" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
branch186:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="937" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="5">
<![CDATA[
branch185:1  %input_17_load_2 = load float* %input_17_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_2"/></StgValue>
</operation>

<operation id="938" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
branch185:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="939" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="5">
<![CDATA[
branch184:1  %input_16_load_2 = load float* %input_16_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_2"/></StgValue>
</operation>

<operation id="940" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch184:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="941" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="5">
<![CDATA[
branch183:1  %input_15_load_2 = load float* %input_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_2"/></StgValue>
</operation>

<operation id="942" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch183:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="943" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="5">
<![CDATA[
branch182:1  %input_14_load_2 = load float* %input_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_2"/></StgValue>
</operation>

<operation id="944" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch182:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="945" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="5">
<![CDATA[
branch181:1  %input_13_load_2 = load float* %input_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_2"/></StgValue>
</operation>

<operation id="946" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
branch181:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="947" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="5">
<![CDATA[
branch180:1  %input_12_load_2 = load float* %input_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_2"/></StgValue>
</operation>

<operation id="948" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch180:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="949" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="5">
<![CDATA[
branch179:1  %input_11_load_2 = load float* %input_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_2"/></StgValue>
</operation>

<operation id="950" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch179:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="951" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="5">
<![CDATA[
branch178:1  %input_10_load_2 = load float* %input_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_2"/></StgValue>
</operation>

<operation id="952" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
branch178:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="953" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="5">
<![CDATA[
branch177:1  %input_9_load_2 = load float* %input_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_2"/></StgValue>
</operation>

<operation id="954" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch177:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="955" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="5">
<![CDATA[
branch176:1  %input_8_load_2 = load float* %input_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_2"/></StgValue>
</operation>

<operation id="956" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch176:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="957" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="5">
<![CDATA[
branch175:1  %input_7_load_2 = load float* %input_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_2"/></StgValue>
</operation>

<operation id="958" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch175:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="959" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="5">
<![CDATA[
branch174:1  %input_6_load_2 = load float* %input_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_2"/></StgValue>
</operation>

<operation id="960" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch174:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="961" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="5">
<![CDATA[
branch173:1  %input_5_load_2 = load float* %input_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_2"/></StgValue>
</operation>

<operation id="962" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch173:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="963" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="5">
<![CDATA[
branch172:1  %input_4_load_2 = load float* %input_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_2"/></StgValue>
</operation>

<operation id="964" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch172:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="965" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="5">
<![CDATA[
branch171:1  %input_3_load_2 = load float* %input_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_2"/></StgValue>
</operation>

<operation id="966" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch171:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="967" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="5">
<![CDATA[
branch170:1  %input_2_load_2 = load float* %input_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_2"/></StgValue>
</operation>

<operation id="968" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch170:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="969" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="5">
<![CDATA[
branch169:1  %input_1_load_2 = load float* %input_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_2"/></StgValue>
</operation>

<operation id="970" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch169:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="971" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="5">
<![CDATA[
branch168:1  %input_0_load_2 = load float* %input_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="972" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch168:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="973" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="5">
<![CDATA[
branch193:1  %input_25_load_2 = load float* %input_25_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_2"/></StgValue>
</operation>

<operation id="974" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch193:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="975" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
:0  %phi_ln23_2 = phi float [ %input_0_load_2, %branch168 ], [ %input_1_load_2, %branch169 ], [ %input_2_load_2, %branch170 ], [ %input_3_load_2, %branch171 ], [ %input_4_load_2, %branch172 ], [ %input_5_load_2, %branch173 ], [ %input_6_load_2, %branch174 ], [ %input_7_load_2, %branch175 ], [ %input_8_load_2, %branch176 ], [ %input_9_load_2, %branch177 ], [ %input_10_load_2, %branch178 ], [ %input_11_load_2, %branch179 ], [ %input_12_load_2, %branch180 ], [ %input_13_load_2, %branch181 ], [ %input_14_load_2, %branch182 ], [ %input_15_load_2, %branch183 ], [ %input_16_load_2, %branch184 ], [ %input_17_load_2, %branch185 ], [ %input_18_load_2, %branch186 ], [ %input_19_load_2, %branch187 ], [ %input_20_load_2, %branch188 ], [ %input_21_load_2, %branch189 ], [ %input_22_load_2, %branch190 ], [ %input_23_load_2, %branch191 ], [ %input_24_load_2, %branch192 ], [ %input_25_load_2, %branch193 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_2"/></StgValue>
</operation>

<operation id="976" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_0_2 = fmul float %conv_1_weights_0_2_l, %phi_ln23_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="977" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
:5  switch i5 %select_ln30_1, label %branch166 [
    i5 0, label %branch141
    i5 1, label %branch142
    i5 2, label %branch143
    i5 3, label %branch144
    i5 4, label %branch145
    i5 5, label %branch146
    i5 6, label %branch147
    i5 7, label %branch148
    i5 8, label %branch149
    i5 9, label %branch150
    i5 10, label %branch151
    i5 11, label %branch152
    i5 12, label %branch153
    i5 13, label %branch154
    i5 14, label %branch155
    i5 15, label %branch156
    i5 -16, label %branch157
    i5 -15, label %branch158
    i5 -14, label %branch159
    i5 -13, label %branch160
    i5 -12, label %branch161
    i5 -11, label %branch162
    i5 -10, label %branch163
    i5 -9, label %branch164
    i5 -8, label %branch165
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="978" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1 = fmul float %conv_1_weights_1_0_l, %phi_ln23_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="979" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
:5  switch i5 %select_ln30_1, label %branch138 [
    i5 0, label %branch113
    i5 1, label %branch114
    i5 2, label %branch115
    i5 3, label %branch116
    i5 4, label %branch117
    i5 5, label %branch118
    i5 6, label %branch119
    i5 7, label %branch120
    i5 8, label %branch121
    i5 9, label %branch122
    i5 10, label %branch123
    i5 11, label %branch124
    i5 12, label %branch125
    i5 13, label %branch126
    i5 14, label %branch127
    i5 15, label %branch128
    i5 -16, label %branch129
    i5 -15, label %branch130
    i5 -14, label %branch131
    i5 -13, label %branch132
    i5 -12, label %branch133
    i5 -11, label %branch134
    i5 -10, label %branch135
    i5 -9, label %branch136
    i5 -8, label %branch137
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="980" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1_1 = fmul float %conv_1_weights_1_1_l, %phi_ln23_4

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="981" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
:5  switch i5 %select_ln30_1, label %branch110 [
    i5 0, label %branch85
    i5 1, label %branch86
    i5 2, label %branch87
    i5 3, label %branch88
    i5 4, label %branch89
    i5 5, label %branch90
    i5 6, label %branch91
    i5 7, label %branch92
    i5 8, label %branch93
    i5 9, label %branch94
    i5 10, label %branch95
    i5 11, label %branch96
    i5 12, label %branch97
    i5 13, label %branch98
    i5 14, label %branch99
    i5 15, label %branch100
    i5 -16, label %branch101
    i5 -15, label %branch102
    i5 -14, label %branch103
    i5 -13, label %branch104
    i5 -12, label %branch105
    i5 -11, label %branch106
    i5 -10, label %branch107
    i5 -9, label %branch108
    i5 -8, label %branch109
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="982" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="5">
<![CDATA[
branch109:1  %input_25_load_5 = load float* %input_25_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_5"/></StgValue>
</operation>

<operation id="983" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
branch109:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="984" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="5">
<![CDATA[
branch108:1  %input_24_load_5 = load float* %input_24_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_5"/></StgValue>
</operation>

<operation id="985" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
branch108:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="986" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="5">
<![CDATA[
branch107:1  %input_23_load_5 = load float* %input_23_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_5"/></StgValue>
</operation>

<operation id="987" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
branch107:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="988" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="5">
<![CDATA[
branch106:1  %input_22_load_5 = load float* %input_22_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_5"/></StgValue>
</operation>

<operation id="989" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
branch106:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="990" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="5">
<![CDATA[
branch105:1  %input_21_load_5 = load float* %input_21_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_5"/></StgValue>
</operation>

<operation id="991" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
branch105:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="992" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="5">
<![CDATA[
branch104:1  %input_20_load_5 = load float* %input_20_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_5"/></StgValue>
</operation>

<operation id="993" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
branch104:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="994" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="5">
<![CDATA[
branch103:1  %input_19_load_5 = load float* %input_19_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_5"/></StgValue>
</operation>

<operation id="995" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
branch103:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="996" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="5">
<![CDATA[
branch102:1  %input_18_load_5 = load float* %input_18_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_5"/></StgValue>
</operation>

<operation id="997" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
branch102:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="998" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="5">
<![CDATA[
branch101:1  %input_17_load_5 = load float* %input_17_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_5"/></StgValue>
</operation>

<operation id="999" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
branch101:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1000" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="5">
<![CDATA[
branch100:1  %input_16_load_5 = load float* %input_16_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_5"/></StgValue>
</operation>

<operation id="1001" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
branch100:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1002" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="5">
<![CDATA[
branch99:1  %input_15_load_5 = load float* %input_15_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_5"/></StgValue>
</operation>

<operation id="1003" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
branch99:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1004" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="5">
<![CDATA[
branch98:1  %input_14_load_5 = load float* %input_14_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_5"/></StgValue>
</operation>

<operation id="1005" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
branch98:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1006" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="5">
<![CDATA[
branch97:1  %input_13_load_5 = load float* %input_13_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_5"/></StgValue>
</operation>

<operation id="1007" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
branch97:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1008" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="5">
<![CDATA[
branch96:1  %input_12_load_5 = load float* %input_12_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_5"/></StgValue>
</operation>

<operation id="1009" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
branch96:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1010" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="5">
<![CDATA[
branch95:1  %input_11_load_5 = load float* %input_11_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_5"/></StgValue>
</operation>

<operation id="1011" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
branch95:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1012" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="5">
<![CDATA[
branch94:1  %input_10_load_5 = load float* %input_10_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_5"/></StgValue>
</operation>

<operation id="1013" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0">
<![CDATA[
branch94:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1014" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="5">
<![CDATA[
branch93:1  %input_9_load_5 = load float* %input_9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_5"/></StgValue>
</operation>

<operation id="1015" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
branch93:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1016" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="5">
<![CDATA[
branch92:1  %input_8_load_5 = load float* %input_8_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_5"/></StgValue>
</operation>

<operation id="1017" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
branch92:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1018" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="5">
<![CDATA[
branch91:1  %input_7_load_5 = load float* %input_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_5"/></StgValue>
</operation>

<operation id="1019" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
branch91:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1020" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="5">
<![CDATA[
branch90:1  %input_6_load_5 = load float* %input_6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_5"/></StgValue>
</operation>

<operation id="1021" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
branch90:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1022" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="5">
<![CDATA[
branch89:1  %input_5_load_5 = load float* %input_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_5"/></StgValue>
</operation>

<operation id="1023" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
branch89:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1024" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="5">
<![CDATA[
branch88:1  %input_4_load_5 = load float* %input_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_5"/></StgValue>
</operation>

<operation id="1025" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
branch88:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1026" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="5">
<![CDATA[
branch87:1  %input_3_load_5 = load float* %input_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_5"/></StgValue>
</operation>

<operation id="1027" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
branch87:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1028" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="5">
<![CDATA[
branch86:1  %input_2_load_5 = load float* %input_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_5"/></StgValue>
</operation>

<operation id="1029" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
branch86:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1030" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="5">
<![CDATA[
branch85:1  %input_1_load_5 = load float* %input_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_5"/></StgValue>
</operation>

<operation id="1031" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0">
<![CDATA[
branch85:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1032" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="5">
<![CDATA[
branch110:1  %input_26_load_2 = load float* %input_26_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_26_load_2"/></StgValue>
</operation>

<operation id="1033" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
branch110:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1034" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
:0  %phi_ln23_5 = phi float [ %input_1_load_5, %branch85 ], [ %input_2_load_5, %branch86 ], [ %input_3_load_5, %branch87 ], [ %input_4_load_5, %branch88 ], [ %input_5_load_5, %branch89 ], [ %input_6_load_5, %branch90 ], [ %input_7_load_5, %branch91 ], [ %input_8_load_5, %branch92 ], [ %input_9_load_5, %branch93 ], [ %input_10_load_5, %branch94 ], [ %input_11_load_5, %branch95 ], [ %input_12_load_5, %branch96 ], [ %input_13_load_5, %branch97 ], [ %input_14_load_5, %branch98 ], [ %input_15_load_5, %branch99 ], [ %input_16_load_5, %branch100 ], [ %input_17_load_5, %branch101 ], [ %input_18_load_5, %branch102 ], [ %input_19_load_5, %branch103 ], [ %input_20_load_5, %branch104 ], [ %input_21_load_5, %branch105 ], [ %input_22_load_5, %branch106 ], [ %input_23_load_5, %branch107 ], [ %input_24_load_5, %branch108 ], [ %input_25_load_5, %branch109 ], [ %input_26_load_2, %branch110 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_5"/></StgValue>
</operation>

<operation id="1035" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1_2 = fmul float %conv_1_weights_1_2_l, %phi_ln23_5

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1036" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
:5  switch i5 %select_ln30_1, label %branch83 [
    i5 0, label %branch58
    i5 1, label %branch59
    i5 2, label %branch60
    i5 3, label %branch61
    i5 4, label %branch62
    i5 5, label %branch63
    i5 6, label %branch64
    i5 7, label %branch65
    i5 8, label %branch66
    i5 9, label %branch67
    i5 10, label %branch68
    i5 11, label %branch69
    i5 12, label %branch70
    i5 13, label %branch71
    i5 14, label %branch72
    i5 15, label %branch73
    i5 -16, label %branch74
    i5 -15, label %branch75
    i5 -14, label %branch76
    i5 -13, label %branch77
    i5 -12, label %branch78
    i5 -11, label %branch79
    i5 -10, label %branch80
    i5 -9, label %branch81
    i5 -8, label %branch82
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1037" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2 = fmul float %conv_1_weights_2_0_l, %phi_ln23_6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1038" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
:5  switch i5 %select_ln30_1, label %branch55 [
    i5 0, label %branch30
    i5 1, label %branch31
    i5 2, label %branch32
    i5 3, label %branch33
    i5 4, label %branch34
    i5 5, label %branch35
    i5 6, label %branch36
    i5 7, label %branch37
    i5 8, label %branch38
    i5 9, label %branch39
    i5 10, label %branch40
    i5 11, label %branch41
    i5 12, label %branch42
    i5 13, label %branch43
    i5 14, label %branch44
    i5 15, label %branch45
    i5 -16, label %branch46
    i5 -15, label %branch47
    i5 -14, label %branch48
    i5 -13, label %branch49
    i5 -12, label %branch50
    i5 -11, label %branch51
    i5 -10, label %branch52
    i5 -9, label %branch53
    i5 -8, label %branch54
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1039" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
:0  %phi_ln23_7 = phi float [ %input_2_load_7, %branch30 ], [ %input_3_load_7, %branch31 ], [ %input_4_load_7, %branch32 ], [ %input_5_load_7, %branch33 ], [ %input_6_load_7, %branch34 ], [ %input_7_load_7, %branch35 ], [ %input_8_load_7, %branch36 ], [ %input_9_load_7, %branch37 ], [ %input_10_load_7, %branch38 ], [ %input_11_load_7, %branch39 ], [ %input_12_load_7, %branch40 ], [ %input_13_load_7, %branch41 ], [ %input_14_load_7, %branch42 ], [ %input_15_load_7, %branch43 ], [ %input_16_load_7, %branch44 ], [ %input_17_load_7, %branch45 ], [ %input_18_load_7, %branch46 ], [ %input_19_load_7, %branch47 ], [ %input_20_load_7, %branch48 ], [ %input_21_load_7, %branch49 ], [ %input_22_load_7, %branch50 ], [ %input_23_load_7, %branch51 ], [ %input_24_load_7, %branch52 ], [ %input_25_load_7, %branch53 ], [ %input_26_load_4, %branch54 ], [ %input_27_load_1, %branch55 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_7"/></StgValue>
</operation>

<operation id="1040" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_1 = fmul float %conv_1_weights_2_1_l, %phi_ln23_7

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="1041" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
:5  switch i5 %select_ln30_1, label %branch27 [
    i5 0, label %branch2
    i5 1, label %branch3
    i5 2, label %branch4
    i5 3, label %branch5
    i5 4, label %branch6
    i5 5, label %branch7
    i5 6, label %branch8
    i5 7, label %branch9
    i5 8, label %branch10
    i5 9, label %branch11
    i5 10, label %branch12
    i5 11, label %branch13
    i5 12, label %branch14
    i5 13, label %branch15
    i5 14, label %branch16
    i5 15, label %branch17
    i5 -16, label %branch18
    i5 -15, label %branch19
    i5 -14, label %branch20
    i5 -13, label %branch21
    i5 -12, label %branch22
    i5 -11, label %branch23
    i5 -10, label %branch24
    i5 -9, label %branch25
    i5 -8, label %branch26
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1042" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="5">
<![CDATA[
branch26:1  %input_26_load_5 = load float* %input_26_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_26_load_5"/></StgValue>
</operation>

<operation id="1043" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0">
<![CDATA[
branch26:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1044" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="5">
<![CDATA[
branch25:1  %input_25_load_8 = load float* %input_25_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_25_load_8"/></StgValue>
</operation>

<operation id="1045" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0">
<![CDATA[
branch25:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1046" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="5">
<![CDATA[
branch24:1  %input_24_load_8 = load float* %input_24_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_24_load_8"/></StgValue>
</operation>

<operation id="1047" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0">
<![CDATA[
branch24:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1048" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="5">
<![CDATA[
branch23:1  %input_23_load_8 = load float* %input_23_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_23_load_8"/></StgValue>
</operation>

<operation id="1049" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0">
<![CDATA[
branch23:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1050" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="5">
<![CDATA[
branch22:1  %input_22_load_8 = load float* %input_22_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_22_load_8"/></StgValue>
</operation>

<operation id="1051" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0">
<![CDATA[
branch22:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1052" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="5">
<![CDATA[
branch21:1  %input_21_load_8 = load float* %input_21_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_21_load_8"/></StgValue>
</operation>

<operation id="1053" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="0">
<![CDATA[
branch21:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1054" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="5">
<![CDATA[
branch20:1  %input_20_load_8 = load float* %input_20_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_20_load_8"/></StgValue>
</operation>

<operation id="1055" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0">
<![CDATA[
branch20:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1056" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="5">
<![CDATA[
branch19:1  %input_19_load_8 = load float* %input_19_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_19_load_8"/></StgValue>
</operation>

<operation id="1057" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
branch19:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1058" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="5">
<![CDATA[
branch18:1  %input_18_load_8 = load float* %input_18_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_18_load_8"/></StgValue>
</operation>

<operation id="1059" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0">
<![CDATA[
branch18:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1060" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="5">
<![CDATA[
branch17:1  %input_17_load_8 = load float* %input_17_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_17_load_8"/></StgValue>
</operation>

<operation id="1061" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0">
<![CDATA[
branch17:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1062" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="5">
<![CDATA[
branch16:1  %input_16_load_8 = load float* %input_16_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_16_load_8"/></StgValue>
</operation>

<operation id="1063" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0">
<![CDATA[
branch16:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1064" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="5">
<![CDATA[
branch15:1  %input_15_load_8 = load float* %input_15_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_15_load_8"/></StgValue>
</operation>

<operation id="1065" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0">
<![CDATA[
branch15:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1066" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="5">
<![CDATA[
branch14:1  %input_14_load_8 = load float* %input_14_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_14_load_8"/></StgValue>
</operation>

<operation id="1067" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="0">
<![CDATA[
branch14:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1068" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="5">
<![CDATA[
branch13:1  %input_13_load_8 = load float* %input_13_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_13_load_8"/></StgValue>
</operation>

<operation id="1069" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
branch13:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1070" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="5">
<![CDATA[
branch12:1  %input_12_load_8 = load float* %input_12_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_12_load_8"/></StgValue>
</operation>

<operation id="1071" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0">
<![CDATA[
branch12:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1072" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="5">
<![CDATA[
branch11:1  %input_11_load_8 = load float* %input_11_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_11_load_8"/></StgValue>
</operation>

<operation id="1073" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0">
<![CDATA[
branch11:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1074" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="5">
<![CDATA[
branch10:1  %input_10_load_8 = load float* %input_10_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_10_load_8"/></StgValue>
</operation>

<operation id="1075" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
branch10:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1076" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="5">
<![CDATA[
branch9:1  %input_9_load_8 = load float* %input_9_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_9_load_8"/></StgValue>
</operation>

<operation id="1077" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0">
<![CDATA[
branch9:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1078" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="5">
<![CDATA[
branch8:1  %input_8_load_8 = load float* %input_8_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_8_load_8"/></StgValue>
</operation>

<operation id="1079" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0">
<![CDATA[
branch8:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1080" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="5">
<![CDATA[
branch7:1  %input_7_load_8 = load float* %input_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_7_load_8"/></StgValue>
</operation>

<operation id="1081" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1082" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="5">
<![CDATA[
branch6:1  %input_6_load_8 = load float* %input_6_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_6_load_8"/></StgValue>
</operation>

<operation id="1083" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1084" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="5">
<![CDATA[
branch5:1  %input_5_load_8 = load float* %input_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_5_load_8"/></StgValue>
</operation>

<operation id="1085" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1086" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="5">
<![CDATA[
branch4:1  %input_4_load_8 = load float* %input_4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_8"/></StgValue>
</operation>

<operation id="1087" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
branch4:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1088" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="5">
<![CDATA[
branch3:1  %input_3_load_8 = load float* %input_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_8"/></StgValue>
</operation>

<operation id="1089" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0">
<![CDATA[
branch3:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1090" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="5">
<![CDATA[
branch2:1  %input_2_load_8 = load float* %input_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_8"/></StgValue>
</operation>

<operation id="1091" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0">
<![CDATA[
branch2:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1092" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="5">
<![CDATA[
branch27:1  %input_27_load_2 = load float* %input_27_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_27_load_2"/></StgValue>
</operation>

<operation id="1093" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln30_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0">
<![CDATA[
branch27:2  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1094" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
Filter1_Loop_end:0  %phi_ln23_8 = phi float [ %input_2_load_8, %branch2 ], [ %input_3_load_8, %branch3 ], [ %input_4_load_8, %branch4 ], [ %input_5_load_8, %branch5 ], [ %input_6_load_8, %branch6 ], [ %input_7_load_8, %branch7 ], [ %input_8_load_8, %branch8 ], [ %input_9_load_8, %branch9 ], [ %input_10_load_8, %branch10 ], [ %input_11_load_8, %branch11 ], [ %input_12_load_8, %branch12 ], [ %input_13_load_8, %branch13 ], [ %input_14_load_8, %branch14 ], [ %input_15_load_8, %branch15 ], [ %input_16_load_8, %branch16 ], [ %input_17_load_8, %branch17 ], [ %input_18_load_8, %branch18 ], [ %input_19_load_8, %branch19 ], [ %input_20_load_8, %branch20 ], [ %input_21_load_8, %branch21 ], [ %input_22_load_8, %branch22 ], [ %input_23_load_8, %branch23 ], [ %input_24_load_8, %branch24 ], [ %input_25_load_8, %branch25 ], [ %input_26_load_5, %branch26 ], [ %input_27_load_2, %branch27 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_8"/></StgValue>
</operation>

<operation id="1095" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:1  %tmp_2_2 = fmul float %conv_1_weights_2_2_l, %phi_ln23_8

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1096" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4 = fadd float %tmp_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>

<operation id="1097" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_0_2 = fmul float %conv_1_weights_0_2_l, %phi_ln23_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1098" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1_2 = fmul float %conv_1_weights_1_2_l, %phi_ln23_5

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1099" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_1 = fmul float %conv_1_weights_2_1_l, %phi_ln23_7

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="1100" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:1  %tmp_2_2 = fmul float %conv_1_weights_2_2_l, %phi_ln23_8

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1101" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4 = fadd float %tmp_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1102" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4 = fadd float %tmp_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1103" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4 = fadd float %tmp_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1104" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1105" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1106" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1107" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1108" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1109" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1110" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1111" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1112" st_id="17" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1113" st_id="18" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1114" st_id="19" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1115" st_id="20" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1116" st_id="21" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1117" st_id="22" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1118" st_id="23" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1119" st_id="24" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">
</state>

<state id="26" st_id="26">

<operation id="1120" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1121" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1122" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1123" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1124" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1125" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1126" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1127" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1128" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1129" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1130" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1131" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1132" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1133" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1134" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2"/></StgValue>
</operation>

<operation id="1135" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:3  %conv_1_bias_addr = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_bias_addr"/></StgValue>
</operation>

<operation id="1136" st_id="40" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:4  %conv_1_bias_load = load float* %conv_1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1137" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2"/></StgValue>
</operation>

<operation id="1138" st_id="41" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:4  %conv_1_bias_load = load float* %conv_1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1139" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1140" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1141" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1142" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>

<operation id="1143" st_id="45" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:12  %tmp_s = fcmp ogt float %w_sum, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1144" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32">
<![CDATA[
Filter1_Loop_end:6  %bitcast_ln29 = bitcast float %w_sum to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="1145" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_end:7  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1146" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="23" op_0_bw="32">
<![CDATA[
Filter1_Loop_end:8  %trunc_ln29 = trunc i32 %bitcast_ln29 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="1147" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_end:9  %icmp_ln29 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="1148" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter1_Loop_end:10  %icmp_ln29_7 = icmp eq i23 %trunc_ln29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_7"/></StgValue>
</operation>

<operation id="1149" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_end:11  %or_ln29 = or i1 %icmp_ln29_7, %icmp_ln29

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="1150" st_id="46" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:12  %tmp_s = fcmp ogt float %w_sum, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1151" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_end:13  %and_ln29 = and i1 %or_ln29, %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="1152" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter1_Loop_end:14  %w_sum_5 = select i1 %and_ln29, float %w_sum, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_5"/></StgValue>
</operation>

<operation id="1153" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
Filter1_Loop_end:15  store float %w_sum_5, float* %conv_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="1154" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter1_Loop_end:16  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str230, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1155" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0">
<![CDATA[
Filter1_Loop_end:20  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1156" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
