// Seed: 3543563650
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd50
);
  wire  _id_1;
  reg   id_2;
  logic id_3;
  parameter id_4 = 1;
  assign id_2 = -1'b0;
  logic id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_2 = id_5;
  assign id_5 = -1;
  logic [7:0] id_6;
  initial begin : LABEL_0
    if (id_4) id_5 <= 1'b0;
    id_2 <= id_3;
    release id_1;
  end
  localparam id_7 = -1;
endmodule
