
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035497                       # Number of seconds simulated
sim_ticks                                 35496898986                       # Number of ticks simulated
final_tick                               563545359657                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142869                       # Simulator instruction rate (inst/s)
host_op_rate                                   180188                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2300498                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889632                       # Number of bytes of host memory used
host_seconds                                 15430.09                       # Real time elapsed on the host
sim_insts                                  2204480589                       # Number of instructions simulated
sim_ops                                    2780323885                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1062144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       763392                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1829376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1027072                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1027072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8298                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5964                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14292                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8024                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8024                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50483                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29922163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        57695                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21505879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                51536220                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50483                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        57695                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             108178                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28934133                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28934133                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28934133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50483                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29922163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        57695                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21505879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               80470353                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85124459                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31097652                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25350992                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076024                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13091574                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12150525                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3352143                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91965                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31113871                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170885571                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31097652                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15502668                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37955685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11040298                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5536545                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15357251                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1004610                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83544819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.534925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.292308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45589134     54.57%     54.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2511354      3.01%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4697279      5.62%     63.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4661865      5.58%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2906755      3.48%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2305283      2.76%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1444156      1.73%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361995      1.63%     78.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18066998     21.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83544819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365320                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.007479                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32442447                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5476193                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36463832                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       223913                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8938426                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5262264                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205050467                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1401                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8938426                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34796683                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         999080                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1246512                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34288421                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3275689                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197746682                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1362794                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1002752                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277630863                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922588399                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922588399                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105926294                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35180                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9109516                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18298812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349898                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       116867                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3215126                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186399438                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148471666                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291362                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63037196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192842270                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83544819                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.777150                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897057                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28739245     34.40%     34.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18120303     21.69%     56.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11970977     14.33%     70.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7843601      9.39%     79.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8268465      9.90%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3995167      4.78%     94.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3154985      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717607      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       734469      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83544819                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925525     72.46%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177032     13.86%     86.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174683     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124193894     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994838      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14357560      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7908468      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148471666                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.744172                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277240                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008603                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382056753                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249470774                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145071332                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149748906                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       464888                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7105377                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2088                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258856                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8938426                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         512385                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88352                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186433255                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       370749                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18298812                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349898                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         68994                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1296414                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155608                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2452022                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146494662                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13698858                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1977004                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21419598                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20771122                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7720740                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.720947                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145112623                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145071332                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92465104                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265376608                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.704226                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348430                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63304296                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2101140                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74606393                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.650387                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.148382                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28400682     38.07%     38.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20857487     27.96%     66.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8665416     11.61%     77.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4324193      5.80%     83.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4311092      5.78%     89.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1741623      2.33%     91.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1747717      2.34%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       935731      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3622452      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74606393                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3622452                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257417653                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381811613                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1579640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851245                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851245                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.174751                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.174751                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658083894                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201512492                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188340847                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85124459                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31879391                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26010527                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2123332                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13423229                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12573941                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3294543                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93616                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33005119                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173165630                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31879391                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15868484                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37547473                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11090601                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5338441                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16066760                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       814693                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84840783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.524114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47293310     55.74%     55.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3062092      3.61%     59.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4629875      5.46%     64.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3198924      3.77%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2245839      2.65%     71.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2194005      2.59%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1316658      1.55%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2824771      3.33%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18075309     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84840783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374503                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034264                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33954275                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5565094                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35848361                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       523573                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8949478                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5369658                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          480                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207378621                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1254                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8949478                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35839662                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         495771                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2334150                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34448335                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2773380                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201224550                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1164799                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       941392                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    282161139                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    936679122                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    936679122                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173858097                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108302958                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36252                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17331                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8232629                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18463051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9447449                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       112280                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2904101                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187602880                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34603                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149864727                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       297154                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62532483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    191341803                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84840783                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766423                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916161                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30585616     36.05%     36.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16865824     19.88%     55.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12254356     14.44%     70.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8102894      9.55%     79.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8155636      9.61%     89.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3944980      4.65%     94.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3480032      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       657687      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       793758      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84840783                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         815626     70.97%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163834     14.26%     85.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169757     14.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125362837     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1893266      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17272      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14717923      9.82%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7873429      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149864727                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.760537                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1149217                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007668                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386016607                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250170336                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145736592                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151013944                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       472000                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7165583                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6374                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          372                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2263131                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8949478                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         255422                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49153                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    187637489                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       640672                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18463051                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9447449                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17331                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41628                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          372                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1289504                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1160895                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2450399                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147123461                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13762828                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2741265                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21445597                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20920024                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7682769                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.728334                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145798901                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145736592                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94425700                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        268277937                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712041                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351970                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101086712                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124604135                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63033515                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34544                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2140451                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75891305                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.641876                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172922                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29260502     38.56%     38.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21626455     28.50%     67.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8169329     10.76%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4578731      6.03%     83.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3875261      5.11%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1730704      2.28%     91.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1661145      2.19%     93.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1132029      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3857149      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75891305                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101086712                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124604135                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18481776                       # Number of memory references committed
system.switch_cpus1.commit.loads             11297461                       # Number of loads committed
system.switch_cpus1.commit.membars              17272                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18078826                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112175791                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2577218                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3857149                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           259671806                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          384230500                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17071                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 283676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101086712                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124604135                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101086712                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842093                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842093                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187517                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187517                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       660753658                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202681652                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190640060                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34544                       # number of misc regfile writes
system.l20.replacements                          8315                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          291617                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12411                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.496656                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           84.452154                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.512524                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2504.924214                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1502.111109                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.020618                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001102                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.611554                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.366726                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        30555                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  30555                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9772                       # number of Writeback hits
system.l20.Writeback_hits::total                 9772                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        30555                       # number of demand (read+write) hits
system.l20.demand_hits::total                   30555                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        30555                       # number of overall hits
system.l20.overall_hits::total                  30555                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8298                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8312                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8298                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8312                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8298                       # number of overall misses
system.l20.overall_misses::total                 8312                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1014048                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    815276043                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      816290091                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1014048                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    815276043                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       816290091                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1014048                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    815276043                       # number of overall miss cycles
system.l20.overall_miss_latency::total      816290091                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38853                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38867                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9772                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9772                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38853                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38867                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38853                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38867                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.213574                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.213858                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.213574                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.213858                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.213574                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.213858                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst        72432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 98249.703905                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 98206.218840                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst        72432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 98249.703905                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 98206.218840                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst        72432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 98249.703905                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 98206.218840                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4428                       # number of writebacks
system.l20.writebacks::total                     4428                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8298                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8312                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8298                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8312                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8298                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8312                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       908676                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    753330547                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    754239223                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       908676                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    753330547                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    754239223                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       908676                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    753330547                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    754239223                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.213574                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.213858                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.213574                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.213858                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.213574                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.213858                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 64905.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90784.592311                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 90741.003730                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 64905.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 90784.592311                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 90741.003730                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 64905.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 90784.592311                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 90741.003730                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5980                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          270354                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10076                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.831481                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.847737                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2194.754536                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1782.397726                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001672                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.535829                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.435156                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        27451                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  27451                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8941                       # number of Writeback hits
system.l21.Writeback_hits::total                 8941                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        27451                       # number of demand (read+write) hits
system.l21.demand_hits::total                   27451                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        27451                       # number of overall hits
system.l21.overall_hits::total                  27451                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5964                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5980                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5964                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5980                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5964                       # number of overall misses
system.l21.overall_misses::total                 5980                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1695229                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    570280829                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      571976058                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1695229                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    570280829                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       571976058                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1695229                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    570280829                       # number of overall miss cycles
system.l21.overall_miss_latency::total      571976058                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33415                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33431                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8941                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8941                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33415                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33431                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33415                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33431                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.178483                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.178876                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.178483                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.178876                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.178483                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.178876                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 105951.812500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 95620.528001                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 95648.170234                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 105951.812500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 95620.528001                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 95648.170234                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 105951.812500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 95620.528001                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 95648.170234                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3596                       # number of writebacks
system.l21.writebacks::total                     3596                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5964                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5980                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5964                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5980                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5964                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5980                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1573563                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    524109694                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    525683257                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1573563                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    524109694                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    525683257                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1573563                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    524109694                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    525683257                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178483                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.178876                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.178483                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.178876                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.178483                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.178876                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 98347.687500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87878.889001                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 87906.899164                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 98347.687500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 87878.889001                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 87906.899164                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 98347.687500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 87878.889001                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 87906.899164                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996364                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015364884                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193012.708423                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996364                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15357235                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15357235                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15357235                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15357235                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15357235                       # number of overall hits
system.cpu0.icache.overall_hits::total       15357235                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1218826                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1218826                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1218826                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1218826                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1218826                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1218826                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15357251                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15357251                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15357251                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15357251                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15357251                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15357251                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 76176.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76176.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 76176.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76176.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 76176.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76176.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1032718                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1032718                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1032718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1032718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1032718                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1032718                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 73765.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73765.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 73765.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73765.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 73765.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73765.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38853                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169192223                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39109                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.171035                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.599288                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.400712                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904685                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095315                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10450347                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10450347                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17508124                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17508124                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17508124                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17508124                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100439                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100439                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100439                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100439                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100439                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100439                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4709995724                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4709995724                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4709995724                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4709995724                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4709995724                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4709995724                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10550786                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10550786                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17608563                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17608563                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17608563                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17608563                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009520                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009520                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005704                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005704                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005704                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005704                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46894.092175                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46894.092175                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46894.092175                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46894.092175                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46894.092175                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46894.092175                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9772                       # number of writebacks
system.cpu0.dcache.writebacks::total             9772                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61586                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61586                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61586                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61586                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61586                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61586                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38853                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38853                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38853                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38853                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1017118328                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1017118328                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1017118328                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1017118328                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1017118328                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1017118328                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26178.630428                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26178.630428                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26178.630428                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26178.630428                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26178.630428                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26178.630428                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996054                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019468266                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206641.268398                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996054                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025635                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16066740                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16066740                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16066740                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16066740                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16066740                       # number of overall hits
system.cpu1.icache.overall_hits::total       16066740                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2055431                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2055431                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2055431                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2055431                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2055431                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2055431                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16066760                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16066760                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16066760                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16066760                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16066760                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16066760                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 102771.550000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 102771.550000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 102771.550000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 102771.550000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 102771.550000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 102771.550000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1718031                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1718031                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1718031                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1718031                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1718031                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1718031                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 107376.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 107376.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 107376.937500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 107376.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 107376.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 107376.937500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33415                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164347995                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33671                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4880.995367                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.723997                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.276003                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901266                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098734                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10473176                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10473176                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7149770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7149770                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17305                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17272                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17272                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17622946                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17622946                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17622946                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17622946                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        67368                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        67368                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        67368                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         67368                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        67368                       # number of overall misses
system.cpu1.dcache.overall_misses::total        67368                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2309020712                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2309020712                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2309020712                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2309020712                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2309020712                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2309020712                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10540544                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10540544                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7149770                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7149770                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17272                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17272                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17690314                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17690314                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17690314                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17690314                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006391                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006391                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003808                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003808                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003808                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003808                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34274.740411                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34274.740411                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34274.740411                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34274.740411                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34274.740411                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34274.740411                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8941                       # number of writebacks
system.cpu1.dcache.writebacks::total             8941                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        33953                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        33953                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        33953                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        33953                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        33953                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        33953                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33415                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33415                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33415                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33415                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33415                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33415                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    782813332                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    782813332                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    782813332                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    782813332                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    782813332                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    782813332                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23427.003801                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23427.003801                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23427.003801                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23427.003801                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23427.003801                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23427.003801                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
