{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1513368321091 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1513368321308 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513368322198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513368322468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513368322468 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513368325853 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1513368325854 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513368325990 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1513368326118 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513368329065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513368329065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513368329065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513368329065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513368329065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513368329065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513368329065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513368329065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513368329065 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513368329065 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 175439 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513368329759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 175441 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513368329759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 175443 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513368329759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 175445 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513368329759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 175447 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513368329759 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513368329759 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513368329876 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513368391652 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 134 " "No exact pin location assignment(s) for 32 pins of 134 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1513368401117 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "machineClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node machineClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513368412681 ""}  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 680 -1432 -1256 696 "machineClock" "" } } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 175433 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513368412681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockMultiplexer:inst13\|clock  " "Automatically promoted node clockMultiplexer:inst13\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513368412681 ""}  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 80032 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513368412681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "write_frequency_divider:inst26\|OUT_0_7MHz  " "Automatically promoted node write_frequency_divider:inst26\|OUT_0_7MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513368412681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockMultiplexer:inst13\|clock " "Destination node clockMultiplexer:inst13\|clock" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 80032 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513368412681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_frequency_divider:inst26\|OUT_0_7MHz~0 " "Destination node write_frequency_divider:inst26\|OUT_0_7MHz~0" {  } { { "../write_frequency_divider/write_frequency_divider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/write_frequency_divider/write_frequency_divider.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 172909 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513368412681 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513368412681 ""}  } { { "../write_frequency_divider/write_frequency_divider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/write_frequency_divider/write_frequency_divider.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 80030 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513368412681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "read_frequency_divider:inst24\|OUT_1_5MHz  " "Automatically promoted node read_frequency_divider:inst24\|OUT_1_5MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513368412682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_frequency_divider:inst24\|OUT_1_5MHz~0 " "Destination node read_frequency_divider:inst24\|OUT_1_5MHz~0" {  } { { "../read_frequency_divider/read_frequency_divider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/read_frequency_divider/read_frequency_divider.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 172872 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513368412682 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513368412682 ""}  } { { "../read_frequency_divider/read_frequency_divider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/read_frequency_divider/read_frequency_divider.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 78676 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513368412682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst\|Mux32~0  " "Automatically promoted node ALU:inst\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513368412682 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 140506 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513368412682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "outputController:inst15\|Decoder0~12  " "Automatically promoted node outputController:inst15\|Decoder0~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513368412683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[26\]~0 " "Destination node outputController:inst15\|binary\[26\]~0" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 135425 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513368412683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~2 " "Destination node finalOutput:inst18\|BCD:converter\|ones~2" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 135439 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513368412683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~3 " "Destination node finalOutput:inst18\|BCD:converter\|ones~3" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 135440 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513368412683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~4 " "Destination node finalOutput:inst18\|BCD:converter\|ones~4" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 135441 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513368412683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~5 " "Destination node finalOutput:inst18\|BCD:converter\|ones~5" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 135444 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513368412683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|billions~0 " "Destination node finalOutput:inst18\|BCD:converter\|billions~0" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 135454 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513368412683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[25\]~5 " "Destination node outputController:inst15\|binary\[25\]~5" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 135459 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513368412683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[24\]~6 " "Destination node outputController:inst15\|binary\[24\]~6" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 135467 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513368412683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[23\]~7 " "Destination node outputController:inst15\|binary\[23\]~7" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 135485 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513368412683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[22\]~8 " "Destination node outputController:inst15\|binary\[22\]~8" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 135499 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513368412683 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1513368412683 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513368412683 ""}  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 135370 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513368412683 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tripleMux:inst8\|Mux32~0  " "Automatically promoted node tripleMux:inst8\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513368412684 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 173489 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513368412684 ""}
{ "Warning" "WCSYN_CANNOT_RUN_FSYN_WHEN_TDC_IS_OFF" "" "Can't perform netlist optimizations when timing-driven compilation is turned off" {  } {  } 0 128006 "Can't perform netlist optimizations when timing-driven compilation is turned off" 0 0 "Fitter" 0 -1 1513368414492 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513368415458 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513368416007 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513368417726 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513368418434 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513368419458 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513368420592 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513368424543 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1513368425173 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513368425173 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1513368425826 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1513368425826 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1513368425826 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513368425828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513368425828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513368425828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513368425828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513368425828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513368425828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 29 43 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513368425828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513368425828 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1513368425828 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1513368425828 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "resetCPU " "Node \"resetCPU\" is assigned to location or region, but does not exist in design" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/morales/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "resetCPU" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513368491118 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1513368491118 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:02:45 " "Fitter preparation operations ending: elapsed time is 00:02:45" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513368491118 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513368491783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513368500241 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_CBES" "7201 7155 " "Fitter requires 7201 LABs to implement the design, but the device contains only 7155 LABs" {  } { { "/home/morales/altera_lite/15.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" "LE" } }  } 0 170012 "Fitter requires %1!d! LABs to implement the design, but the device contains only %2!d! LABs" 0 0 "Fitter" 0 -1 1513368651066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:31 " "Fitter placement preparation operations ending: elapsed time is 00:02:31" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513368651190 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513368651190 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1513368704261 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1513368706062 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513368713369 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 10 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1700 " "Peak virtual memory: 1700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513368714840 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 15 18:11:54 2017 " "Processing ended: Fri Dec 15 18:11:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513368714840 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:06:42 " "Elapsed time: 00:06:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513368714840 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:06:36 " "Total CPU time (on all processors): 00:06:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513368714840 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513368714840 ""}
