# do projeto01.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:09 on Aug 07,2024
# vlog -work work projeto01.vo 
# -- Compiling module Saida
# -- Compiling module hard_block
# 
# Top level modules:
# 	Saida
# End time: 14:34:09 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:09 on Aug 07,2024
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module Saida_vlg_vec_tst
# 
# Top level modules:
# 	Saida_vlg_vec_tst
# End time: 14:34:09 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Saida_vlg_vec_tst 
# Start time: 14:34:09 on Aug 07,2024
# Loading work.Saida_vlg_vec_tst
# Loading work.Saida
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 95 ns.
# End time: 14:34:10 on Aug 07,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
