0.6
2019.1
May 24 2019
14:51:52
/home/rur1k/Vpro/shift_freqDivider_Lab/shift_freqDivider_Lab.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/rur1k/Vpro/shift_freqDivider_Lab/src/clock_divider/modules/counter_1hz.sv,1732084765,systemVerilog,,/home/rur1k/Vpro/shift_freqDivider_Lab/src/clock_divider/modules/modN_clk.sv,,counter_1hz,,,,,,,,
/home/rur1k/Vpro/shift_freqDivider_Lab/src/clock_divider/modules/modN_clk.sv,1732084726,systemVerilog,,/home/rur1k/Vpro/shift_freqDivider_Lab/src/clock_divider/modules/modN_counter.sv,,modN_clk,,,,,,,,
/home/rur1k/Vpro/shift_freqDivider_Lab/src/clock_divider/modules/modN_counter.sv,1732078153,systemVerilog,,/home/rur1k/Vpro/shift_freqDivider_Lab/src/clock_divider/tests/tb_counter_1hz.sv,,modN_counter,,,,,,,,
/home/rur1k/Vpro/shift_freqDivider_Lab/src/clock_divider/tests/tb_clk_1hz.sv,1732076622,systemVerilog,,,,tb_clk_1hz,,,,,,,,
/home/rur1k/Vpro/shift_freqDivider_Lab/src/clock_divider/tests/tb_counter_1hz.sv,1732085992,systemVerilog,,,,tb_counter_1hz,,,,,,,,
/home/rur1k/Vpro/shift_freqDivider_Lab/src/shift_reg/modules/Shift_reg.sv,1732021663,systemVerilog,,/home/rur1k/Vpro/shift_freqDivider_Lab/src/shift_reg/tests/tb_shift_reg.sv,,shift_reg,,,,,,,,
/home/rur1k/Vpro/shift_freqDivider_Lab/src/shift_reg/tests/tb_shift_reg.sv,1732022374,systemVerilog,,,,tb_shift_reg,,,,,,,,
