\hypertarget{classMipsCPU_1_1BaseMipsCPU}{
\section{クラス BaseMipsCPU}
\label{classMipsCPU_1_1BaseMipsCPU}\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
}
BaseMipsCPUに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=6cm]{classMipsCPU_1_1BaseMipsCPU}
\end{center}
\end{figure}
\subsection*{Static Public 変数}
\begin{DoxyCompactItemize}
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_ac5d8901a8e6d0626eee9ac66c6ecfe44}{CP0\_\-IntCtl\_\-IPTI} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a6f5844a5323d4b093567bba00d5e8185}{CP0\_\-IntCtl\_\-IPPCI} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_addbd18e7d62b78411929f56220e7d668}{CP0\_\-SrsCtl\_\-HSS} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_ac7fa3f0a56c696086600092a77169097}{CP0\_\-EBase\_\-CPUNum} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_ac6b47ad1af64db771080945a47e0f96f}{CP0\_\-PRId\_\-CompanyOptions} = Param.Unsigned(0,\char`\"{}Company Options in Processor ID \hyperlink{classRegister}{Register}\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_ad167f6c016fd37b2e5d1919f1ef8fa51}{CP0\_\-PRId\_\-CompanyID} = Param.Unsigned(0,\char`\"{}Company Identifier in Processor ID \hyperlink{classRegister}{Register}\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_ab88e96bc42511f6884701a8b06c4fff7}{CP0\_\-PRId\_\-ProcessorID} = Param.Unsigned(1,\char`\"{}Processor ID (0=$>$Not MIPS32/64 Processor, 1=$>$MIPS, 2-\/255 =$>$ Other Company\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_abf8501ad012082959fc56c8b2fe097d8}{CP0\_\-PRId\_\-Revision} = Param.Unsigned(0,\char`\"{}Processor Revision Number in Processor ID \hyperlink{classRegister}{Register}\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a6893a0c5c82cdbd1a26d85c8110c96c3}{CP0\_\-Config\_\-BE} = Param.Unsigned(0,\char`\"{}Big Endian?\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a98aeda0df7710660961a4813e58eebfc}{CP0\_\-Config\_\-AT} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a190c17f9827e26188ded0ee904871e8e}{CP0\_\-Config\_\-AR} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_ae4391661b7a034779ebd497450a311f3}{CP0\_\-Config\_\-MT} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_aa8b9aabfdafafc150995737ab0f9ed58}{CP0\_\-Config\_\-VI} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a219543c61e746510759955cbb4a5bb1e}{CP0\_\-Config1\_\-M} = Param.Unsigned(0,\char`\"{}Config2 Implemented?\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a251ce2a8fdbc8fff949c31dc01845650}{CP0\_\-Config1\_\-MMU} = Param.Unsigned(0,\char`\"{}MMU Type\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a471ff632ecf23727fcf1796c33a1a1dd}{CP0\_\-Config1\_\-IS} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_aaa196dbd7bde04f957ba2416824150ae}{CP0\_\-Config1\_\-IL} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a8c1b4b0921d2ab939cb0bc96a08d65a7}{CP0\_\-Config1\_\-IA} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a76701d66f2d3b3e5a52d648144ea3d9f}{CP0\_\-Config1\_\-DS} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a43915e4c7bc247574811b326c7ae40ad}{CP0\_\-Config1\_\-DL} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_aed9348fd6efd10866faccf3bd9af0970}{CP0\_\-Config1\_\-DA} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_aa7b1faef28dbac130f3776cec7a9bb11}{CP0\_\-Config1\_\-C2} = Param.Bool(False,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a5d8a60ca1a38c0a962f5bd1e19195ecc}{CP0\_\-Config1\_\-MD} = Param.Bool(False,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a97539887d1811697a726dfb4e531f8f4}{CP0\_\-Config1\_\-PC} = Param.Bool(False,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_af6cad75219ec70f7eac3771410ba2370}{CP0\_\-Config1\_\-WR} = Param.Bool(False,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_aaeff852b614f4308b401eff35b4f81a7}{CP0\_\-Config1\_\-CA} = Param.Bool(False,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a2025f5f700685399c54697216521338e}{CP0\_\-Config1\_\-EP} = Param.Bool(False,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a0fbf522dc1850880783779f272ee77f4}{CP0\_\-Config1\_\-FP} = Param.Bool(False,\char`\"{}FPU Implemented?\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_acb8e6fbe796168bf9985cd93259df5a9}{CP0\_\-Config2\_\-M} = Param.Bool(False,\char`\"{}Config3 Implemented?\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_ab3e9ceb3ef7cffcd31cee879d050dbeb}{CP0\_\-Config2\_\-TU} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_ab8c0e1f83f50f78f543fe1adf31af3d8}{CP0\_\-Config2\_\-TS} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_aff1da39b3e8559fbe0df5ed951bfbea8}{CP0\_\-Config2\_\-TL} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_aa29587ae710f53b37f05bf85275b1f83}{CP0\_\-Config2\_\-TA} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a9069a5a32d904206d9512619e0e5b6b2}{CP0\_\-Config2\_\-SU} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_ab97cbbcf21b6e230918b18b06994a27f}{CP0\_\-Config2\_\-SS} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a9454f5e6694924d587b7b8a754a11d1b}{CP0\_\-Config2\_\-SL} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a288566473c627d5d943bdb535070c6a8}{CP0\_\-Config2\_\-SA} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a727d3219d5e4f7bdcb82d72f13a64d19}{CP0\_\-Config3\_\-M} = Param.Bool(False,\char`\"{}Config4 Implemented?\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a208bccb793ea59fdb7af54de27e24e03}{CP0\_\-Config3\_\-DSPP} = Param.Bool(False,\char`\"{}DSP Extensions Present?\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_ae78c1c0ef2e48d4c2edab32f87c5f309}{CP0\_\-Config3\_\-LPA} = Param.Bool(False,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a889a4f646c6296aec6e3bf2efca23faf}{CP0\_\-Config3\_\-VEIC} = Param.Bool(False,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_abc3e3d14f240130bf820a498fbc550ed}{CP0\_\-Config3\_\-VInt} = Param.Bool(False,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_aede7a22f4fed840b65f555541f6a021f}{CP0\_\-Config3\_\-SP} = Param.Bool(False,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a7a0cc3ea582b4012a1e0029b494c6751}{CP0\_\-Config3\_\-MT} = Param.Bool(False,\char`\"{}Multithreading Extensions Present?\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a621a332c019b66f6c8887eb42268d482}{CP0\_\-Config3\_\-SM} = Param.Bool(False,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a2a738d8d82ad8b446ad32fc87a285cc1}{CP0\_\-Config3\_\-TL} = Param.Bool(False,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_ae758ddb5898340503534e2f96d547ed3}{CP0\_\-WatchHi\_\-M} = Param.Bool(False,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_adefb92facb100633d7ad9dafa11449c8}{CP0\_\-PerfCtr\_\-M} = Param.Bool(False,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a7ba3612c0102a54df51f9a0770681041}{CP0\_\-PerfCtr\_\-W} = Param.Bool(False,\char`\"{}No Description\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a0a4089c6aacda5dd54c80fc8584cfdd7}{CP0\_\-PRId} = Param.Unsigned(0,\char`\"{}CP0 Status \hyperlink{classRegister}{Register}\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_abefb45ade026543d3f48560708ac3cb5}{CP0\_\-Config} = Param.Unsigned(0,\char`\"{}CP0 Config \hyperlink{classRegister}{Register}\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a41aef9d5fed85db3e8cbacaed6122566}{CP0\_\-Config1} = Param.Unsigned(0,\char`\"{}CP0 Config1 \hyperlink{classRegister}{Register}\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_a8469209fa548a8b86a04d0780ff8689e}{CP0\_\-Config2} = Param.Unsigned(0,\char`\"{}CP0 Config2 \hyperlink{classRegister}{Register}\char`\"{})
\item 
tuple \hyperlink{classMipsCPU_1_1BaseMipsCPU_ac0b6416224f47ab3b4d1e049034e1ecc}{CP0\_\-Config3} = Param.Unsigned(0,\char`\"{}CP0 Config3 \hyperlink{classRegister}{Register}\char`\"{})
\end{DoxyCompactItemize}


\subsection{変数}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_abefb45ade026543d3f48560708ac3cb5}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config@{CP0\_\-Config}}
\index{CP0\_\-Config@{CP0\_\-Config}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config} = Param.Unsigned(0,\char`\"{}CP0 Config {\bf Register}\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_abefb45ade026543d3f48560708ac3cb5}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a41aef9d5fed85db3e8cbacaed6122566}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1@{CP0\_\-Config1}}
\index{CP0\_\-Config1@{CP0\_\-Config1}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1} = Param.Unsigned(0,\char`\"{}CP0 Config1 {\bf Register}\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a41aef9d5fed85db3e8cbacaed6122566}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_aa7b1faef28dbac130f3776cec7a9bb11}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1\_\-C2@{CP0\_\-Config1\_\-C2}}
\index{CP0\_\-Config1\_\-C2@{CP0\_\-Config1\_\-C2}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1\_\-C2}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1\_\-C2} = Param.Bool(False,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_aa7b1faef28dbac130f3776cec7a9bb11}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_aaeff852b614f4308b401eff35b4f81a7}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1\_\-CA@{CP0\_\-Config1\_\-CA}}
\index{CP0\_\-Config1\_\-CA@{CP0\_\-Config1\_\-CA}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1\_\-CA}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1\_\-CA} = Param.Bool(False,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_aaeff852b614f4308b401eff35b4f81a7}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_aed9348fd6efd10866faccf3bd9af0970}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1\_\-DA@{CP0\_\-Config1\_\-DA}}
\index{CP0\_\-Config1\_\-DA@{CP0\_\-Config1\_\-DA}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1\_\-DA}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1\_\-DA} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_aed9348fd6efd10866faccf3bd9af0970}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a43915e4c7bc247574811b326c7ae40ad}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1\_\-DL@{CP0\_\-Config1\_\-DL}}
\index{CP0\_\-Config1\_\-DL@{CP0\_\-Config1\_\-DL}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1\_\-DL}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1\_\-DL} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a43915e4c7bc247574811b326c7ae40ad}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a76701d66f2d3b3e5a52d648144ea3d9f}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1\_\-DS@{CP0\_\-Config1\_\-DS}}
\index{CP0\_\-Config1\_\-DS@{CP0\_\-Config1\_\-DS}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1\_\-DS}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1\_\-DS} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a76701d66f2d3b3e5a52d648144ea3d9f}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a2025f5f700685399c54697216521338e}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1\_\-EP@{CP0\_\-Config1\_\-EP}}
\index{CP0\_\-Config1\_\-EP@{CP0\_\-Config1\_\-EP}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1\_\-EP}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1\_\-EP} = Param.Bool(False,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a2025f5f700685399c54697216521338e}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a0fbf522dc1850880783779f272ee77f4}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1\_\-FP@{CP0\_\-Config1\_\-FP}}
\index{CP0\_\-Config1\_\-FP@{CP0\_\-Config1\_\-FP}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1\_\-FP}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1\_\-FP} = Param.Bool(False,\char`\"{}FPU Implemented?\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a0fbf522dc1850880783779f272ee77f4}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a8c1b4b0921d2ab939cb0bc96a08d65a7}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1\_\-IA@{CP0\_\-Config1\_\-IA}}
\index{CP0\_\-Config1\_\-IA@{CP0\_\-Config1\_\-IA}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1\_\-IA}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1\_\-IA} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a8c1b4b0921d2ab939cb0bc96a08d65a7}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_aaa196dbd7bde04f957ba2416824150ae}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1\_\-IL@{CP0\_\-Config1\_\-IL}}
\index{CP0\_\-Config1\_\-IL@{CP0\_\-Config1\_\-IL}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1\_\-IL}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1\_\-IL} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_aaa196dbd7bde04f957ba2416824150ae}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a471ff632ecf23727fcf1796c33a1a1dd}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1\_\-IS@{CP0\_\-Config1\_\-IS}}
\index{CP0\_\-Config1\_\-IS@{CP0\_\-Config1\_\-IS}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1\_\-IS}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1\_\-IS} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a471ff632ecf23727fcf1796c33a1a1dd}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a219543c61e746510759955cbb4a5bb1e}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1\_\-M@{CP0\_\-Config1\_\-M}}
\index{CP0\_\-Config1\_\-M@{CP0\_\-Config1\_\-M}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1\_\-M}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1\_\-M} = Param.Unsigned(0,\char`\"{}Config2 Implemented?\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a219543c61e746510759955cbb4a5bb1e}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a5d8a60ca1a38c0a962f5bd1e19195ecc}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1\_\-MD@{CP0\_\-Config1\_\-MD}}
\index{CP0\_\-Config1\_\-MD@{CP0\_\-Config1\_\-MD}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1\_\-MD}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1\_\-MD} = Param.Bool(False,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a5d8a60ca1a38c0a962f5bd1e19195ecc}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a251ce2a8fdbc8fff949c31dc01845650}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1\_\-MMU@{CP0\_\-Config1\_\-MMU}}
\index{CP0\_\-Config1\_\-MMU@{CP0\_\-Config1\_\-MMU}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1\_\-MMU}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1\_\-MMU} = Param.Unsigned(0,\char`\"{}MMU Type\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a251ce2a8fdbc8fff949c31dc01845650}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a97539887d1811697a726dfb4e531f8f4}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1\_\-PC@{CP0\_\-Config1\_\-PC}}
\index{CP0\_\-Config1\_\-PC@{CP0\_\-Config1\_\-PC}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1\_\-PC}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1\_\-PC} = Param.Bool(False,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a97539887d1811697a726dfb4e531f8f4}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_af6cad75219ec70f7eac3771410ba2370}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config1\_\-WR@{CP0\_\-Config1\_\-WR}}
\index{CP0\_\-Config1\_\-WR@{CP0\_\-Config1\_\-WR}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config1\_\-WR}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config1\_\-WR} = Param.Bool(False,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_af6cad75219ec70f7eac3771410ba2370}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a8469209fa548a8b86a04d0780ff8689e}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config2@{CP0\_\-Config2}}
\index{CP0\_\-Config2@{CP0\_\-Config2}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config2}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config2} = Param.Unsigned(0,\char`\"{}CP0 Config2 {\bf Register}\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a8469209fa548a8b86a04d0780ff8689e}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_acb8e6fbe796168bf9985cd93259df5a9}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config2\_\-M@{CP0\_\-Config2\_\-M}}
\index{CP0\_\-Config2\_\-M@{CP0\_\-Config2\_\-M}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config2\_\-M}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config2\_\-M} = Param.Bool(False,\char`\"{}Config3 Implemented?\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_acb8e6fbe796168bf9985cd93259df5a9}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a288566473c627d5d943bdb535070c6a8}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config2\_\-SA@{CP0\_\-Config2\_\-SA}}
\index{CP0\_\-Config2\_\-SA@{CP0\_\-Config2\_\-SA}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config2\_\-SA}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config2\_\-SA} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a288566473c627d5d943bdb535070c6a8}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a9454f5e6694924d587b7b8a754a11d1b}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config2\_\-SL@{CP0\_\-Config2\_\-SL}}
\index{CP0\_\-Config2\_\-SL@{CP0\_\-Config2\_\-SL}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config2\_\-SL}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config2\_\-SL} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a9454f5e6694924d587b7b8a754a11d1b}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_ab97cbbcf21b6e230918b18b06994a27f}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config2\_\-SS@{CP0\_\-Config2\_\-SS}}
\index{CP0\_\-Config2\_\-SS@{CP0\_\-Config2\_\-SS}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config2\_\-SS}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config2\_\-SS} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_ab97cbbcf21b6e230918b18b06994a27f}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a9069a5a32d904206d9512619e0e5b6b2}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config2\_\-SU@{CP0\_\-Config2\_\-SU}}
\index{CP0\_\-Config2\_\-SU@{CP0\_\-Config2\_\-SU}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config2\_\-SU}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config2\_\-SU} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a9069a5a32d904206d9512619e0e5b6b2}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_aa29587ae710f53b37f05bf85275b1f83}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config2\_\-TA@{CP0\_\-Config2\_\-TA}}
\index{CP0\_\-Config2\_\-TA@{CP0\_\-Config2\_\-TA}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config2\_\-TA}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config2\_\-TA} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_aa29587ae710f53b37f05bf85275b1f83}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_aff1da39b3e8559fbe0df5ed951bfbea8}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config2\_\-TL@{CP0\_\-Config2\_\-TL}}
\index{CP0\_\-Config2\_\-TL@{CP0\_\-Config2\_\-TL}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config2\_\-TL}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config2\_\-TL} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_aff1da39b3e8559fbe0df5ed951bfbea8}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_ab8c0e1f83f50f78f543fe1adf31af3d8}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config2\_\-TS@{CP0\_\-Config2\_\-TS}}
\index{CP0\_\-Config2\_\-TS@{CP0\_\-Config2\_\-TS}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config2\_\-TS}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config2\_\-TS} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_ab8c0e1f83f50f78f543fe1adf31af3d8}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_ab3e9ceb3ef7cffcd31cee879d050dbeb}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config2\_\-TU@{CP0\_\-Config2\_\-TU}}
\index{CP0\_\-Config2\_\-TU@{CP0\_\-Config2\_\-TU}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config2\_\-TU}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config2\_\-TU} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_ab3e9ceb3ef7cffcd31cee879d050dbeb}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_ac0b6416224f47ab3b4d1e049034e1ecc}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config3@{CP0\_\-Config3}}
\index{CP0\_\-Config3@{CP0\_\-Config3}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config3}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config3} = Param.Unsigned(0,\char`\"{}CP0 Config3 {\bf Register}\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_ac0b6416224f47ab3b4d1e049034e1ecc}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a208bccb793ea59fdb7af54de27e24e03}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config3\_\-DSPP@{CP0\_\-Config3\_\-DSPP}}
\index{CP0\_\-Config3\_\-DSPP@{CP0\_\-Config3\_\-DSPP}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config3\_\-DSPP}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config3\_\-DSPP} = Param.Bool(False,\char`\"{}DSP Extensions Present?\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a208bccb793ea59fdb7af54de27e24e03}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_ae78c1c0ef2e48d4c2edab32f87c5f309}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config3\_\-LPA@{CP0\_\-Config3\_\-LPA}}
\index{CP0\_\-Config3\_\-LPA@{CP0\_\-Config3\_\-LPA}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config3\_\-LPA}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config3\_\-LPA} = Param.Bool(False,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_ae78c1c0ef2e48d4c2edab32f87c5f309}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a727d3219d5e4f7bdcb82d72f13a64d19}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config3\_\-M@{CP0\_\-Config3\_\-M}}
\index{CP0\_\-Config3\_\-M@{CP0\_\-Config3\_\-M}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config3\_\-M}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config3\_\-M} = Param.Bool(False,\char`\"{}Config4 Implemented?\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a727d3219d5e4f7bdcb82d72f13a64d19}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a7a0cc3ea582b4012a1e0029b494c6751}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config3\_\-MT@{CP0\_\-Config3\_\-MT}}
\index{CP0\_\-Config3\_\-MT@{CP0\_\-Config3\_\-MT}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config3\_\-MT}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config3\_\-MT} = Param.Bool(False,\char`\"{}Multithreading Extensions Present?\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a7a0cc3ea582b4012a1e0029b494c6751}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a621a332c019b66f6c8887eb42268d482}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config3\_\-SM@{CP0\_\-Config3\_\-SM}}
\index{CP0\_\-Config3\_\-SM@{CP0\_\-Config3\_\-SM}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config3\_\-SM}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config3\_\-SM} = Param.Bool(False,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a621a332c019b66f6c8887eb42268d482}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_aede7a22f4fed840b65f555541f6a021f}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config3\_\-SP@{CP0\_\-Config3\_\-SP}}
\index{CP0\_\-Config3\_\-SP@{CP0\_\-Config3\_\-SP}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config3\_\-SP}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config3\_\-SP} = Param.Bool(False,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_aede7a22f4fed840b65f555541f6a021f}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a2a738d8d82ad8b446ad32fc87a285cc1}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config3\_\-TL@{CP0\_\-Config3\_\-TL}}
\index{CP0\_\-Config3\_\-TL@{CP0\_\-Config3\_\-TL}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config3\_\-TL}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config3\_\-TL} = Param.Bool(False,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a2a738d8d82ad8b446ad32fc87a285cc1}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a889a4f646c6296aec6e3bf2efca23faf}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config3\_\-VEIC@{CP0\_\-Config3\_\-VEIC}}
\index{CP0\_\-Config3\_\-VEIC@{CP0\_\-Config3\_\-VEIC}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config3\_\-VEIC}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config3\_\-VEIC} = Param.Bool(False,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a889a4f646c6296aec6e3bf2efca23faf}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_abc3e3d14f240130bf820a498fbc550ed}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config3\_\-VInt@{CP0\_\-Config3\_\-VInt}}
\index{CP0\_\-Config3\_\-VInt@{CP0\_\-Config3\_\-VInt}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config3\_\-VInt}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config3\_\-VInt} = Param.Bool(False,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_abc3e3d14f240130bf820a498fbc550ed}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a190c17f9827e26188ded0ee904871e8e}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config\_\-AR@{CP0\_\-Config\_\-AR}}
\index{CP0\_\-Config\_\-AR@{CP0\_\-Config\_\-AR}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config\_\-AR}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config\_\-AR} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a190c17f9827e26188ded0ee904871e8e}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a98aeda0df7710660961a4813e58eebfc}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config\_\-AT@{CP0\_\-Config\_\-AT}}
\index{CP0\_\-Config\_\-AT@{CP0\_\-Config\_\-AT}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config\_\-AT}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config\_\-AT} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a98aeda0df7710660961a4813e58eebfc}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a6893a0c5c82cdbd1a26d85c8110c96c3}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config\_\-BE@{CP0\_\-Config\_\-BE}}
\index{CP0\_\-Config\_\-BE@{CP0\_\-Config\_\-BE}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config\_\-BE}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config\_\-BE} = Param.Unsigned(0,\char`\"{}Big Endian?\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a6893a0c5c82cdbd1a26d85c8110c96c3}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_ae4391661b7a034779ebd497450a311f3}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config\_\-MT@{CP0\_\-Config\_\-MT}}
\index{CP0\_\-Config\_\-MT@{CP0\_\-Config\_\-MT}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config\_\-MT}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config\_\-MT} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_ae4391661b7a034779ebd497450a311f3}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_aa8b9aabfdafafc150995737ab0f9ed58}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-Config\_\-VI@{CP0\_\-Config\_\-VI}}
\index{CP0\_\-Config\_\-VI@{CP0\_\-Config\_\-VI}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-Config\_\-VI}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-Config\_\-VI} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_aa8b9aabfdafafc150995737ab0f9ed58}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_ac7fa3f0a56c696086600092a77169097}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-EBase\_\-CPUNum@{CP0\_\-EBase\_\-CPUNum}}
\index{CP0\_\-EBase\_\-CPUNum@{CP0\_\-EBase\_\-CPUNum}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-EBase\_\-CPUNum}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-EBase\_\-CPUNum} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_ac7fa3f0a56c696086600092a77169097}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a6f5844a5323d4b093567bba00d5e8185}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-IntCtl\_\-IPPCI@{CP0\_\-IntCtl\_\-IPPCI}}
\index{CP0\_\-IntCtl\_\-IPPCI@{CP0\_\-IntCtl\_\-IPPCI}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-IntCtl\_\-IPPCI}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-IntCtl\_\-IPPCI} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a6f5844a5323d4b093567bba00d5e8185}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_ac5d8901a8e6d0626eee9ac66c6ecfe44}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-IntCtl\_\-IPTI@{CP0\_\-IntCtl\_\-IPTI}}
\index{CP0\_\-IntCtl\_\-IPTI@{CP0\_\-IntCtl\_\-IPTI}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-IntCtl\_\-IPTI}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-IntCtl\_\-IPTI} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_ac5d8901a8e6d0626eee9ac66c6ecfe44}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_adefb92facb100633d7ad9dafa11449c8}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-PerfCtr\_\-M@{CP0\_\-PerfCtr\_\-M}}
\index{CP0\_\-PerfCtr\_\-M@{CP0\_\-PerfCtr\_\-M}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-PerfCtr\_\-M}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-PerfCtr\_\-M} = Param.Bool(False,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_adefb92facb100633d7ad9dafa11449c8}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a7ba3612c0102a54df51f9a0770681041}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-PerfCtr\_\-W@{CP0\_\-PerfCtr\_\-W}}
\index{CP0\_\-PerfCtr\_\-W@{CP0\_\-PerfCtr\_\-W}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-PerfCtr\_\-W}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-PerfCtr\_\-W} = Param.Bool(False,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a7ba3612c0102a54df51f9a0770681041}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_a0a4089c6aacda5dd54c80fc8584cfdd7}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-PRId@{CP0\_\-PRId}}
\index{CP0\_\-PRId@{CP0\_\-PRId}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-PRId}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-PRId} = Param.Unsigned(0,\char`\"{}CP0 Status {\bf Register}\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_a0a4089c6aacda5dd54c80fc8584cfdd7}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_ad167f6c016fd37b2e5d1919f1ef8fa51}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-PRId\_\-CompanyID@{CP0\_\-PRId\_\-CompanyID}}
\index{CP0\_\-PRId\_\-CompanyID@{CP0\_\-PRId\_\-CompanyID}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-PRId\_\-CompanyID}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-PRId\_\-CompanyID} = Param.Unsigned(0,\char`\"{}Company Identifier in Processor ID {\bf Register}\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_ad167f6c016fd37b2e5d1919f1ef8fa51}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_ac6b47ad1af64db771080945a47e0f96f}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-PRId\_\-CompanyOptions@{CP0\_\-PRId\_\-CompanyOptions}}
\index{CP0\_\-PRId\_\-CompanyOptions@{CP0\_\-PRId\_\-CompanyOptions}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-PRId\_\-CompanyOptions}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-PRId\_\-CompanyOptions} = Param.Unsigned(0,\char`\"{}Company Options in Processor ID {\bf Register}\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_ac6b47ad1af64db771080945a47e0f96f}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_ab88e96bc42511f6884701a8b06c4fff7}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-PRId\_\-ProcessorID@{CP0\_\-PRId\_\-ProcessorID}}
\index{CP0\_\-PRId\_\-ProcessorID@{CP0\_\-PRId\_\-ProcessorID}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-PRId\_\-ProcessorID}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-PRId\_\-ProcessorID} = Param.Unsigned(1,\char`\"{}Processor ID (0=$>$Not MIPS32/64 Processor, 1=$>$MIPS, 2-\/255 =$>$ Other Company\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_ab88e96bc42511f6884701a8b06c4fff7}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_abf8501ad012082959fc56c8b2fe097d8}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-PRId\_\-Revision@{CP0\_\-PRId\_\-Revision}}
\index{CP0\_\-PRId\_\-Revision@{CP0\_\-PRId\_\-Revision}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-PRId\_\-Revision}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-PRId\_\-Revision} = Param.Unsigned(0,\char`\"{}Processor Revision Number in Processor ID {\bf Register}\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_abf8501ad012082959fc56c8b2fe097d8}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_addbd18e7d62b78411929f56220e7d668}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-SrsCtl\_\-HSS@{CP0\_\-SrsCtl\_\-HSS}}
\index{CP0\_\-SrsCtl\_\-HSS@{CP0\_\-SrsCtl\_\-HSS}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-SrsCtl\_\-HSS}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-SrsCtl\_\-HSS} = Param.Unsigned(0,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_addbd18e7d62b78411929f56220e7d668}
\hypertarget{classMipsCPU_1_1BaseMipsCPU_ae758ddb5898340503534e2f96d547ed3}{
\index{MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}!CP0\_\-WatchHi\_\-M@{CP0\_\-WatchHi\_\-M}}
\index{CP0\_\-WatchHi\_\-M@{CP0\_\-WatchHi\_\-M}!MipsCPU::BaseMipsCPU@{MipsCPU::BaseMipsCPU}}
\subsubsection[{CP0\_\-WatchHi\_\-M}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf CP0\_\-WatchHi\_\-M} = Param.Bool(False,\char`\"{}No Description\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classMipsCPU_1_1BaseMipsCPU_ae758ddb5898340503534e2f96d547ed3}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
arch/mips/\hyperlink{MipsCPU_8py}{MipsCPU.py}\end{DoxyCompactItemize}
