INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/acara/RISCVImplementation/RISCVImplementation.srcs/sim_1/new/RISCV_CPU_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RISCV_CPU_TB'
