// Seed: 2311095337
module module_0 (
    input wor id_0,
    output tri id_1,
    output tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output supply0 id_8,
    input tri0 id_9
);
  id_11(
      .id_0(1), .id_1(id_7), .id_2(~id_2), .id_3(1'b0), .id_4(1), .id_5(1)
  );
endmodule
module module_1 (
    output wire id_0,
    input  tri0 id_1,
    inout  wire id_2
    , id_4
);
  wire id_5;
  assign id_0 = "" ? -id_4 : id_4;
  module_0(
      id_4, id_4, id_2, id_4, id_4, id_4, id_2, id_1, id_4, id_2
  );
  class id_6;
  endclass : id_7
endmodule
