label tsc
start: 3773334896550
FIRESTARTER - A Processor Stress Test Utility, Version 1.7 2 (github), build: 2019-02-01
Copyright (C) 2018 TU Dresden, Center for Information Services and High Performance Computing
This program comes with ABSOLUTELY NO WARRANTY; for details run `FIRESTARTER -w'.
This is free software, and you are welcome to redistribute it
under certain conditions; run `FIRESTARTER -c' for details.

  system summary:
    number of processors: 1
    number of cores per package: 2
    number of threads per core: 2
    total number of threads: 4

  processor characteristics:
    architecture:   x86_64
    vendor:         GenuineIntel
    processor-name: Intel(R) Core(TM) M-5Y10c CPU @ 0.80GHz
    model:          Family 6, Model 61, Stepping 4
    frequency:      997 MHz
    supported features:
      - X86_64 FPU MMX SSE SSE2 SSE3 SSSE3 SSE4.1 SSE4.2 POPCNT AVX AVX2 FMA AES SMT    
    Caches:
      - Level 1 Data Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Level 1 Instruction Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 2 Cache, 256 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 3 Cache, 4096 KiB, 16-way set associative, shared among 4 threads

  Taking FMA path optimized for Haswell - 2 thread(s) per core
  Used buffersizes per thread:
    - L1-Cache: 16384 Bytes
    - L2-Cache: 131072 Bytes
    - L3-Cache: 786432 Bytes
    - Memory: 52428800 Bytes

  using 1 threads
    - Thread 0 runs on CPU 0, core 0 in package: 0
  The cores are numbered using the IDs from sysfs (see sys/devices/system/cpu/
  cpu<no.>/topology/) or /proc/cpuinfo. These IDs do not have to be consecutive.

stop: 3783448239844
start: 3783449117748
FIRESTARTER - A Processor Stress Test Utility, Version 1.7 2 (github), build: 2019-02-01
Copyright (C) 2018 TU Dresden, Center for Information Services and High Performance Computing
This program comes with ABSOLUTELY NO WARRANTY; for details run `FIRESTARTER -w'.
This is free software, and you are welcome to redistribute it
under certain conditions; run `FIRESTARTER -c' for details.

  system summary:
    number of processors: 1
    number of cores per package: 2
    number of threads per core: 2
    total number of threads: 4

  processor characteristics:
    architecture:   x86_64
    vendor:         GenuineIntel
    processor-name: Intel(R) Core(TM) M-5Y10c CPU @ 0.80GHz
    model:          Family 6, Model 61, Stepping 4
    frequency:      997 MHz
    supported features:
      - X86_64 FPU MMX SSE SSE2 SSE3 SSSE3 SSE4.1 SSE4.2 POPCNT AVX AVX2 FMA AES SMT    
    Caches:
      - Level 1 Data Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Level 1 Instruction Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 2 Cache, 256 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 3 Cache, 4096 KiB, 16-way set associative, shared among 4 threads

  Taking FMA path optimized for Haswell - 2 thread(s) per core
  Used buffersizes per thread:
    - L1-Cache: 16384 Bytes
    - L2-Cache: 131072 Bytes
    - L3-Cache: 786432 Bytes
    - Memory: 52428800 Bytes

  using 1 threads
    - Thread 0 runs on CPU 0, core 0 in package: 0
  The cores are numbered using the IDs from sysfs (see sys/devices/system/cpu/
  cpu<no.>/topology/) or /proc/cpuinfo. These IDs do not have to be consecutive.

stop: 3793552210290
start: 3793552947046
FIRESTARTER - A Processor Stress Test Utility, Version 1.7 2 (github), build: 2019-02-01
Copyright (C) 2018 TU Dresden, Center for Information Services and High Performance Computing
This program comes with ABSOLUTELY NO WARRANTY; for details run `FIRESTARTER -w'.
This is free software, and you are welcome to redistribute it
under certain conditions; run `FIRESTARTER -c' for details.

  system summary:
    number of processors: 1
    number of cores per package: 2
    number of threads per core: 2
    total number of threads: 4

  processor characteristics:
    architecture:   x86_64
    vendor:         GenuineIntel
    processor-name: Intel(R) Core(TM) M-5Y10c CPU @ 0.80GHz
    model:          Family 6, Model 61, Stepping 4
    frequency:      997 MHz
    supported features:
      - X86_64 FPU MMX SSE SSE2 SSE3 SSSE3 SSE4.1 SSE4.2 POPCNT AVX AVX2 FMA AES SMT    
    Caches:
      - Level 1 Data Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Level 1 Instruction Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 2 Cache, 256 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 3 Cache, 4096 KiB, 16-way set associative, shared among 4 threads

  Taking FMA path optimized for Haswell - 2 thread(s) per core
  Used buffersizes per thread:
    - L1-Cache: 16384 Bytes
    - L2-Cache: 131072 Bytes
    - L3-Cache: 786432 Bytes
    - Memory: 52428800 Bytes

  using 1 threads
    - Thread 0 runs on CPU 0, core 0 in package: 0
  The cores are numbered using the IDs from sysfs (see sys/devices/system/cpu/
  cpu<no.>/topology/) or /proc/cpuinfo. These IDs do not have to be consecutive.

stop: 3803665103516
start: 3803665858292
FIRESTARTER - A Processor Stress Test Utility, Version 1.7 2 (github), build: 2019-02-01
Copyright (C) 2018 TU Dresden, Center for Information Services and High Performance Computing
This program comes with ABSOLUTELY NO WARRANTY; for details run `FIRESTARTER -w'.
This is free software, and you are welcome to redistribute it
under certain conditions; run `FIRESTARTER -c' for details.

  system summary:
    number of processors: 1
    number of cores per package: 2
    number of threads per core: 2
    total number of threads: 4

  processor characteristics:
    architecture:   x86_64
    vendor:         GenuineIntel
    processor-name: Intel(R) Core(TM) M-5Y10c CPU @ 0.80GHz
    model:          Family 6, Model 61, Stepping 4
    frequency:      997 MHz
    supported features:
      - X86_64 FPU MMX SSE SSE2 SSE3 SSSE3 SSE4.1 SSE4.2 POPCNT AVX AVX2 FMA AES SMT    
    Caches:
      - Level 1 Data Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Level 1 Instruction Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 2 Cache, 256 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 3 Cache, 4096 KiB, 16-way set associative, shared among 4 threads

  Taking FMA path optimized for Haswell - 2 thread(s) per core
  Used buffersizes per thread:
    - L1-Cache: 16384 Bytes
    - L2-Cache: 131072 Bytes
    - L3-Cache: 786432 Bytes
    - Memory: 52428800 Bytes

  using 1 threads
    - Thread 0 runs on CPU 0, core 0 in package: 0
  The cores are numbered using the IDs from sysfs (see sys/devices/system/cpu/
  cpu<no.>/topology/) or /proc/cpuinfo. These IDs do not have to be consecutive.

stop: 3813777648612
start: 3813778445988
FIRESTARTER - A Processor Stress Test Utility, Version 1.7 2 (github), build: 2019-02-01
Copyright (C) 2018 TU Dresden, Center for Information Services and High Performance Computing
This program comes with ABSOLUTELY NO WARRANTY; for details run `FIRESTARTER -w'.
This is free software, and you are welcome to redistribute it
under certain conditions; run `FIRESTARTER -c' for details.

  system summary:
    number of processors: 1
    number of cores per package: 2
    number of threads per core: 2
    total number of threads: 4

  processor characteristics:
    architecture:   x86_64
    vendor:         GenuineIntel
    processor-name: Intel(R) Core(TM) M-5Y10c CPU @ 0.80GHz
    model:          Family 6, Model 61, Stepping 4
    frequency:      997 MHz
    supported features:
      - X86_64 FPU MMX SSE SSE2 SSE3 SSSE3 SSE4.1 SSE4.2 POPCNT AVX AVX2 FMA AES SMT    
    Caches:
      - Level 1 Data Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Level 1 Instruction Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 2 Cache, 256 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 3 Cache, 4096 KiB, 16-way set associative, shared among 4 threads

  Taking FMA path optimized for Haswell - 2 thread(s) per core
  Used buffersizes per thread:
    - L1-Cache: 16384 Bytes
    - L2-Cache: 131072 Bytes
    - L3-Cache: 786432 Bytes
    - Memory: 52428800 Bytes

  using 1 threads
    - Thread 0 runs on CPU 0, core 0 in package: 0
  The cores are numbered using the IDs from sysfs (see sys/devices/system/cpu/
  cpu<no.>/topology/) or /proc/cpuinfo. These IDs do not have to be consecutive.

stop: 3823890334312
start: 3823891127384
FIRESTARTER - A Processor Stress Test Utility, Version 1.7 2 (github), build: 2019-02-01
Copyright (C) 2018 TU Dresden, Center for Information Services and High Performance Computing
This program comes with ABSOLUTELY NO WARRANTY; for details run `FIRESTARTER -w'.
This is free software, and you are welcome to redistribute it
under certain conditions; run `FIRESTARTER -c' for details.

  system summary:
    number of processors: 1
    number of cores per package: 2
    number of threads per core: 2
    total number of threads: 4

  processor characteristics:
    architecture:   x86_64
    vendor:         GenuineIntel
    processor-name: Intel(R) Core(TM) M-5Y10c CPU @ 0.80GHz
    model:          Family 6, Model 61, Stepping 4
    frequency:      997 MHz
    supported features:
      - X86_64 FPU MMX SSE SSE2 SSE3 SSSE3 SSE4.1 SSE4.2 POPCNT AVX AVX2 FMA AES SMT    
    Caches:
      - Level 1 Data Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Level 1 Instruction Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 2 Cache, 256 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 3 Cache, 4096 KiB, 16-way set associative, shared among 4 threads

  Taking FMA path optimized for Haswell - 2 thread(s) per core
  Used buffersizes per thread:
    - L1-Cache: 16384 Bytes
    - L2-Cache: 131072 Bytes
    - L3-Cache: 786432 Bytes
    - Memory: 52428800 Bytes

  using 1 threads
    - Thread 0 runs on CPU 0, core 0 in package: 0
  The cores are numbered using the IDs from sysfs (see sys/devices/system/cpu/
  cpu<no.>/topology/) or /proc/cpuinfo. These IDs do not have to be consecutive.

stop: 3834005047924
start: 3834006002566
FIRESTARTER - A Processor Stress Test Utility, Version 1.7 2 (github), build: 2019-02-01
Copyright (C) 2018 TU Dresden, Center for Information Services and High Performance Computing
This program comes with ABSOLUTELY NO WARRANTY; for details run `FIRESTARTER -w'.
This is free software, and you are welcome to redistribute it
under certain conditions; run `FIRESTARTER -c' for details.

  system summary:
    number of processors: 1
    number of cores per package: 2
    number of threads per core: 2
    total number of threads: 4

  processor characteristics:
    architecture:   x86_64
    vendor:         GenuineIntel
    processor-name: Intel(R) Core(TM) M-5Y10c CPU @ 0.80GHz
    model:          Family 6, Model 61, Stepping 4
    frequency:      997 MHz
    supported features:
      - X86_64 FPU MMX SSE SSE2 SSE3 SSSE3 SSE4.1 SSE4.2 POPCNT AVX AVX2 FMA AES SMT    
    Caches:
      - Level 1 Data Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Level 1 Instruction Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 2 Cache, 256 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 3 Cache, 4096 KiB, 16-way set associative, shared among 4 threads

  Taking FMA path optimized for Haswell - 2 thread(s) per core
  Used buffersizes per thread:
    - L1-Cache: 16384 Bytes
    - L2-Cache: 131072 Bytes
    - L3-Cache: 786432 Bytes
    - Memory: 52428800 Bytes

  using 1 threads
    - Thread 0 runs on CPU 0, core 0 in package: 0
  The cores are numbered using the IDs from sysfs (see sys/devices/system/cpu/
  cpu<no.>/topology/) or /proc/cpuinfo. These IDs do not have to be consecutive.

stop: 3844119527196
start: 3844120315632
FIRESTARTER - A Processor Stress Test Utility, Version 1.7 2 (github), build: 2019-02-01
Copyright (C) 2018 TU Dresden, Center for Information Services and High Performance Computing
This program comes with ABSOLUTELY NO WARRANTY; for details run `FIRESTARTER -w'.
This is free software, and you are welcome to redistribute it
under certain conditions; run `FIRESTARTER -c' for details.

  system summary:
    number of processors: 1
    number of cores per package: 2
    number of threads per core: 2
    total number of threads: 4

  processor characteristics:
    architecture:   x86_64
    vendor:         GenuineIntel
    processor-name: Intel(R) Core(TM) M-5Y10c CPU @ 0.80GHz
    model:          Family 6, Model 61, Stepping 4
    frequency:      997 MHz
    supported features:
      - X86_64 FPU MMX SSE SSE2 SSE3 SSSE3 SSE4.1 SSE4.2 POPCNT AVX AVX2 FMA AES SMT    
    Caches:
      - Level 1 Data Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Level 1 Instruction Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 2 Cache, 256 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 3 Cache, 4096 KiB, 16-way set associative, shared among 4 threads

  Taking FMA path optimized for Haswell - 2 thread(s) per core
  Used buffersizes per thread:
    - L1-Cache: 16384 Bytes
    - L2-Cache: 131072 Bytes
    - L3-Cache: 786432 Bytes
    - Memory: 52428800 Bytes

  using 1 threads
    - Thread 0 runs on CPU 0, core 0 in package: 0
  The cores are numbered using the IDs from sysfs (see sys/devices/system/cpu/
  cpu<no.>/topology/) or /proc/cpuinfo. These IDs do not have to be consecutive.

stop: 3854237189234
start: 3854238395192
FIRESTARTER - A Processor Stress Test Utility, Version 1.7 2 (github), build: 2019-02-01
Copyright (C) 2018 TU Dresden, Center for Information Services and High Performance Computing
This program comes with ABSOLUTELY NO WARRANTY; for details run `FIRESTARTER -w'.
This is free software, and you are welcome to redistribute it
under certain conditions; run `FIRESTARTER -c' for details.

  system summary:
    number of processors: 1
    number of cores per package: 2
    number of threads per core: 2
    total number of threads: 4

  processor characteristics:
    architecture:   x86_64
    vendor:         GenuineIntel
    processor-name: Intel(R) Core(TM) M-5Y10c CPU @ 0.80GHz
    model:          Family 6, Model 61, Stepping 4
    frequency:      997 MHz
    supported features:
      - X86_64 FPU MMX SSE SSE2 SSE3 SSSE3 SSE4.1 SSE4.2 POPCNT AVX AVX2 FMA AES SMT    
    Caches:
      - Level 1 Data Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Level 1 Instruction Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 2 Cache, 256 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 3 Cache, 4096 KiB, 16-way set associative, shared among 4 threads

  Taking FMA path optimized for Haswell - 2 thread(s) per core
  Used buffersizes per thread:
    - L1-Cache: 16384 Bytes
    - L2-Cache: 131072 Bytes
    - L3-Cache: 786432 Bytes
    - Memory: 52428800 Bytes

  using 1 threads
    - Thread 0 runs on CPU 0, core 0 in package: 0
  The cores are numbered using the IDs from sysfs (see sys/devices/system/cpu/
  cpu<no.>/topology/) or /proc/cpuinfo. These IDs do not have to be consecutive.

stop: 3864352389776
start: 3864353105216
FIRESTARTER - A Processor Stress Test Utility, Version 1.7 2 (github), build: 2019-02-01
Copyright (C) 2018 TU Dresden, Center for Information Services and High Performance Computing
This program comes with ABSOLUTELY NO WARRANTY; for details run `FIRESTARTER -w'.
This is free software, and you are welcome to redistribute it
under certain conditions; run `FIRESTARTER -c' for details.

  system summary:
    number of processors: 1
    number of cores per package: 2
    number of threads per core: 2
    total number of threads: 4

  processor characteristics:
    architecture:   x86_64
    vendor:         GenuineIntel
    processor-name: Intel(R) Core(TM) M-5Y10c CPU @ 0.80GHz
    model:          Family 6, Model 61, Stepping 4
    frequency:      997 MHz
    supported features:
      - X86_64 FPU MMX SSE SSE2 SSE3 SSSE3 SSE4.1 SSE4.2 POPCNT AVX AVX2 FMA AES SMT    
    Caches:
      - Level 1 Data Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Level 1 Instruction Cache, 32 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 2 Cache, 256 KiB, 8-way set associative, shared among 2 threads
      - Unified Level 3 Cache, 4096 KiB, 16-way set associative, shared among 4 threads

  Taking FMA path optimized for Haswell - 2 thread(s) per core
  Used buffersizes per thread:
    - L1-Cache: 16384 Bytes
    - L2-Cache: 131072 Bytes
    - L3-Cache: 786432 Bytes
    - Memory: 52428800 Bytes

  using 1 threads
    - Thread 0 runs on CPU 0, core 0 in package: 0
  The cores are numbered using the IDs from sysfs (see sys/devices/system/cpu/
  cpu<no.>/topology/) or /proc/cpuinfo. These IDs do not have to be consecutive.

stop: 3874466595358
