module reg_17 (input Clk, Reset, Load,
					input [15:0] Data_In,
					output Overflow,
					output logic [16:0] Data_Out);
					
	always_ff @ (posedge Clk or posedge Load or posedge Reset)
	begin
	
	if(Reset){
		Data_Out <= 16'h00;
		Overflow = 1'b0;
	}
	else if (Load)
		Data_Out[15:0] <= Data_In;
	end
	
	assign Overflow = Data_Out[16]