#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jul  1 18:39:50 2024
# Process ID: 6080
# Current directory: D:/dataD files/FPGA Lab/Lab4/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13944 D:\dataD files\FPGA Lab\Lab4\project_1\project_1.xpr
# Log file: D:/dataD files/FPGA Lab/Lab4/project_1/vivado.log
# Journal file: D:/dataD files/FPGA Lab/Lab4/project_1\vivado.jou
# Running On        :DESKTOP-PCROQGR
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i5-8265U CPU @ 1.60GHz
# CPU Frequency     :1800 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8471 MB
# Swap memory       :2013 MB
# Total Virtual     :10485 MB
# Available Virtual :4839 MB
#-----------------------------------------------------------
start_gui
open_project {D:/dataD files/FPGA Lab/Lab4/project_1/project_1.xpr}
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation
source LFSR_Polynomial_tb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
