{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1675342849905 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Uni_Projektas EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"Uni_Projektas\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1675342849941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675342849958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675342849958 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a272 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a272\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a272"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a72 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a72\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a72"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a273 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a273\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a273"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a73 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a73\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a73"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a274 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a274\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a274"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a74 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a74\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a74"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a275 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a275\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a275"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a75 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a75\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a75"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a276 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a276\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a276"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a76 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a76\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a76"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a277 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a277\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a277"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a77 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a77\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a77"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a278 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a278\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a278"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a78 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a78\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a78"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a279 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a279\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a279"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a79 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a79\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a79"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a264 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a264\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a264"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a64 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a64\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a64"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a265 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a265\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a265"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a65 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a65\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a65"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a266 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a266\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a266"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a66 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a66\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a66"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a267 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a267\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a267"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a67 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a67\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a67"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a268 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a268\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a268"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a68 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a68\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a68"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a269 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a269\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a269"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a69 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a69\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a69"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a270 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a270\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a270"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a70 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a70\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a70"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a271 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a271\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a271"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a71 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a71\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a71"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a256 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a256\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a256"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a56 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a257 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a257\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a257"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a57 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a258 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a258\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a258"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a58 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a259 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a259\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a259"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a59 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a260 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a260\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a260"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a60 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a261 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a261\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a261"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a61 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a262 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a262\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a262"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a62 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a263 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a263\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a263"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a63 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a248 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a248\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a248"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a48 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a249 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a249\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a249"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a49 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a250 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a250\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a250"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a50 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a251 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a251\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a251"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a51 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a252 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a252\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a252"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a52 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a253 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a253\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a253"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a53 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a254 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a254\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a254"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a54 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a255 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a255\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a255"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a55 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a0 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a88 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a88\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a88"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a1 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a89 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a89\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a89"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a2 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a90 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a90\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a90"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a3 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a91 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a91\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a91"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a4 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a92 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a92\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a92"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a5 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a93 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a93\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a93"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a6 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a94 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a94\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a94"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a7 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a95 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a95\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a95"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a280 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a280\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a280"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a80 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a80\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a80"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a281 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a281\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a281"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a81 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a81\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a81"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a282 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a282\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a282"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a82 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a82\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a82"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a283 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a283\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a283"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a83 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a83\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a83"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a284 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a284\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a284"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a84 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a84\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a84"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a285 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a285\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a285"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a85 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a85\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a85"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a286 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a286\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a286"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a86 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a86\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a86"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a287 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a287\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a287"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a87 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a87\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a87"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a208 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a208\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a208"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a8 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a209 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a209\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a209"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a9 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a210 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a210\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a210"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a10 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a211 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a211\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a211"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a11 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a212 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a212\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a212"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a12 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a213 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a213\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a213"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a13 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a214 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a214\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a214"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a14 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a215 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a215\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a215"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a15 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a200 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a200\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a200"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a201 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a201\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a201"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a202 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a202\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a202"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a203 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a203\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a203"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a204 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a204\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a204"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a205 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a205\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a205"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a206 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a206\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a206"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a207 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a207\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a207"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a224 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a224\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a224"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a24 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a225 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a225\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a225"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a25 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a226 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a226\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a226"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a26 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a227 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a227\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a227"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a27 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a228 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a228\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a228"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a28 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a229 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a229\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a229"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a29 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a230 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a230\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a230"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a30 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a231 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a231\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a231"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a31 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a216 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a216\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a216"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a16 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a217 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a217\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a217"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a17 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a218 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a218\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a218"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a18 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a219 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a219\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a219"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a19 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a220 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a220\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a220"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a20 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a221 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a221\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a221"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a21 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a222 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a222\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a222"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a22 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a223 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a223\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a223"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a23 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a240 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a240\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a240"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a40 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a241 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a241\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a241"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a41 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a242 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a242\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a242"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a42 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a243 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a243\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a243"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a43 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a244 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a244\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a244"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a44 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a245 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a245\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a245"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a45 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a246 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a246\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a246"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a46 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a247 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a247\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a247"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a47 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a232 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a232\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a232"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a32 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a233 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a233\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a233"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a33 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a234 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a234\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a234"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a34 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a235 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a235\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a235"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a35 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a236 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a236\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a236"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a36 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a237 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a237\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a237"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a37 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a238 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a238\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a238"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a38 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a239 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a239\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a239"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a39 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a96 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a96\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a96"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a184 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a184\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a184"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a97 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a97\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a97"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a185 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a185\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a185"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a98 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a98\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a98"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a186 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a186\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a186"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a99 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a99\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a99"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a187 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a187\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a187"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a100 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a100\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a100"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a188 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a188\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a188"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a101 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a101\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a101"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a189 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a189\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a189"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a102 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a102\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a102"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a190 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a190\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a190"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a103 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a103\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a103"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a191 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a191\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a191"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a176 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a176\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a176"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a177 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a177\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a177"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a178 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a178\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a178"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a179 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a179\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a179"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a180 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a180\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a180"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a181 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a181\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a181"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a182 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a182\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a182"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a183 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a183\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a183"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a104 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a104\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a104"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a192 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a192\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a192"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a105 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a105\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a105"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a193 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a193\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a193"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a106 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a106\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a106"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a194 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a194\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a194"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a107 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a107\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a107"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a195 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a195\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a195"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a108 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a108\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a108"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a196 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a196\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a196"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a109 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a109\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a109"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a197 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a197\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a197"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a110 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a110\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a110"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a198 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a198\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a198"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a111 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a111\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a111"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a199 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a199\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a199"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a168 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a168\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a168"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a169 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a169\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a169"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a170 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a170\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a170"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a171 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a171\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a171"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a172 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a172\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a172"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a173 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a173\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a173"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a174 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a174\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a174"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a175 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a175\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a175"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a160 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a160\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a160"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a161 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a161\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a161"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a162 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a162\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a162"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a163 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a163\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a163"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a164 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a164\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a164"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a165 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a165\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a165"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a166 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a166\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a166"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a167 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a167\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a167"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a152 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a152\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a152"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a153 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a153\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a153"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a154 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a154\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a154"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a155 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a155\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a155"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a156 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a156\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a156"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a157 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a157\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a157"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a158 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a158\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a158"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a159 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a159\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a159"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a144 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a144\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a144"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a145 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a145\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a145"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a146 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a146\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a146"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a147 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a147\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a147"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a148 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a148\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a148"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a149 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a149\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a149"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a150 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a150\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a150"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a151 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a151\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a151"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a120 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a120\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a120"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a121 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a121\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a121"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a122 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a122\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a122"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a123 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a123\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a123"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a124 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a124\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a124"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a125 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a125\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a125"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a126 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a126\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a126"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a127 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a127\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a127"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a112 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a112\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a112"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a113 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a113\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a113"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a114 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a114\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a114"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a115 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a115\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a115"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a116 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a116\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a116"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a117 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a117\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a117"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a118 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a118\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a118"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a119 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a119\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a119"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a136 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a136\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a136"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a137 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a137\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a137"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a138 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a138\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a138"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a139 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a139\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a139"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a140 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a140\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a140"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a141 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a141\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a141"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a142 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a142\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a142"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a143 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a143\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a143"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a128 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a128\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a128"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a129 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a129\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a129"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a130 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a130\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a130"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a131 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a131\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a131"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a132 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a132\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a132"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a133 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a133\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a133"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a134 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a134\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a134"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a135 " "Atom \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|ram_block1a135\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1675342849981 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a135"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1675342849981 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1675342850055 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1675342850064 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675342850225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675342850225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675342850225 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1675342850225 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 14580 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675342850227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 14581 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675342850227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 14582 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675342850227 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1675342850227 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1675342850252 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[0\] " "Pin DATA_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_OUT[0] } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[1\] " "Pin DATA_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_OUT[1] } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[2\] " "Pin DATA_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_OUT[2] } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[3\] " "Pin DATA_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_OUT[3] } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[4\] " "Pin DATA_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_OUT[4] } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[5\] " "Pin DATA_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_OUT[5] } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SYNC " "Pin SYNC not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SYNC } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_TX " "Pin UART_TX not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_TX } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_RX_RX " "Pin UART_RX_RX not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_RX_RX } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RX_RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_IN\[0\] " "Pin ADC_IN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_IN[0] } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_IN\[1\] " "Pin ADC_IN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_IN[1] } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_IN\[2\] " "Pin ADC_IN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_IN[2] } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_IN\[3\] " "Pin ADC_IN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_IN[3] } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_IN\[4\] " "Pin ADC_IN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_IN[4] } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_IN\[5\] " "Pin ADC_IN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_IN[5] } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_IN\[6\] " "Pin ADC_IN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_IN[6] } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_IN\[7\] " "Pin ADC_IN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_IN[7] } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675342850333 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1675342850333 ""}
{ "Info" "ISTA_SDC_FOUND" "Uni_Projektas.sdc " "Reading SDC File: 'Uni_Projektas.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1675342850591 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_divider:clock_divider1\|clock_out " "Node: Clock_divider:clock_divider1\|clock_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1675342850628 "|UNI_Projektas|Clock_divider:clock_divider1|clock_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART_Controller:UART_Controller_1\|Clock_divider:uart_clk_divider\|clock_out " "Node: UART_Controller:UART_Controller_1\|Clock_divider:uart_clk_divider\|clock_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1675342850628 "|UNI_Projektas|UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1675342850657 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1675342850657 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1675342850657 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1675342850657 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000         SYNC " "  40.000         SYNC" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1675342850657 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1675342850657 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675342850843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_divider:clock_divider1\|clock_out " "Destination node Clock_divider:clock_divider1\|clock_out" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_divider:clock_divider1|clock_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 2000 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675342850843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Controller:UART_Controller_1\|Clock_divider:uart_clk_divider\|clock_out " "Destination node UART_Controller:UART_Controller_1\|Clock_divider:uart_clk_divider\|clock_out" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 2885 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675342850843 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1675342850843 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675342850843 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_divider:clock_divider1\|clock_out  " "Automatically promoted node Clock_divider:clock_divider1\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675342850843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SYNC " "Destination node SYNC" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SYNC } } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675342850843 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1675342850843 ""}  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_divider:clock_divider1|clock_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 2000 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675342850843 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_Controller:UART_Controller_1\|Clock_divider:uart_clk_divider\|clock_out  " "Automatically promoted node UART_Controller:UART_Controller_1\|Clock_divider:uart_clk_divider\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675342850843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|data_index\[0\]~0 " "Destination node UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|data_index\[0\]~0" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 60 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 4492 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675342850843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|data_index\[0\]~2 " "Destination node UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|data_index\[0\]~2" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 60 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 4494 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675342850843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_next_state~13 " "Destination node UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|tx_next_state~13" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 4679 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675342850843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|Selector5~0 " "Destination node UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|Selector5~0" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|Selector5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 4682 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675342850843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|Selector4~1 " "Destination node UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|Selector4~1" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|Selector4~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 4684 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675342850843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|Selector3~0 " "Destination node UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|Selector3~0" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|Selector3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 5499 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675342850843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|Selector2~0 " "Destination node UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\|Selector2~0" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 5601 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675342850843 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1675342850843 ""}  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 2885 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675342850843 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1675342851208 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675342851212 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675342851212 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675342851220 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675342851224 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1675342851228 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1675342851374 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1675342851378 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1675342851378 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 9 8 0 " "Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 9 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1675342851382 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1675342851382 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1675342851382 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675342851382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675342851382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675342851382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675342851382 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1675342851382 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1675342851382 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675342851511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1675342852089 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "26 M4K " "Selected device has 26 RAM location(s) of type M4K.  However, the current design needs more than 26 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M4K " "List of RAM cells constrained to M4K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[6\] " "Node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[6\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[5\] " "Node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[5\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[4\] " "Node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[4\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\] " "Node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[2\] " "Node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[2\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[1\] " "Node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[1\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[0\] " "Node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[3\] " "Node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[3\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[16\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[16\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[72\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[72\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[72\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[72] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[17\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[17\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[73\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[73\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[73\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[73] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[18\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[18\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[74\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[74\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[74\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[74] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[19\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[19\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[75\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[75\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[75\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[75] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[20\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[20\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[76\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[76\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[76\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[76] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[21\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[21\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[77\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[77\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[77\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[77] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[22\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[22\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[78\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[78\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[78\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[78] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[23\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[23\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[79\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[79\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[79\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[79] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[8\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[8\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[64\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[64\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[64\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[9\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[9\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[65\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[65\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[65\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[10\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[10\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[66\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[66\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[66\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[66] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[11\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[11\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[67\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[67\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[67\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[67] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[12\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[12\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[68\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[68\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[68\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[68] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[13\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[13\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[69\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[69\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[69\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[69] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[14\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[14\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[70\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[70\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[70\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[70] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[15\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[15\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[71\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[71\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[71] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[0\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[56\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[56\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[56] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[1\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[1\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[57\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[57\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[57] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[2\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[2\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[58\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[58\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[58] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[3\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[3\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[59\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[59\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[59] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[4\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[4\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[60\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[60\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[60] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[5\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[5\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[61\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[61\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[61] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[6\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[6\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[62\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[62\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[62] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[7\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[7\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[63\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[63\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[63] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[120\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[120\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[120\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[48\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[48\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[121\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[121\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[121\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[49\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[49\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[49] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[122\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[122\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[122\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[50\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[50\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[50] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[123\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[123\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[123\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[51\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[51\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[51] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[124\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[124\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[124\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[52\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[52\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[52] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[125\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[125\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[125\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[53\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[53\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[53] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[126\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[126\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[126\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[54\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[54\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[54] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[127\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[127\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[127\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[55\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[55\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[55] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[32\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[32\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[32] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[88\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[88\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[88\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[88] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[33\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[33\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[33] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[89\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[89\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[89\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[89] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[34\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[34\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[34] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[90\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[90\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[90\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[90] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[35\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[35\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[35] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[91\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[91\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[91\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[91] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[36\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[36\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[36] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[92\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[92\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[92\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[92] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[37\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[37\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[37] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[93\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[93\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[93\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[93] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[38\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[38\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[38] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[94\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[94\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[94\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[94] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[39\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[39\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[39] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[95\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[95\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[95\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[95] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[24\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[24\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[80\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[80\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[80\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[80] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[25\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[25\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[81\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[81\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[81\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[81] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[26\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[26\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[82\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[82\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[82\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[82] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[27\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[27\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[83\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[83\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[83\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[83] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[28\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[28\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[84\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[84\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[84\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[84] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[29\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[29\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[85\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[85\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[85\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[85] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[30\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[30\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[86\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[86\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[86\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[86] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[31\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[31\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[87\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[87\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[87\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[87] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[8\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[8\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[9\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[9\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[10\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[10\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[11\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[11\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[12\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[12\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[13\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[13\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[14\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[14\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[15\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[15\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[0\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[1\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[1\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[2\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[2\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[3\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[3\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[4\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[4\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[5\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[5\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[6\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[6\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[7\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[7\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[96\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[96\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[96\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[24\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[24\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[97\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[97\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[97\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[25\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[25\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[98\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[98\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[98\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[98] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[26\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[26\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[99\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[99\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[99\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[99] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[27\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[27\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[100\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[100\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[100\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[28\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[28\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[101\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[101\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[101\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[29\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[29\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[102\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[102\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[102\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[30\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[30\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[103\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[103\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[103\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[31\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[31\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[16\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[16\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[17\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[17\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[18\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[18\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[19\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[19\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[20\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[20\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[21\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[21\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[22\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[22\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[23\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[23\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[112\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[112\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[112\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[40\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[40\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[113\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[113\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[113\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[41\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[41\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[114\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[114\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[114\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[42\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[42\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[42] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[115\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[115\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[115\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[43\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[43\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[43] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[116\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[116\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[116\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[44\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[44\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[44] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[117\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[117\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[117\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[45\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[45\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[45] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[118\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[118\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[118\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[46\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[46\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[46] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[119\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[119\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[119\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[47\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[47\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[47] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[104\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[104\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[104\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[32\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[32\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[32] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[105\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[105\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[105\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[33\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[33\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[33] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[106\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[106\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[106\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[34\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[34\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[34] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[107\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[107\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[107\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[35\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[35\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[35] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[108\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[108\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[108\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[36\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[36\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[36] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[109\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[109\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[109\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[37\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[37\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[37] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[110\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[110\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[110\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[38\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[38\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[38] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[111\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[111\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[111\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[39\] " "Node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[39\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[39] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[120\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[120\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[120\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[121\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[121\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[121\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[122\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[122\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[122\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[123\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[123\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[123\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[124\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[124\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[124\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[125\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[125\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[125\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[126\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[126\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[126\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[127\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[127\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[127\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[112\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[112\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[112\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[113\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[113\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[113\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[114\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[114\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[114\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[115\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[115\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[115\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[116\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[116\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[116\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[117\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[117\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[117\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[118\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[118\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[118\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[119\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[119\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[119\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[104\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[104\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[104\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[105\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[105\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[105\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[106\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[106\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[106\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[107\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[107\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[107\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[108\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[108\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[108\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[109\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[109\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[109\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[110\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[110\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[110\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[111\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[111\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[111\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[96\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[96\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[96\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[97\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[97\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[97\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[98\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[98\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[98\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[98] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[99\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[99\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[99\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[99] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[100\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[100\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[100\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[101\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[101\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[101\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[102\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[102\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[102\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[103\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[103\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[103\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[88\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[88\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[88\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[88] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[89\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[89\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[89\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[89] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[90\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[90\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[90\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[90] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[91\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[91\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[91\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[91] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[92\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[92\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[92\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[92] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[93\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[93\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[93\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[93] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[94\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[94\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[94\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[94] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[95\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[95\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[95\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[95] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[48\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[48\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[49\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[49\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[49] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[50\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[50\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[50] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[51\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[51\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[51] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[52\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[52\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[52] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[53\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[53\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[53] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[54\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[54\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[54] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[55\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[55\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[55] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[40\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[40\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[41\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[41\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[42\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[42\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[42] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[43\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[43\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[43] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[44\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[44\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[44] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[45\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[45\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[45] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[46\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[46\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[46] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[47\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[47\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[47] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[64\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[64\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[64\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[65\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[65\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[65\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[66\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[66\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[66\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[66] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[67\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[67\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[67\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[67] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[68\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[68\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[68\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[68] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[69\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[69\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[69\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[69] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[70\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[70\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[70\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[70] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[71\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[71\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[71] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[56\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[56\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[56] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[57\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[57\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[57] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[58\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[58\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[58] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[59\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[59\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[59] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[60\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[60\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[60] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[61\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[61\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[61] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[62\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[62\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[62] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[63\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[63\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[63] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[80\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[80\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[80\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[80] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[81\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[81\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[81\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[81] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[82\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[82\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[82\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[82] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[83\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[83\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[83\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[83] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[84\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[84\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[84\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[84] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[85\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[85\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[85\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[85] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[86\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[86\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[86\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[86] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[87\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[87\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[87\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[87] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[72\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[72\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[72\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[72] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[73\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[73\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[73\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[73] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[74\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[74\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[74\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[74] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[75\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[75\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[75\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[75] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[76\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[76\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[76\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[76] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[77\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[77\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[77\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[77] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[78\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[78\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[78\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[78] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[79\] " "Node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[79\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[79\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[79] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[272\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[272\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[272\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[272] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[72\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[72\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[72\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[72] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[273\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[273\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[273\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[273] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[73\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[73\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[73\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[73] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[274\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[274\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[274\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[274] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[74\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[74\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[74\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[74] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[275\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[275\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[275\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[275] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[75\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[75\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[75\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[75] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[276\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[276\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[276\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[276] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[76\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[76\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[76\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[76] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[277\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[277\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[277\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[277] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[77\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[77\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[77\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[77] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[278\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[278\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[278\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[278] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[78\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[78\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[78\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[78] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[279\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[279\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[279\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[279] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[79\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[79\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[79\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[79] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[264\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[264\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[264\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[264] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[64\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[64\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[64\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[64] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[265\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[265\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[265\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[265] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[65\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[65\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[65\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[65] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[266\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[266\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[266\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[266] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[66\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[66\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[66\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[66] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[267\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[267\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[267\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[267] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[67\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[67\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[67\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[67] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[268\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[268\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[268\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[268] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[68\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[68\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[68\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[68] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[269\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[269\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[269\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[269] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[69\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[69\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[69\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[69] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[270\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[270\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[270\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[270] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[70\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[70\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[70\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[70] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[271\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[271\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[271\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[271] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[71\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[71\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[71] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[256\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[256\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[256\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[256] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[56\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[56\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[56] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[257\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[257\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[257\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[257] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[57\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[57\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[57] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[258\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[258\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[258\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[258] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[58\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[58\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[58] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[259\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[259\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[259\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[259] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[59\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[59\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[59] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[260\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[260\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[260\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[260] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[60\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[60\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[60] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[261\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[261\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[261\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[261] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[61\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[61\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[61] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[262\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[262\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[262\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[262] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[62\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[62\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[62] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[263\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[263\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[263\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[263] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[63\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[63\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[63] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[248\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[248\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[248\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[248] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[48\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[48\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[48] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[249\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[249\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[249\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[249] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[49\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[49\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[49] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[250\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[250\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[250\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[250] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[50\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[50\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[50] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[251\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[251\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[251\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[251] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[51\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[51\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[51] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[252\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[252\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[252\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[252] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[52\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[52\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[52] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[253\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[253\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[253\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[253] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[53\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[53\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[53] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[254\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[254\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[254\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[254] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[54\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[54\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[54] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[255\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[255\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[255\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[255] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[55\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[55\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[55] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[0\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[88\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[88\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[88\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[88] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[1\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[1\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[89\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[89\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[89\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[89] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[2\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[2\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[90\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[90\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[90\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[90] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[3\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[3\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[91\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[91\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[91\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[91] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[4\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[4\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[92\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[92\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[92\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[92] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[5\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[5\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[93\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[93\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[93\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[93] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[6\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[6\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[94\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[94\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[94\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[94] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[7\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[7\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[95\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[95\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[95\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[95] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[280\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[280\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[280\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[280] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[80\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[80\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[80\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[80] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[281\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[281\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[281\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[281] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[81\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[81\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[81\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[81] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[282\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[282\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[282\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[282] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[82\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[82\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[82\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[82] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[283\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[283\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[283\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[283] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[83\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[83\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[83\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[83] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[284\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[284\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[284\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[284] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[84\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[84\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[84\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[84] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[285\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[285\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[285\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[285] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[85\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[85\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[85\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[85] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[286\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[286\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[286\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[286] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[86\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[86\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[86\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[86] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[287\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[287\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[287\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[287] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[87\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[87\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[87\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[87] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[208\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[208\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[208\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[208] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[8\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[8\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[209\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[209\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[209\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[209] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[9\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[9\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[210\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[210\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[210\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[210] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[10\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[10\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[211\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[211\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[211\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[211] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[11\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[11\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[212\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[212\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[212\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[212] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[12\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[12\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[213\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[213\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[213\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[213] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[13\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[13\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[214\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[214\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[214\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[214] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[14\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[14\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[215\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[215\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[215\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[215] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[15\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[15\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[200\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[200\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[200\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[200] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[201\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[201\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[201\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[201] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[202\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[202\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[202\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[202] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[203\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[203\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[203\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[203] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[204\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[204\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[204\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[204] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[205\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[205\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[205\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[205] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[206\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[206\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[206\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[206] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[207\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[207\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[207\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[207] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[224\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[224\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[224\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[224] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[24\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[24\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[225\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[225\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[225\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[225] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[25\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[25\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[226\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[226\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[226\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[226] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[26\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[26\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[227\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[227\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[227\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[227] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[27\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[27\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[228\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[228\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[228\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[228] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[28\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[28\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[229\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[229\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[229\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[229] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[29\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[29\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[230\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[230\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[230\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[230] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[30\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[30\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[231\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[231\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[231\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[231] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[31\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[31\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[216\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[216\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[216\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[216] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[16\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[16\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[217\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[217\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[217\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[217] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[17\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[17\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[218\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[218\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[218\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[218] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[18\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[18\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[219\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[219\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[219\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[219] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[19\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[19\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[220\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[220\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[220\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[220] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[20\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[20\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[221\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[221\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[221\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[221] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[21\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[21\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[222\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[222\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[222\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[222] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[22\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[22\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[223\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[223\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[223\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[223] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[23\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[23\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[240\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[240\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[240\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[240] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[40\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[40\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[40] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[241\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[241\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[241\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[241] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[41\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[41\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[41] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[242\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[242\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[242\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[242] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[42\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[42\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[42] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[243\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[243\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[243\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[243] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[43\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[43\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[43] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[244\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[244\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[244\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[244] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[44\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[44\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[44] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[245\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[245\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[245\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[245] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[45\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[45\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[45] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[246\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[246\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[246\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[246] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[46\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[46\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[46] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[247\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[247\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[247\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[247] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[47\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[47\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[47] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[232\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[232\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[232\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[232] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[32\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[32\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[32] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[233\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[233\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[233\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[233] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[33\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[33\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[33] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[234\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[234\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[234\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[234] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[34\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[34\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[34] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[235\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[235\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[235\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[235] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[35\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[35\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[35] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[236\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[236\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[236\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[236] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[36\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[36\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[36] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[237\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[237\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[237\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[237] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[37\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[37\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[37] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[238\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[238\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[238\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[238] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[38\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[38\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[38] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[239\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[239\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[239\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[239] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[39\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[39\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[39] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[96\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[96\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[96\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[96] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[184\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[184\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[184\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[184] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[97\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[97\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[97\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[97] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[185\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[185\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[185\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[185] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[98\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[98\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[98\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[98] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[186\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[186\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[186\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[186] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[99\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[99\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[99\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[99] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[187\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[187\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[187\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[187] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[100\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[100\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[100\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[100] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[188\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[188\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[188\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[188] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[101\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[101\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[101\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[101] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[189\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[189\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[189\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[189] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[102\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[102\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[102\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[102] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[190\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[190\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[190\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[190] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[103\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[103\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[103\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[103] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[191\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[191\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[191\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[191] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[176\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[176\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[176\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[176] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[177\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[177\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[177\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[177] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[178\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[178\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[178\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[178] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[179\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[179\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[179\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[179] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[180\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[180\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[180\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[180] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[181\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[181\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[181\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[181] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[182\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[182\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[182\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[182] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[183\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[183\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[183\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[183] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[104\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[104\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[104\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[104] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[192\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[192\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[192\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[192] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[105\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[105\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[105\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[105] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[193\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[193\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[193\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[193] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[106\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[106\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[106\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[106] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[194\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[194\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[194\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[194] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[107\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[107\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[107\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[107] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[195\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[195\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[195\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[195] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[108\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[108\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[108\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[108] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[196\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[196\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[196\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[196] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[109\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[109\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[109\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[109] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[197\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[197\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[197\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[197] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[110\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[110\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[110\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[110] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[198\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[198\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[198\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[198] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[111\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[111\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[111\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[111] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[199\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[199\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[199\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[199] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[168\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[168\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[168\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[168] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[169\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[169\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[169\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[169] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[170\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[170\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[170\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[170] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[171\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[171\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[171\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[171] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[172\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[172\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[172\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[172] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[173\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[173\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[173\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[173] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[174\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[174\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[174\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[174] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[175\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[175\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[175\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[175] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[160\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[160\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[160\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[160] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[161\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[161\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[161\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[161] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[162\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[162\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[162\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[162] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[163\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[163\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[163\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[163] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[164\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[164\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[164\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[164] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[165\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[165\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[165\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[165] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[166\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[166\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[166\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[166] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[167\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[167\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[167\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[167] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[152\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[152\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[152\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[152] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[153\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[153\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[153\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[153] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[154\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[154\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[154\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[154] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[155\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[155\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[155\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[155] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[156\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[156\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[156\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[156] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[157\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[157\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[157\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[157] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[158\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[158\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[158\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[158] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[159\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[159\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[159\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[159] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[144\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[144\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[144\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[144] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[145\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[145\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[145\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[145] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[146\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[146\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[146\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[146] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[147\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[147\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[147\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[147] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[148\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[148\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[148\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[148] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[149\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[149\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[149\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[149] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[150\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[150\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[150\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[150] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[151\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[151\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[151\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[151] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[120\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[120\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[120\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[120] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[121\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[121\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[121\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[121] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[122\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[122\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[122\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[122] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[123\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[123\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[123\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[123] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[124\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[124\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[124\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[124] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[125\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[125\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[125\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[125] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[126\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[126\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[126\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[126] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[127\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[127\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[127\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[127] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[112\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[112\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[112\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[112] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[113\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[113\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[113\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[113] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[114\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[114\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[114\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[114] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[115\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[115\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[115\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[115] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[116\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[116\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[116\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[116] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[117\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[117\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[117\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[117] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[118\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[118\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[118\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[118] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[119\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[119\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[119\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[119] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[136\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[136\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[136\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[136] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[137\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[137\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[137\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[137] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[138\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[138\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[138\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[138] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[139\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[139\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[139\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[139] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[140\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[140\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[140\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[140] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[141\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[141\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[141\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[141] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[142\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[142\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[142\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[142] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[143\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[143\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[143\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[143] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[128\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[128\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[128\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[128] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[129\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[129\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[129\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[129] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[130\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[130\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[130\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[130] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[131\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[131\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[131\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[131] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[132\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[132\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[132\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[132] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[133\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[133\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[133\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[133] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[134\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[134\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[134\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[134] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[135\] " "Node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[135\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[135\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|q_a[135] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675342852202 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Quartus II" 0 -1 1675342852202 ""}  } { { "c:/altera/13.0sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1675342852202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675342852252 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1675342852252 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1675342855208 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1675342855208 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/output_files/Uni_Projektas.fit.smsg " "Generated suppressed messages file C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/output_files/Uni_Projektas.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1675342855420 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675342855500 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 02 15:00:55 2023 " "Processing ended: Thu Feb 02 15:00:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675342855500 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675342855500 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675342855500 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1675342855500 ""}
