{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 22 14:36:25 2016 " "Info: Processing started: Thu Dec 22 14:36:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off topModule -c topModule " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off topModule -c topModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "topModule EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"topModule\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "topIN_clk_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node topIN_clk_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK25 " "Info: Destination node CLK25" {  } { { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 175 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[0\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[0\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[1\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[1\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[2\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[2\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[3\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[3\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[4\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[4\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[5\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[5\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[6\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[6\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[7\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[7\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[8\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[8\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topIN_clk_50 } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topIN_clk_50" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 37 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topIN_clk_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK25  " "Info: Automatically promoted node CLK25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK25~1 " "Info: Destination node CLK25~1" {  } { { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 175 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "topOUT_VGA_CLK " "Info: Destination node topOUT_VGA_CLK" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_VGA_CLK } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_VGA_CLK" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 56 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_VGA_CLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 175 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|Equal0  " "Info: Automatically promoted node VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[0\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[0\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster0|counter:module_Hz1_counter|qout[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[1\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[1\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster0|counter:module_Hz1_counter|qout[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[2\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[2\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster0|counter:module_Hz1_counter|qout[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[3\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[3\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster0|counter:module_Hz1_counter|qout[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[4\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[4\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster0|counter:module_Hz1_counter|qout[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[5\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[5\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster0|counter:module_Hz1_counter|qout[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[6\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[6\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster0|counter:module_Hz1_counter|qout[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[7\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[7\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster0|counter:module_Hz1_counter|qout[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[8\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[8\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster0|counter:module_Hz1_counter|qout[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[9\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster0\|counter:module_Hz1_counter\|qout\[9\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster0|counter:module_Hz1_counter|qout[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster0|counter:module_Hz1_counter|Equal0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|Equal0  " "Info: Automatically promoted node VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[0\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[0\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster1|counter:module_Hz1_counter|qout[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[1\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[1\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster1|counter:module_Hz1_counter|qout[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[2\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[2\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster1|counter:module_Hz1_counter|qout[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[3\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[3\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster1|counter:module_Hz1_counter|qout[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[4\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[4\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster1|counter:module_Hz1_counter|qout[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[5\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[5\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster1|counter:module_Hz1_counter|qout[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[6\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[6\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster1|counter:module_Hz1_counter|qout[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[7\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[7\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster1|counter:module_Hz1_counter|qout[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[8\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[8\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster1|counter:module_Hz1_counter|qout[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[9\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster1\|counter:module_Hz1_counter\|qout\[9\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster1|counter:module_Hz1_counter|qout[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster1|counter:module_Hz1_counter|Equal0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|Equal0  " "Info: Automatically promoted node VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[0\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[0\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster2|counter:module_Hz1_counter|qout[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[1\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[1\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster2|counter:module_Hz1_counter|qout[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[2\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[2\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster2|counter:module_Hz1_counter|qout[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[3\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[3\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster2|counter:module_Hz1_counter|qout[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[4\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[4\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster2|counter:module_Hz1_counter|qout[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[5\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[5\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster2|counter:module_Hz1_counter|qout[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[6\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[6\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster2|counter:module_Hz1_counter|qout[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[7\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[7\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster2|counter:module_Hz1_counter|qout[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[8\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[8\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster2|counter:module_Hz1_counter|qout[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[9\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster2\|counter:module_Hz1_counter\|qout\[9\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster2|counter:module_Hz1_counter|qout[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster2|counter:module_Hz1_counter|Equal0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|Equal0  " "Info: Automatically promoted node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[0\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[0\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[1\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[1\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[2\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[2\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[3\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[3\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[4\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[4\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[5\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[5\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[6\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[6\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[7\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[7\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[8\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[8\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[9\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster3\|counter:module_Hz1_counter\|qout\[9\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|qout[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster3|counter:module_Hz1_counter|Equal0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|Equal0  " "Info: Automatically promoted node VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[0\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[0\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster4|counter:module_Hz1_counter|qout[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[1\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[1\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster4|counter:module_Hz1_counter|qout[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[2\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[2\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster4|counter:module_Hz1_counter|qout[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[3\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[3\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster4|counter:module_Hz1_counter|qout[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[4\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[4\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster4|counter:module_Hz1_counter|qout[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[5\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[5\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster4|counter:module_Hz1_counter|qout[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[6\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[6\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster4|counter:module_Hz1_counter|qout[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[7\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[7\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster4|counter:module_Hz1_counter|qout[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[8\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[8\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster4|counter:module_Hz1_counter|qout[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[9\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster4\|counter:module_Hz1_counter\|qout\[9\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster4|counter:module_Hz1_counter|qout[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster4|counter:module_Hz1_counter|Equal0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|Equal0  " "Info: Automatically promoted node VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[0\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[0\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster5|counter:module_Hz1_counter|qout[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[1\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[1\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster5|counter:module_Hz1_counter|qout[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[2\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[2\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster5|counter:module_Hz1_counter|qout[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[3\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[3\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster5|counter:module_Hz1_counter|qout[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[4\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[4\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster5|counter:module_Hz1_counter|qout[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[5\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[5\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster5|counter:module_Hz1_counter|qout[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[6\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[6\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster5|counter:module_Hz1_counter|qout[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[7\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[7\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster5|counter:module_Hz1_counter|qout[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[8\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[8\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster5|counter:module_Hz1_counter|qout[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[9\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster5\|counter:module_Hz1_counter\|qout\[9\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster5|counter:module_Hz1_counter|qout[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster5|counter:module_Hz1_counter|Equal0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|Equal0  " "Info: Automatically promoted node VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[0\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[0\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster6|counter:module_Hz1_counter|qout[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[1\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[1\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster6|counter:module_Hz1_counter|qout[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[2\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[2\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster6|counter:module_Hz1_counter|qout[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[3\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[3\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster6|counter:module_Hz1_counter|qout[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[4\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[4\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster6|counter:module_Hz1_counter|qout[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[5\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[5\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster6|counter:module_Hz1_counter|qout[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[6\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[6\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster6|counter:module_Hz1_counter|qout[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[7\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[7\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster6|counter:module_Hz1_counter|qout[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[8\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[8\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster6|counter:module_Hz1_counter|qout[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[9\] " "Info: Destination node VGA_data:module_VGA_data\|printMonster:module_printMonster6\|counter:module_Hz1_counter\|qout\[9\]" {  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster6|counter:module_Hz1_counter|qout[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_data:module_VGA_data|printMonster:module_printMonster6|counter:module_Hz1_counter|Equal0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "topIN_SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node topIN_SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lifePoint_data:module_lifePoint_data_PlayerLife\|Add0~8 " "Info: Destination node lifePoint_data:module_lifePoint_data_PlayerLife\|Add0~8" {  } { { "lifePoint_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePoint_data.v" 44 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lifePoint_data:module_lifePoint_data_PlayerLife|Add0~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lifePoint_data:module_lifePoint_data_PlayerLife\|Add0~10 " "Info: Destination node lifePoint_data:module_lifePoint_data_PlayerLife\|Add0~10" {  } { { "lifePoint_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePoint_data.v" 44 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lifePoint_data:module_lifePoint_data_PlayerLife|Add0~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lifePoint_data:module_lifePoint_data_PlayerLife\|Add0~12 " "Info: Destination node lifePoint_data:module_lifePoint_data_PlayerLife\|Add0~12" {  } { { "lifePoint_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePoint_data.v" 44 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lifePoint_data:module_lifePoint_data_PlayerLife|Add0~12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lifePoint_data:module_lifePoint_data_PlayerLife\|Add0~14 " "Info: Destination node lifePoint_data:module_lifePoint_data_PlayerLife\|Add0~14" {  } { { "lifePoint_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePoint_data.v" 44 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lifePoint_data:module_lifePoint_data_PlayerLife|Add0~14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lifePoint_data:module_lifePoint_data_PlayerLife\|Add0~16 " "Info: Destination node lifePoint_data:module_lifePoint_data_PlayerLife\|Add0~16" {  } { { "lifePoint_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePoint_data.v" 44 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lifePoint_data:module_lifePoint_data_PlayerLife|Add0~16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lifePoint_data:module_lifePoint_data_PlayerLife\|Add0~18 " "Info: Destination node lifePoint_data:module_lifePoint_data_PlayerLife\|Add0~18" {  } { { "lifePoint_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/lifePoint_data.v" 44 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lifePoint_data:module_lifePoint_data_PlayerLife|Add0~18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "setOfMonster_data:module_setOfMonster_data\|Add0~2 " "Info: Destination node setOfMonster_data:module_setOfMonster_data\|Add0~2" {  } { { "setOfMonster_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/setOfMonster_data.v" 415 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { setOfMonster_data:module_setOfMonster_data|Add0~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "setOfMonster_data:module_setOfMonster_data\|Add0~4 " "Info: Destination node setOfMonster_data:module_setOfMonster_data\|Add0~4" {  } { { "setOfMonster_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/setOfMonster_data.v" 415 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { setOfMonster_data:module_setOfMonster_data|Add0~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "setOfMonster_data:module_setOfMonster_data\|Add0~6 " "Info: Destination node setOfMonster_data:module_setOfMonster_data\|Add0~6" {  } { { "setOfMonster_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/setOfMonster_data.v" 415 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { setOfMonster_data:module_setOfMonster_data|Add0~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "setOfMonster_data:module_setOfMonster_data\|Add0~8 " "Info: Destination node setOfMonster_data:module_setOfMonster_data\|Add0~8" {  } { { "setOfMonster_data.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/setOfMonster_data.v" 415 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { setOfMonster_data:module_setOfMonster_data|Add0~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topIN_SW[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topIN_SW\[0\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 41 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topIN_SW[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Info: Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "162.680 ns register register " "Info: Estimated most critical path is register to register delay of 162.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns monster_generator:module_moster_generator\|counter:module_Hz1_counter\|qout\[29\] 1 REG LAB_X49_Y21 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X49_Y21; Fanout = 13; REG Node = 'monster_generator:module_moster_generator\|counter:module_Hz1_counter\|qout\[29\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { monster_generator:module_moster_generator|counter:module_Hz1_counter|qout[29] } "NODE_NAME" } } { "counter.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_11~1 2 COMB LAB_X49_Y21 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X49_Y21; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_11~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { monster_generator:module_moster_generator|counter:module_Hz1_counter|qout[29] monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_11~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_11~3 3 COMB LAB_X49_Y21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X49_Y21; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_11~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_11~1 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_11~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_11~5 4 COMB LAB_X49_Y21 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X49_Y21; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_11~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_11~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_11~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.421 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_11~6 5 COMB LAB_X49_Y21 9 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.421 ns; Loc. = LAB_X49_Y21; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_11~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_11~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_11~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.420 ns) 2.186 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[8\]~235 6 COMB LAB_X50_Y21 2 " "Info: 6: + IC(0.345 ns) + CELL(0.420 ns) = 2.186 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[8\]~235'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_11~6 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[8]~235 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 2.997 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_22~3 7 COMB LAB_X50_Y21 2 " "Info: 7: + IC(0.397 ns) + CELL(0.414 ns) = 2.997 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_22~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[8]~235 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_22~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.068 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_22~5 8 COMB LAB_X50_Y21 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.068 ns; Loc. = LAB_X50_Y21; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_22~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_22~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_22~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.139 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_22~7 9 COMB LAB_X50_Y21 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.139 ns; Loc. = LAB_X50_Y21; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_22~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_22~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_22~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.549 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_22~8 10 COMB LAB_X50_Y21 9 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.549 ns; Loc. = LAB_X50_Y21; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_22~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_22~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_22~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.150 ns) 4.314 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[13\]~230 11 COMB LAB_X51_Y21 2 " "Info: 11: + IC(0.615 ns) + CELL(0.150 ns) = 4.314 ns; Loc. = LAB_X51_Y21; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[13\]~230'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_22~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[13]~230 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.393 ns) 5.313 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_25~5 12 COMB LAB_X50_Y21 1 " "Info: 12: + IC(0.606 ns) + CELL(0.393 ns) = 5.313 ns; Loc. = LAB_X50_Y21; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_25~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[13]~230 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_25~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.384 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_25~7 13 COMB LAB_X50_Y21 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.384 ns; Loc. = LAB_X50_Y21; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_25~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_25~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_25~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.794 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_25~8 14 COMB LAB_X50_Y21 9 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 5.794 ns; Loc. = LAB_X50_Y21; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_25~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_25~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_25~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.150 ns) 6.845 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[17\]~222 15 COMB LAB_X50_Y22 2 " "Info: 15: + IC(0.901 ns) + CELL(0.150 ns) = 6.845 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[17\]~222'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_25~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[17]~222 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.393 ns) 7.853 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_26~5 16 COMB LAB_X49_Y22 1 " "Info: 16: + IC(0.615 ns) + CELL(0.393 ns) = 7.853 ns; Loc. = LAB_X49_Y22; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_26~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[17]~222 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_26~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.924 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_26~7 17 COMB LAB_X49_Y22 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.924 ns; Loc. = LAB_X49_Y22; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_26~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_26~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_26~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.334 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_26~8 18 COMB LAB_X49_Y22 9 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 8.334 ns; Loc. = LAB_X49_Y22; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_26~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_26~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_26~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.420 ns) 9.402 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[20\]~211 19 COMB LAB_X48_Y18 2 " "Info: 19: + IC(0.648 ns) + CELL(0.420 ns) = 9.402 ns; Loc. = LAB_X48_Y18; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[20\]~211'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_26~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[20]~211 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.414 ns) 10.707 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_27~3 20 COMB LAB_X49_Y22 2 " "Info: 20: + IC(0.891 ns) + CELL(0.414 ns) = 10.707 ns; Loc. = LAB_X49_Y22; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_27~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[20]~211 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_27~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.778 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_27~5 21 COMB LAB_X49_Y22 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 10.778 ns; Loc. = LAB_X49_Y22; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_27~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_27~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_27~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.849 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_27~7 22 COMB LAB_X49_Y22 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 10.849 ns; Loc. = LAB_X49_Y22; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_27~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_27~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_27~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.259 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_27~8 23 COMB LAB_X49_Y22 9 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 11.259 ns; Loc. = LAB_X49_Y22; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_27~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_27~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_27~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.150 ns) 12.320 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[26\]~205 24 COMB LAB_X49_Y20 1 " "Info: 24: + IC(0.911 ns) + CELL(0.150 ns) = 12.320 ns; Loc. = LAB_X49_Y20; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[26\]~205'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_27~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[26]~205 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.393 ns) 13.614 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_28~7 25 COMB LAB_X48_Y19 1 " "Info: 25: + IC(0.901 ns) + CELL(0.393 ns) = 13.614 ns; Loc. = LAB_X48_Y19; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_28~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[26]~205 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_28~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.024 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_28~8 26 COMB LAB_X48_Y19 9 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 14.024 ns; Loc. = LAB_X48_Y19; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_28~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_28~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_28~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 14.780 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[28\]~195 27 COMB LAB_X47_Y19 2 " "Info: 27: + IC(0.336 ns) + CELL(0.420 ns) = 14.780 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[28\]~195'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_28~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[28]~195 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 15.782 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_29~3 28 COMB LAB_X48_Y19 2 " "Info: 28: + IC(0.588 ns) + CELL(0.414 ns) = 15.782 ns; Loc. = LAB_X48_Y19; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_29~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[28]~195 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_29~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.853 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_29~5 29 COMB LAB_X48_Y19 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 15.853 ns; Loc. = LAB_X48_Y19; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_29~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_29~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_29~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.924 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_29~7 30 COMB LAB_X48_Y19 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 15.924 ns; Loc. = LAB_X48_Y19; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_29~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_29~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_29~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.334 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_29~8 31 COMB LAB_X48_Y19 9 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 16.334 ns; Loc. = LAB_X48_Y19; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_29~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_29~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_29~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.150 ns) 17.359 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[33\]~190 32 COMB LAB_X46_Y19 2 " "Info: 32: + IC(0.875 ns) + CELL(0.150 ns) = 17.359 ns; Loc. = LAB_X46_Y19; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[33\]~190'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_29~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[33]~190 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.393 ns) 18.358 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_30~5 33 COMB LAB_X45_Y19 1 " "Info: 33: + IC(0.606 ns) + CELL(0.393 ns) = 18.358 ns; Loc. = LAB_X45_Y19; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_30~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[33]~190 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_30~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.429 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_30~7 34 COMB LAB_X45_Y19 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 18.429 ns; Loc. = LAB_X45_Y19; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_30~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_30~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_30~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 18.839 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_30~8 35 COMB LAB_X45_Y19 9 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 18.839 ns; Loc. = LAB_X45_Y19; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_30~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_30~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_30~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.420 ns) 19.896 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[36\]~179 36 COMB LAB_X44_Y16 2 " "Info: 36: + IC(0.637 ns) + CELL(0.420 ns) = 19.896 ns; Loc. = LAB_X44_Y16; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[36\]~179'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_30~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[36]~179 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.414 ns) 21.199 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_1~3 37 COMB LAB_X45_Y19 2 " "Info: 37: + IC(0.889 ns) + CELL(0.414 ns) = 21.199 ns; Loc. = LAB_X45_Y19; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[36]~179 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.270 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_1~5 38 COMB LAB_X45_Y19 1 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 21.270 ns; Loc. = LAB_X45_Y19; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_1~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.341 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_1~7 39 COMB LAB_X45_Y19 1 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 21.341 ns; Loc. = LAB_X45_Y19; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_1~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 21.751 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_1~8 40 COMB LAB_X45_Y19 9 " "Info: 40: + IC(0.000 ns) + CELL(0.410 ns) = 21.751 ns; Loc. = LAB_X45_Y19; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_1~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_1~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_1~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.420 ns) 22.808 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[40\]~171 41 COMB LAB_X45_Y16 2 " "Info: 41: + IC(0.637 ns) + CELL(0.420 ns) = 22.808 ns; Loc. = LAB_X45_Y16; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[40\]~171'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_1~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[40]~171 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 23.810 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_2~3 42 COMB LAB_X44_Y16 2 " "Info: 42: + IC(0.588 ns) + CELL(0.414 ns) = 23.810 ns; Loc. = LAB_X44_Y16; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_2~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[40]~171 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.881 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_2~5 43 COMB LAB_X44_Y16 1 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 23.881 ns; Loc. = LAB_X44_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_2~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_2~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.952 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_2~7 44 COMB LAB_X44_Y16 1 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 23.952 ns; Loc. = LAB_X44_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_2~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_2~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 24.362 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_2~8 45 COMB LAB_X44_Y16 9 " "Info: 45: + IC(0.000 ns) + CELL(0.410 ns) = 24.362 ns; Loc. = LAB_X44_Y16; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_2~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_2~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_2~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 25.118 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[44\]~163 46 COMB LAB_X43_Y16 2 " "Info: 46: + IC(0.336 ns) + CELL(0.420 ns) = 25.118 ns; Loc. = LAB_X43_Y16; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[44\]~163'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_2~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[44]~163 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 26.120 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_3~3 47 COMB LAB_X44_Y16 2 " "Info: 47: + IC(0.588 ns) + CELL(0.414 ns) = 26.120 ns; Loc. = LAB_X44_Y16; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_3~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[44]~163 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_3~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.191 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_3~5 48 COMB LAB_X44_Y16 1 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 26.191 ns; Loc. = LAB_X44_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_3~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_3~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_3~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.262 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_3~7 49 COMB LAB_X44_Y16 1 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 26.262 ns; Loc. = LAB_X44_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_3~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_3~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_3~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 26.672 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_3~8 50 COMB LAB_X44_Y16 9 " "Info: 50: + IC(0.000 ns) + CELL(0.410 ns) = 26.672 ns; Loc. = LAB_X44_Y16; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_3~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_3~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_3~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.420 ns) 27.714 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[48\]~155 51 COMB LAB_X45_Y15 2 " "Info: 51: + IC(0.622 ns) + CELL(0.420 ns) = 27.714 ns; Loc. = LAB_X45_Y15; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[48\]~155'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_3~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[48]~155 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.414 ns) 29.002 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_4~3 52 COMB LAB_X45_Y16 2 " "Info: 52: + IC(0.874 ns) + CELL(0.414 ns) = 29.002 ns; Loc. = LAB_X45_Y16; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_4~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[48]~155 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_4~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.073 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_4~5 53 COMB LAB_X45_Y16 1 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 29.073 ns; Loc. = LAB_X45_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_4~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_4~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_4~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.144 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_4~7 54 COMB LAB_X45_Y16 1 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 29.144 ns; Loc. = LAB_X45_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_4~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_4~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_4~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 29.554 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_4~8 55 COMB LAB_X45_Y16 9 " "Info: 55: + IC(0.000 ns) + CELL(0.410 ns) = 29.554 ns; Loc. = LAB_X45_Y16; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_4~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_4~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_4~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.150 ns) 30.581 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[53\]~150 56 COMB LAB_X42_Y16 2 " "Info: 56: + IC(0.877 ns) + CELL(0.150 ns) = 30.581 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[53\]~150'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_4~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[53]~150 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.393 ns) 31.580 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_5~5 57 COMB LAB_X41_Y16 1 " "Info: 57: + IC(0.606 ns) + CELL(0.393 ns) = 31.580 ns; Loc. = LAB_X41_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_5~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[53]~150 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_5~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.651 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_5~7 58 COMB LAB_X41_Y16 1 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 31.651 ns; Loc. = LAB_X41_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_5~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_5~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_5~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 32.061 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_5~8 59 COMB LAB_X41_Y16 9 " "Info: 59: + IC(0.000 ns) + CELL(0.410 ns) = 32.061 ns; Loc. = LAB_X41_Y16; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_5~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_5~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_5~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.420 ns) 33.103 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[56\]~139 60 COMB LAB_X40_Y15 2 " "Info: 60: + IC(0.622 ns) + CELL(0.420 ns) = 33.103 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[56\]~139'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_5~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[56]~139 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.414 ns) 34.390 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_6~3 61 COMB LAB_X41_Y16 2 " "Info: 61: + IC(0.873 ns) + CELL(0.414 ns) = 34.390 ns; Loc. = LAB_X41_Y16; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_6~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[56]~139 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_6~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.461 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_6~5 62 COMB LAB_X41_Y16 1 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 34.461 ns; Loc. = LAB_X41_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_6~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_6~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_6~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.532 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_6~7 63 COMB LAB_X41_Y16 1 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 34.532 ns; Loc. = LAB_X41_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_6~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_6~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_6~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 34.942 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_6~8 64 COMB LAB_X41_Y16 9 " "Info: 64: + IC(0.000 ns) + CELL(0.410 ns) = 34.942 ns; Loc. = LAB_X41_Y16; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_6~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_6~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_6~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 35.994 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[62\]~133 65 COMB LAB_X40_Y18 1 " "Info: 65: + IC(0.902 ns) + CELL(0.150 ns) = 35.994 ns; Loc. = LAB_X40_Y18; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[62\]~133'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_6~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[62]~133 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.393 ns) 37.294 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_7~7 66 COMB LAB_X40_Y15 1 " "Info: 66: + IC(0.907 ns) + CELL(0.393 ns) = 37.294 ns; Loc. = LAB_X40_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_7~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[62]~133 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_7~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 37.704 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_7~8 67 COMB LAB_X40_Y15 9 " "Info: 67: + IC(0.000 ns) + CELL(0.410 ns) = 37.704 ns; Loc. = LAB_X40_Y15; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_7~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_7~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_7~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.420 ns) 38.745 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[64\]~123 68 COMB LAB_X40_Y14 2 " "Info: 68: + IC(0.621 ns) + CELL(0.420 ns) = 38.745 ns; Loc. = LAB_X40_Y14; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[64\]~123'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_7~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[64]~123 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.414 ns) 40.032 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_8~3 69 COMB LAB_X40_Y15 2 " "Info: 69: + IC(0.873 ns) + CELL(0.414 ns) = 40.032 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_8~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[64]~123 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_8~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.103 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_8~5 70 COMB LAB_X40_Y15 1 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 40.103 ns; Loc. = LAB_X40_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_8~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_8~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_8~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.174 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_8~7 71 COMB LAB_X40_Y15 1 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 40.174 ns; Loc. = LAB_X40_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_8~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_8~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_8~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 40.584 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_8~8 72 COMB LAB_X40_Y15 9 " "Info: 72: + IC(0.000 ns) + CELL(0.410 ns) = 40.584 ns; Loc. = LAB_X40_Y15; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_8~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_8~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_8~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.420 ns) 41.636 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[68\]~115 73 COMB LAB_X41_Y17 2 " "Info: 73: + IC(0.632 ns) + CELL(0.420 ns) = 41.636 ns; Loc. = LAB_X41_Y17; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[68\]~115'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_8~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~115 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.414 ns) 42.934 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_9~3 74 COMB LAB_X41_Y15 2 " "Info: 74: + IC(0.884 ns) + CELL(0.414 ns) = 42.934 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_9~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~115 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_9~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.005 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_9~5 75 COMB LAB_X41_Y15 1 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 43.005 ns; Loc. = LAB_X41_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_9~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_9~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_9~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.076 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_9~7 76 COMB LAB_X41_Y15 1 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 43.076 ns; Loc. = LAB_X41_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_9~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_9~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_9~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 43.486 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_9~8 77 COMB LAB_X41_Y15 9 " "Info: 77: + IC(0.000 ns) + CELL(0.410 ns) = 43.486 ns; Loc. = LAB_X41_Y15; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_9~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_9~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_9~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 44.528 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[73\]~110 78 COMB LAB_X42_Y14 2 " "Info: 78: + IC(0.892 ns) + CELL(0.150 ns) = 44.528 ns; Loc. = LAB_X42_Y14; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[73\]~110'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_9~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[73]~110 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.393 ns) 45.813 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_10~5 79 COMB LAB_X42_Y15 1 " "Info: 79: + IC(0.892 ns) + CELL(0.393 ns) = 45.813 ns; Loc. = LAB_X42_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_10~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[73]~110 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_10~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.884 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_10~7 80 COMB LAB_X42_Y15 1 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 45.884 ns; Loc. = LAB_X42_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_10~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_10~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_10~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 46.294 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_10~8 81 COMB LAB_X42_Y15 9 " "Info: 81: + IC(0.000 ns) + CELL(0.410 ns) = 46.294 ns; Loc. = LAB_X42_Y15; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_10~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_10~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_10~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 47.336 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[78\]~101 82 COMB LAB_X43_Y14 1 " "Info: 82: + IC(0.892 ns) + CELL(0.150 ns) = 47.336 ns; Loc. = LAB_X43_Y14; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[78\]~101'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_10~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[78]~101 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.393 ns) 48.621 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_12~7 83 COMB LAB_X42_Y15 1 " "Info: 83: + IC(0.892 ns) + CELL(0.393 ns) = 48.621 ns; Loc. = LAB_X42_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_12~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[78]~101 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_12~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 49.031 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_12~8 84 COMB LAB_X42_Y15 9 " "Info: 84: + IC(0.000 ns) + CELL(0.410 ns) = 49.031 ns; Loc. = LAB_X42_Y15; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_12~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_12~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_12~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 50.083 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[82\]~93 85 COMB LAB_X42_Y17 1 " "Info: 85: + IC(0.902 ns) + CELL(0.150 ns) = 50.083 ns; Loc. = LAB_X42_Y17; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[82\]~93'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_12~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[82]~93 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.393 ns) 51.378 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_13~7 86 COMB LAB_X43_Y15 1 " "Info: 86: + IC(0.902 ns) + CELL(0.393 ns) = 51.378 ns; Loc. = LAB_X43_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_13~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[82]~93 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_13~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 51.788 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_13~8 87 COMB LAB_X43_Y15 9 " "Info: 87: + IC(0.000 ns) + CELL(0.410 ns) = 51.788 ns; Loc. = LAB_X43_Y15; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_13~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_13~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_13~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.420 ns) 52.840 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[84\]~83 88 COMB LAB_X44_Y17 2 " "Info: 88: + IC(0.632 ns) + CELL(0.420 ns) = 52.840 ns; Loc. = LAB_X44_Y17; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[84\]~83'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_13~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[84]~83 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.414 ns) 54.138 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_14~3 89 COMB LAB_X43_Y15 2 " "Info: 89: + IC(0.884 ns) + CELL(0.414 ns) = 54.138 ns; Loc. = LAB_X43_Y15; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_14~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[84]~83 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_14~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 54.209 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_14~5 90 COMB LAB_X43_Y15 1 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 54.209 ns; Loc. = LAB_X43_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_14~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_14~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_14~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 54.280 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_14~7 91 COMB LAB_X43_Y15 1 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 54.280 ns; Loc. = LAB_X43_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_14~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_14~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_14~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 54.690 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_14~8 92 COMB LAB_X43_Y15 9 " "Info: 92: + IC(0.000 ns) + CELL(0.410 ns) = 54.690 ns; Loc. = LAB_X43_Y15; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_14~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_14~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_14~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.420 ns) 55.717 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[88\]~75 93 COMB LAB_X46_Y15 2 " "Info: 93: + IC(0.607 ns) + CELL(0.420 ns) = 55.717 ns; Loc. = LAB_X46_Y15; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[88\]~75'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_14~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[88]~75 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 56.719 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_15~3 94 COMB LAB_X45_Y15 2 " "Info: 94: + IC(0.588 ns) + CELL(0.414 ns) = 56.719 ns; Loc. = LAB_X45_Y15; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_15~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[88]~75 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_15~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.790 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_15~5 95 COMB LAB_X45_Y15 1 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 56.790 ns; Loc. = LAB_X45_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_15~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_15~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_15~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.861 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_15~7 96 COMB LAB_X45_Y15 1 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 56.861 ns; Loc. = LAB_X45_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_15~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_15~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_15~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 57.271 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_15~8 97 COMB LAB_X45_Y15 9 " "Info: 97: + IC(0.000 ns) + CELL(0.410 ns) = 57.271 ns; Loc. = LAB_X45_Y15; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_15~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_15~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_15~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 58.313 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[93\]~70 98 COMB LAB_X45_Y14 2 " "Info: 98: + IC(0.892 ns) + CELL(0.150 ns) = 58.313 ns; Loc. = LAB_X45_Y14; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[93\]~70'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_15~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[93]~70 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.393 ns) 59.598 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_16~5 99 COMB LAB_X44_Y15 1 " "Info: 99: + IC(0.892 ns) + CELL(0.393 ns) = 59.598 ns; Loc. = LAB_X44_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_16~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[93]~70 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_16~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.669 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_16~7 100 COMB LAB_X44_Y15 1 " "Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 59.669 ns; Loc. = LAB_X44_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_16~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_16~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_16~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 60.079 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_16~8 101 COMB LAB_X44_Y15 9 " "Info: 101: + IC(0.000 ns) + CELL(0.410 ns) = 60.079 ns; Loc. = LAB_X44_Y15; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_16~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_16~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_16~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.150 ns) 61.136 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[98\]~61 102 COMB LAB_X45_Y18 1 " "Info: 102: + IC(0.907 ns) + CELL(0.150 ns) = 61.136 ns; Loc. = LAB_X45_Y18; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[98\]~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_16~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[98]~61 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.393 ns) 62.436 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_17~7 103 COMB LAB_X46_Y15 1 " "Info: 103: + IC(0.907 ns) + CELL(0.393 ns) = 62.436 ns; Loc. = LAB_X46_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_17~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[98]~61 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_17~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 62.846 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_17~8 104 COMB LAB_X46_Y15 9 " "Info: 104: + IC(0.000 ns) + CELL(0.410 ns) = 62.846 ns; Loc. = LAB_X46_Y15; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_17~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_17~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_17~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 63.602 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[100\]~51 105 COMB LAB_X47_Y15 2 " "Info: 105: + IC(0.336 ns) + CELL(0.420 ns) = 63.602 ns; Loc. = LAB_X47_Y15; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[100\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_17~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[100]~51 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 64.413 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_18~3 106 COMB LAB_X47_Y15 2 " "Info: 106: + IC(0.397 ns) + CELL(0.414 ns) = 64.413 ns; Loc. = LAB_X47_Y15; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_18~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[100]~51 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_18~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.484 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_18~5 107 COMB LAB_X47_Y15 1 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 64.484 ns; Loc. = LAB_X47_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_18~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_18~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_18~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.555 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_18~7 108 COMB LAB_X47_Y15 1 " "Info: 108: + IC(0.000 ns) + CELL(0.071 ns) = 64.555 ns; Loc. = LAB_X47_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_18~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_18~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_18~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 64.965 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_18~8 109 COMB LAB_X47_Y15 9 " "Info: 109: + IC(0.000 ns) + CELL(0.410 ns) = 64.965 ns; Loc. = LAB_X47_Y15; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_18~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_18~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_18~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.420 ns) 66.007 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[104\]~43 110 COMB LAB_X48_Y16 2 " "Info: 110: + IC(0.622 ns) + CELL(0.420 ns) = 66.007 ns; Loc. = LAB_X48_Y16; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[104\]~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_18~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[104]~43 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.414 ns) 67.295 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_19~3 111 COMB LAB_X47_Y15 2 " "Info: 111: + IC(0.874 ns) + CELL(0.414 ns) = 67.295 ns; Loc. = LAB_X47_Y15; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_19~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[104]~43 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_19~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 67.366 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_19~5 112 COMB LAB_X47_Y15 1 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 67.366 ns; Loc. = LAB_X47_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_19~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_19~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_19~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 67.437 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_19~7 113 COMB LAB_X47_Y15 1 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 67.437 ns; Loc. = LAB_X47_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_19~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_19~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_19~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 67.847 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_19~8 114 COMB LAB_X47_Y15 9 " "Info: 114: + IC(0.000 ns) + CELL(0.410 ns) = 67.847 ns; Loc. = LAB_X47_Y15; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_19~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_19~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_19~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 68.603 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[110\]~37 115 COMB LAB_X48_Y15 1 " "Info: 115: + IC(0.606 ns) + CELL(0.150 ns) = 68.603 ns; Loc. = LAB_X48_Y15; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[110\]~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_19~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[110]~37 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.393 ns) 69.888 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_20~7 116 COMB LAB_X48_Y16 1 " "Info: 116: + IC(0.892 ns) + CELL(0.393 ns) = 69.888 ns; Loc. = LAB_X48_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_20~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[110]~37 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_20~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 70.298 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_20~8 117 COMB LAB_X48_Y16 9 " "Info: 117: + IC(0.000 ns) + CELL(0.410 ns) = 70.298 ns; Loc. = LAB_X48_Y16; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_20~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_20~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_20~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 71.054 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[112\]~27 118 COMB LAB_X47_Y16 2 " "Info: 118: + IC(0.336 ns) + CELL(0.420 ns) = 71.054 ns; Loc. = LAB_X47_Y16; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[112\]~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_20~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[112]~27 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 71.865 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_21~3 119 COMB LAB_X47_Y16 2 " "Info: 119: + IC(0.397 ns) + CELL(0.414 ns) = 71.865 ns; Loc. = LAB_X47_Y16; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_21~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[112]~27 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_21~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 71.936 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_21~5 120 COMB LAB_X47_Y16 1 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 71.936 ns; Loc. = LAB_X47_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_21~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_21~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_21~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.007 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_21~7 121 COMB LAB_X47_Y16 1 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 72.007 ns; Loc. = LAB_X47_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_21~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_21~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_21~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 72.417 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_21~8 122 COMB LAB_X47_Y16 9 " "Info: 122: + IC(0.000 ns) + CELL(0.410 ns) = 72.417 ns; Loc. = LAB_X47_Y16; Fanout = 9; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_21~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_21~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_21~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.271 ns) 73.169 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[118\]~364 123 COMB LAB_X48_Y16 1 " "Info: 123: + IC(0.481 ns) + CELL(0.271 ns) = 73.169 ns; Loc. = LAB_X48_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[118\]~364'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_21~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[118]~364 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 74.171 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_23~7 124 COMB LAB_X47_Y16 1 " "Info: 124: + IC(0.588 ns) + CELL(0.414 ns) = 74.171 ns; Loc. = LAB_X47_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_23~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[118]~364 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_23~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 74.581 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_23~8 125 COMB LAB_X47_Y16 7 " "Info: 125: + IC(0.000 ns) + CELL(0.410 ns) = 74.581 ns; Loc. = LAB_X47_Y16; Fanout = 7; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_23~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_23~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_23~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 75.337 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[120\]~11 126 COMB LAB_X46_Y16 1 " "Info: 126: + IC(0.336 ns) + CELL(0.420 ns) = 75.337 ns; Loc. = LAB_X46_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[120\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_23~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[120]~11 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_g2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 76.148 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_24~3 127 COMB LAB_X46_Y16 1 " "Info: 127: + IC(0.397 ns) + CELL(0.414 ns) = 76.148 ns; Loc. = LAB_X46_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_24~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[120]~11 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_24~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 76.219 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_24~5 128 COMB LAB_X46_Y16 1 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 76.219 ns; Loc. = LAB_X46_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_24~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_24~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_24~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 76.290 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_24~7 129 COMB LAB_X46_Y16 1 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 76.290 ns; Loc. = LAB_X46_Y16; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_24~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_24~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_24~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 76.700 ns monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_24~8 130 COMB LAB_X46_Y16 2 " "Info: 130: + IC(0.000 ns) + CELL(0.410 ns) = 76.700 ns; Loc. = LAB_X46_Y16; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_24~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_24~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_24~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.416 ns) 77.261 ns monster_generator:module_moster_generator\|w~174 131 COMB LAB_X46_Y16 5 " "Info: 131: + IC(0.145 ns) + CELL(0.416 ns) = 77.261 ns; Loc. = LAB_X46_Y16; Fanout = 5; COMB Node = 'monster_generator:module_moster_generator\|w~174'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_24~8 monster_generator:module_moster_generator|w~174 } "NODE_NAME" } } { "monster_generator.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/monster_generator.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.414 ns) 79.647 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~62 132 COMB LAB_X25_Y9 2 " "Info: 132: + IC(1.972 ns) + CELL(0.414 ns) = 79.647 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.386 ns" { monster_generator:module_moster_generator|w~174 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~62 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.718 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~64 133 COMB LAB_X25_Y9 2 " "Info: 133: + IC(0.000 ns) + CELL(0.071 ns) = 79.718 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~62 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~64 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.789 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~66 134 COMB LAB_X25_Y9 2 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 79.789 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~66'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~64 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~66 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.860 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~68 135 COMB LAB_X25_Y9 2 " "Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 79.860 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~68'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~66 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~68 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.931 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~70 136 COMB LAB_X25_Y9 2 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 79.931 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~70'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~68 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~70 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.002 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~72 137 COMB LAB_X25_Y9 2 " "Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 80.002 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~70 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~72 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.073 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~74 138 COMB LAB_X25_Y9 2 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 80.073 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~74'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~72 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~74 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.144 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~76 139 COMB LAB_X25_Y9 2 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 80.144 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~76'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~74 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~76 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.215 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~78 140 COMB LAB_X25_Y9 2 " "Info: 140: + IC(0.000 ns) + CELL(0.071 ns) = 80.215 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~76 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~78 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.286 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~80 141 COMB LAB_X25_Y9 2 " "Info: 141: + IC(0.000 ns) + CELL(0.071 ns) = 80.286 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~78 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~80 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.357 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~82 142 COMB LAB_X25_Y9 2 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 80.357 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~82'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~80 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~82 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.428 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~84 143 COMB LAB_X25_Y9 2 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 80.428 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~84'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~82 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~84 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.499 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~86 144 COMB LAB_X25_Y9 2 " "Info: 144: + IC(0.000 ns) + CELL(0.071 ns) = 80.499 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~86'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~84 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~86 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.570 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~88 145 COMB LAB_X25_Y9 2 " "Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 80.570 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~86 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~88 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.641 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~90 146 COMB LAB_X25_Y9 2 " "Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 80.641 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~90'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~88 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~90 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.712 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~92 147 COMB LAB_X25_Y9 2 " "Info: 147: + IC(0.000 ns) + CELL(0.071 ns) = 80.712 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~92'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~90 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~92 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 80.873 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~94 148 COMB LAB_X25_Y8 2 " "Info: 148: + IC(0.090 ns) + CELL(0.071 ns) = 80.873 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~94'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~92 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~94 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.944 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~96 149 COMB LAB_X25_Y8 2 " "Info: 149: + IC(0.000 ns) + CELL(0.071 ns) = 80.944 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~96'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~94 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~96 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.015 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~98 150 COMB LAB_X25_Y8 2 " "Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 81.015 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~98'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~96 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~98 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.086 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~100 151 COMB LAB_X25_Y8 2 " "Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 81.086 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~100'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~98 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~100 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.157 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~102 152 COMB LAB_X25_Y8 2 " "Info: 152: + IC(0.000 ns) + CELL(0.071 ns) = 81.157 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~102'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~100 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~102 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.228 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~104 153 COMB LAB_X25_Y8 2 " "Info: 153: + IC(0.000 ns) + CELL(0.071 ns) = 81.228 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~104'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~102 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~104 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.299 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~106 154 COMB LAB_X25_Y8 2 " "Info: 154: + IC(0.000 ns) + CELL(0.071 ns) = 81.299 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~106'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~104 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~106 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.370 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~108 155 COMB LAB_X25_Y8 2 " "Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 81.370 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~108'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~106 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~108 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.441 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~110 156 COMB LAB_X25_Y8 2 " "Info: 156: + IC(0.000 ns) + CELL(0.071 ns) = 81.441 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~110'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~108 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~110 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.512 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~112 157 COMB LAB_X25_Y8 2 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 81.512 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~112'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~110 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~112 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.583 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~114 158 COMB LAB_X25_Y8 2 " "Info: 158: + IC(0.000 ns) + CELL(0.071 ns) = 81.583 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~114'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~112 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~114 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 81.993 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~115 159 COMB LAB_X25_Y8 4 " "Info: 159: + IC(0.000 ns) + CELL(0.410 ns) = 81.993 ns; Loc. = LAB_X25_Y8; Fanout = 4; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|lpm_abs_0s9:my_abs_num\|cs2a\[1\]~115'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~114 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~115 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 82.995 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_25~1 160 COMB LAB_X24_Y8 2 " "Info: 160: + IC(0.588 ns) + CELL(0.414 ns) = 82.995 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_25~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~115 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.066 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_25~3 161 COMB LAB_X24_Y8 2 " "Info: 161: + IC(0.000 ns) + CELL(0.071 ns) = 83.066 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_25~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~1 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.137 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_25~5 162 COMB LAB_X24_Y8 2 " "Info: 162: + IC(0.000 ns) + CELL(0.071 ns) = 83.137 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_25~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.208 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_25~7 163 COMB LAB_X24_Y8 2 " "Info: 163: + IC(0.000 ns) + CELL(0.071 ns) = 83.208 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_25~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.279 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_25~9 164 COMB LAB_X24_Y8 1 " "Info: 164: + IC(0.000 ns) + CELL(0.071 ns) = 83.279 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_25~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 83.689 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_25~10 165 COMB LAB_X24_Y8 15 " "Info: 165: + IC(0.000 ns) + CELL(0.410 ns) = 83.689 ns; Loc. = LAB_X24_Y8; Fanout = 15; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_25~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 84.445 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[29\]~390 166 COMB LAB_X23_Y8 2 " "Info: 166: + IC(0.606 ns) + CELL(0.150 ns) = 84.445 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[29\]~390'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~10 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[29]~390 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.393 ns) 85.444 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_26~5 167 COMB LAB_X24_Y8 2 " "Info: 167: + IC(0.606 ns) + CELL(0.393 ns) = 85.444 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_26~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[29]~390 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.515 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_26~7 168 COMB LAB_X24_Y8 2 " "Info: 168: + IC(0.000 ns) + CELL(0.071 ns) = 85.515 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_26~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.586 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_26~9 169 COMB LAB_X24_Y8 2 " "Info: 169: + IC(0.000 ns) + CELL(0.071 ns) = 85.586 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_26~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.657 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_26~11 170 COMB LAB_X24_Y8 1 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 85.657 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_26~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 86.067 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_26~12 171 COMB LAB_X24_Y8 17 " "Info: 171: + IC(0.000 ns) + CELL(0.410 ns) = 86.067 ns; Loc. = LAB_X24_Y8; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_26~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.420 ns) 87.092 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[35\]~370 172 COMB LAB_X22_Y8 2 " "Info: 172: + IC(0.605 ns) + CELL(0.420 ns) = 87.092 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[35\]~370'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~12 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[35]~370 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 87.903 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_27~3 173 COMB LAB_X22_Y8 2 " "Info: 173: + IC(0.397 ns) + CELL(0.414 ns) = 87.903 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_27~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[35]~370 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.974 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_27~5 174 COMB LAB_X22_Y8 2 " "Info: 174: + IC(0.000 ns) + CELL(0.071 ns) = 87.974 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_27~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.045 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_27~7 175 COMB LAB_X22_Y8 2 " "Info: 175: + IC(0.000 ns) + CELL(0.071 ns) = 88.045 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_27~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.116 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_27~9 176 COMB LAB_X22_Y8 2 " "Info: 176: + IC(0.000 ns) + CELL(0.071 ns) = 88.116 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_27~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.187 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_27~11 177 COMB LAB_X22_Y8 1 " "Info: 177: + IC(0.000 ns) + CELL(0.071 ns) = 88.187 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_27~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.258 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_27~13 178 COMB LAB_X22_Y8 1 " "Info: 178: + IC(0.000 ns) + CELL(0.071 ns) = 88.258 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_27~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 88.668 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_27~14 179 COMB LAB_X22_Y8 17 " "Info: 179: + IC(0.000 ns) + CELL(0.410 ns) = 88.668 ns; Loc. = LAB_X22_Y8; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_27~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.420 ns) 89.709 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[42\]~356 180 COMB LAB_X23_Y9 2 " "Info: 180: + IC(0.621 ns) + CELL(0.420 ns) = 89.709 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[42\]~356'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[42]~356 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 90.520 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_28~3 181 COMB LAB_X23_Y9 2 " "Info: 181: + IC(0.397 ns) + CELL(0.414 ns) = 90.520 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_28~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[42]~356 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.591 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_28~5 182 COMB LAB_X23_Y9 2 " "Info: 182: + IC(0.000 ns) + CELL(0.071 ns) = 90.591 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_28~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.662 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_28~7 183 COMB LAB_X23_Y9 2 " "Info: 183: + IC(0.000 ns) + CELL(0.071 ns) = 90.662 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_28~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.733 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_28~9 184 COMB LAB_X23_Y9 2 " "Info: 184: + IC(0.000 ns) + CELL(0.071 ns) = 90.733 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_28~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.804 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_28~11 185 COMB LAB_X23_Y9 1 " "Info: 185: + IC(0.000 ns) + CELL(0.071 ns) = 90.804 ns; Loc. = LAB_X23_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_28~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.875 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_28~13 186 COMB LAB_X23_Y9 1 " "Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 90.875 ns; Loc. = LAB_X23_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_28~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 91.285 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_28~14 187 COMB LAB_X23_Y9 17 " "Info: 187: + IC(0.000 ns) + CELL(0.410 ns) = 91.285 ns; Loc. = LAB_X23_Y9; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_28~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 92.326 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[53\]~345 188 COMB LAB_X22_Y10 2 " "Info: 188: + IC(0.891 ns) + CELL(0.150 ns) = 92.326 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[53\]~345'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[53]~345 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.393 ns) 93.611 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_29~11 189 COMB LAB_X22_Y9 1 " "Info: 189: + IC(0.892 ns) + CELL(0.393 ns) = 93.611 ns; Loc. = LAB_X22_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_29~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[53]~345 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.682 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_29~13 190 COMB LAB_X22_Y9 1 " "Info: 190: + IC(0.000 ns) + CELL(0.071 ns) = 93.682 ns; Loc. = LAB_X22_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_29~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 94.092 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_29~14 191 COMB LAB_X22_Y9 17 " "Info: 191: + IC(0.000 ns) + CELL(0.410 ns) = 94.092 ns; Loc. = LAB_X22_Y9; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_29~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 95.133 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[60\]~331 192 COMB LAB_X22_Y10 2 " "Info: 192: + IC(0.891 ns) + CELL(0.150 ns) = 95.133 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[60\]~331'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[60]~331 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.393 ns) 96.418 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_30~11 193 COMB LAB_X21_Y9 1 " "Info: 193: + IC(0.892 ns) + CELL(0.393 ns) = 96.418 ns; Loc. = LAB_X21_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_30~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[60]~331 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_30~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.489 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_30~13 194 COMB LAB_X21_Y9 1 " "Info: 194: + IC(0.000 ns) + CELL(0.071 ns) = 96.489 ns; Loc. = LAB_X21_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_30~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_30~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_30~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 96.899 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_30~14 195 COMB LAB_X21_Y9 17 " "Info: 195: + IC(0.000 ns) + CELL(0.410 ns) = 96.899 ns; Loc. = LAB_X21_Y9; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_30~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_30~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_30~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.420 ns) 97.940 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[63\]~314 196 COMB LAB_X21_Y10 2 " "Info: 196: + IC(0.621 ns) + CELL(0.420 ns) = 97.940 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[63\]~314'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_30~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[63]~314 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 98.751 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_1~3 197 COMB LAB_X21_Y10 2 " "Info: 197: + IC(0.397 ns) + CELL(0.414 ns) = 98.751 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[63]~314 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.822 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_1~5 198 COMB LAB_X21_Y10 2 " "Info: 198: + IC(0.000 ns) + CELL(0.071 ns) = 98.822 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.893 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_1~7 199 COMB LAB_X21_Y10 2 " "Info: 199: + IC(0.000 ns) + CELL(0.071 ns) = 98.893 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.964 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_1~9 200 COMB LAB_X21_Y10 2 " "Info: 200: + IC(0.000 ns) + CELL(0.071 ns) = 98.964 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_1~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.035 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_1~11 201 COMB LAB_X21_Y10 1 " "Info: 201: + IC(0.000 ns) + CELL(0.071 ns) = 99.035 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_1~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.106 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_1~13 202 COMB LAB_X21_Y10 1 " "Info: 202: + IC(0.000 ns) + CELL(0.071 ns) = 99.106 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_1~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 99.516 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_1~14 203 COMB LAB_X21_Y10 17 " "Info: 203: + IC(0.000 ns) + CELL(0.410 ns) = 99.516 ns; Loc. = LAB_X21_Y10; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_1~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.420 ns) 100.558 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[70\]~300 204 COMB LAB_X21_Y11 2 " "Info: 204: + IC(0.622 ns) + CELL(0.420 ns) = 100.558 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[70\]~300'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[70]~300 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 101.369 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_2~3 205 COMB LAB_X21_Y11 2 " "Info: 205: + IC(0.397 ns) + CELL(0.414 ns) = 101.369 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_2~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[70]~300 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.440 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_2~5 206 COMB LAB_X21_Y11 2 " "Info: 206: + IC(0.000 ns) + CELL(0.071 ns) = 101.440 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_2~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.511 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_2~7 207 COMB LAB_X21_Y11 2 " "Info: 207: + IC(0.000 ns) + CELL(0.071 ns) = 101.511 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_2~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.582 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_2~9 208 COMB LAB_X21_Y11 2 " "Info: 208: + IC(0.000 ns) + CELL(0.071 ns) = 101.582 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_2~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.653 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_2~11 209 COMB LAB_X21_Y11 1 " "Info: 209: + IC(0.000 ns) + CELL(0.071 ns) = 101.653 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_2~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.724 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_2~13 210 COMB LAB_X21_Y11 1 " "Info: 210: + IC(0.000 ns) + CELL(0.071 ns) = 101.724 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_2~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 102.134 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_2~14 211 COMB LAB_X21_Y11 17 " "Info: 211: + IC(0.000 ns) + CELL(0.410 ns) = 102.134 ns; Loc. = LAB_X21_Y11; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_2~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.150 ns) 103.161 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[81\]~289 212 COMB LAB_X24_Y11 2 " "Info: 212: + IC(0.877 ns) + CELL(0.150 ns) = 103.161 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[81\]~289'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[81]~289 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.393 ns) 104.430 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_3~11 213 COMB LAB_X22_Y11 1 " "Info: 213: + IC(0.876 ns) + CELL(0.393 ns) = 104.430 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_3~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[81]~289 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.501 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_3~13 214 COMB LAB_X22_Y11 1 " "Info: 214: + IC(0.000 ns) + CELL(0.071 ns) = 104.501 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_3~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 104.911 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_3~14 215 COMB LAB_X22_Y11 17 " "Info: 215: + IC(0.000 ns) + CELL(0.410 ns) = 104.911 ns; Loc. = LAB_X22_Y11; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_3~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.150 ns) 105.937 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[88\]~275 216 COMB LAB_X24_Y11 2 " "Info: 216: + IC(0.876 ns) + CELL(0.150 ns) = 105.937 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[88\]~275'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[88]~275 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.393 ns) 106.936 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_4~11 217 COMB LAB_X23_Y11 1 " "Info: 217: + IC(0.606 ns) + CELL(0.393 ns) = 106.936 ns; Loc. = LAB_X23_Y11; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_4~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[88]~275 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 107.007 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_4~13 218 COMB LAB_X23_Y11 1 " "Info: 218: + IC(0.000 ns) + CELL(0.071 ns) = 107.007 ns; Loc. = LAB_X23_Y11; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_4~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 107.417 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_4~14 219 COMB LAB_X23_Y11 17 " "Info: 219: + IC(0.000 ns) + CELL(0.410 ns) = 107.417 ns; Loc. = LAB_X23_Y11; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_4~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.420 ns) 108.443 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[91\]~258 220 COMB LAB_X25_Y11 2 " "Info: 220: + IC(0.606 ns) + CELL(0.420 ns) = 108.443 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[91\]~258'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[91]~258 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 109.254 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_5~3 221 COMB LAB_X25_Y11 2 " "Info: 221: + IC(0.397 ns) + CELL(0.414 ns) = 109.254 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_5~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[91]~258 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.325 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_5~5 222 COMB LAB_X25_Y11 2 " "Info: 222: + IC(0.000 ns) + CELL(0.071 ns) = 109.325 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_5~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.396 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_5~7 223 COMB LAB_X25_Y11 2 " "Info: 223: + IC(0.000 ns) + CELL(0.071 ns) = 109.396 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_5~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.467 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_5~9 224 COMB LAB_X25_Y11 2 " "Info: 224: + IC(0.000 ns) + CELL(0.071 ns) = 109.467 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_5~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.538 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_5~11 225 COMB LAB_X25_Y11 1 " "Info: 225: + IC(0.000 ns) + CELL(0.071 ns) = 109.538 ns; Loc. = LAB_X25_Y11; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_5~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.609 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_5~13 226 COMB LAB_X25_Y11 1 " "Info: 226: + IC(0.000 ns) + CELL(0.071 ns) = 109.609 ns; Loc. = LAB_X25_Y11; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_5~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 110.019 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_5~14 227 COMB LAB_X25_Y11 17 " "Info: 227: + IC(0.000 ns) + CELL(0.410 ns) = 110.019 ns; Loc. = LAB_X25_Y11; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_5~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.420 ns) 111.078 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[98\]~244 228 COMB LAB_X24_Y7 2 " "Info: 228: + IC(0.639 ns) + CELL(0.420 ns) = 111.078 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[98\]~244'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[98]~244 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 111.889 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_6~3 229 COMB LAB_X24_Y7 2 " "Info: 229: + IC(0.397 ns) + CELL(0.414 ns) = 111.889 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_6~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[98]~244 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.960 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_6~5 230 COMB LAB_X24_Y7 2 " "Info: 230: + IC(0.000 ns) + CELL(0.071 ns) = 111.960 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_6~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.031 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_6~7 231 COMB LAB_X24_Y7 2 " "Info: 231: + IC(0.000 ns) + CELL(0.071 ns) = 112.031 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_6~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.102 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_6~9 232 COMB LAB_X24_Y7 2 " "Info: 232: + IC(0.000 ns) + CELL(0.071 ns) = 112.102 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_6~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.173 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_6~11 233 COMB LAB_X24_Y7 1 " "Info: 233: + IC(0.000 ns) + CELL(0.071 ns) = 112.173 ns; Loc. = LAB_X24_Y7; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_6~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.244 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_6~13 234 COMB LAB_X24_Y7 1 " "Info: 234: + IC(0.000 ns) + CELL(0.071 ns) = 112.244 ns; Loc. = LAB_X24_Y7; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_6~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 112.654 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_6~14 235 COMB LAB_X24_Y7 17 " "Info: 235: + IC(0.000 ns) + CELL(0.410 ns) = 112.654 ns; Loc. = LAB_X24_Y7; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_6~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.150 ns) 113.713 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[110\]~232 236 COMB LAB_X24_Y11 1 " "Info: 236: + IC(0.909 ns) + CELL(0.150 ns) = 113.713 ns; Loc. = LAB_X24_Y11; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[110\]~232'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[110]~232 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.393 ns) 115.015 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_7~13 237 COMB LAB_X25_Y7 1 " "Info: 237: + IC(0.909 ns) + CELL(0.393 ns) = 115.015 ns; Loc. = LAB_X25_Y7; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_7~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[110]~232 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_7~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 115.425 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_7~14 238 COMB LAB_X25_Y7 17 " "Info: 238: + IC(0.000 ns) + CELL(0.410 ns) = 115.425 ns; Loc. = LAB_X25_Y7; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_7~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_7~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_7~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.150 ns) 116.450 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[116\]~219 239 COMB LAB_X23_Y7 2 " "Info: 239: + IC(0.875 ns) + CELL(0.150 ns) = 116.450 ns; Loc. = LAB_X23_Y7; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[116\]~219'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_7~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[116]~219 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.393 ns) 117.739 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_8~11 240 COMB LAB_X27_Y7 1 " "Info: 240: + IC(0.896 ns) + CELL(0.393 ns) = 117.739 ns; Loc. = LAB_X27_Y7; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_8~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[116]~219 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.810 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_8~13 241 COMB LAB_X27_Y7 1 " "Info: 241: + IC(0.000 ns) + CELL(0.071 ns) = 117.810 ns; Loc. = LAB_X27_Y7; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_8~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 118.220 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_8~14 242 COMB LAB_X27_Y7 17 " "Info: 242: + IC(0.000 ns) + CELL(0.410 ns) = 118.220 ns; Loc. = LAB_X27_Y7; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_8~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.150 ns) 119.266 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[124\]~204 243 COMB LAB_X23_Y7 1 " "Info: 243: + IC(0.896 ns) + CELL(0.150 ns) = 119.266 ns; Loc. = LAB_X23_Y7; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[124\]~204'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[124]~204 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.393 ns) 120.805 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_9~13 244 COMB LAB_X28_Y7 1 " "Info: 244: + IC(1.146 ns) + CELL(0.393 ns) = 120.805 ns; Loc. = LAB_X28_Y7; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_9~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[124]~204 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_9~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 121.215 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_9~14 245 COMB LAB_X28_Y7 17 " "Info: 245: + IC(0.000 ns) + CELL(0.410 ns) = 121.215 ns; Loc. = LAB_X28_Y7; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_9~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_9~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_9~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 122.257 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[128\]~193 246 COMB LAB_X29_Y6 2 " "Info: 246: + IC(0.892 ns) + CELL(0.150 ns) = 122.257 ns; Loc. = LAB_X29_Y6; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[128\]~193'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_9~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[128]~193 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.393 ns) 123.542 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_10~7 247 COMB LAB_X30_Y7 2 " "Info: 247: + IC(0.892 ns) + CELL(0.393 ns) = 123.542 ns; Loc. = LAB_X30_Y7; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_10~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[128]~193 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.613 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_10~9 248 COMB LAB_X30_Y7 2 " "Info: 248: + IC(0.000 ns) + CELL(0.071 ns) = 123.613 ns; Loc. = LAB_X30_Y7; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_10~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.684 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_10~11 249 COMB LAB_X30_Y7 1 " "Info: 249: + IC(0.000 ns) + CELL(0.071 ns) = 123.684 ns; Loc. = LAB_X30_Y7; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_10~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.755 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_10~13 250 COMB LAB_X30_Y7 1 " "Info: 250: + IC(0.000 ns) + CELL(0.071 ns) = 123.755 ns; Loc. = LAB_X30_Y7; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_10~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 124.165 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_10~14 251 COMB LAB_X30_Y7 17 " "Info: 251: + IC(0.000 ns) + CELL(0.410 ns) = 124.165 ns; Loc. = LAB_X30_Y7; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_10~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.437 ns) 124.920 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[134\]~672 252 COMB LAB_X29_Y7 3 " "Info: 252: + IC(0.318 ns) + CELL(0.437 ns) = 124.920 ns; Loc. = LAB_X29_Y7; Fanout = 3; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[134\]~672'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[134]~672 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.414 ns) 126.208 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_12~5 253 COMB LAB_X30_Y8 2 " "Info: 253: + IC(0.874 ns) + CELL(0.414 ns) = 126.208 ns; Loc. = LAB_X30_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_12~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[134]~672 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.279 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_12~7 254 COMB LAB_X30_Y8 2 " "Info: 254: + IC(0.000 ns) + CELL(0.071 ns) = 126.279 ns; Loc. = LAB_X30_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_12~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.350 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_12~9 255 COMB LAB_X30_Y8 2 " "Info: 255: + IC(0.000 ns) + CELL(0.071 ns) = 126.350 ns; Loc. = LAB_X30_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_12~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.421 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_12~11 256 COMB LAB_X30_Y8 1 " "Info: 256: + IC(0.000 ns) + CELL(0.071 ns) = 126.421 ns; Loc. = LAB_X30_Y8; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_12~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.492 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_12~13 257 COMB LAB_X30_Y8 1 " "Info: 257: + IC(0.000 ns) + CELL(0.071 ns) = 126.492 ns; Loc. = LAB_X30_Y8; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_12~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 126.902 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_12~14 258 COMB LAB_X30_Y8 17 " "Info: 258: + IC(0.000 ns) + CELL(0.410 ns) = 126.902 ns; Loc. = LAB_X30_Y8; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_12~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.271 ns) 127.939 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[143\]~743 259 COMB LAB_X30_Y7 3 " "Info: 259: + IC(0.766 ns) + CELL(0.271 ns) = 127.939 ns; Loc. = LAB_X30_Y7; Fanout = 3; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[143\]~743'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[143]~743 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.414 ns) 129.498 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_13~9 260 COMB LAB_X32_Y8 2 " "Info: 260: + IC(1.145 ns) + CELL(0.414 ns) = 129.498 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_13~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[143]~743 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 129.569 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_13~11 261 COMB LAB_X32_Y8 1 " "Info: 261: + IC(0.000 ns) + CELL(0.071 ns) = 129.569 ns; Loc. = LAB_X32_Y8; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_13~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 129.640 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_13~13 262 COMB LAB_X32_Y8 1 " "Info: 262: + IC(0.000 ns) + CELL(0.071 ns) = 129.640 ns; Loc. = LAB_X32_Y8; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_13~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 130.050 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_13~14 263 COMB LAB_X32_Y8 17 " "Info: 263: + IC(0.000 ns) + CELL(0.410 ns) = 130.050 ns; Loc. = LAB_X32_Y8; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_13~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.271 ns) 131.093 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[149\]~748 264 COMB LAB_X30_Y8 3 " "Info: 264: + IC(0.772 ns) + CELL(0.271 ns) = 131.093 ns; Loc. = LAB_X30_Y8; Fanout = 3; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[149\]~748'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[149]~748 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.414 ns) 132.365 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_14~7 265 COMB LAB_X33_Y8 2 " "Info: 265: + IC(0.858 ns) + CELL(0.414 ns) = 132.365 ns; Loc. = LAB_X33_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_14~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[149]~748 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.436 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_14~9 266 COMB LAB_X33_Y8 2 " "Info: 266: + IC(0.000 ns) + CELL(0.071 ns) = 132.436 ns; Loc. = LAB_X33_Y8; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_14~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.507 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_14~11 267 COMB LAB_X33_Y8 1 " "Info: 267: + IC(0.000 ns) + CELL(0.071 ns) = 132.507 ns; Loc. = LAB_X33_Y8; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_14~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.578 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_14~13 268 COMB LAB_X33_Y8 1 " "Info: 268: + IC(0.000 ns) + CELL(0.071 ns) = 132.578 ns; Loc. = LAB_X33_Y8; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_14~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 132.988 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_14~14 269 COMB LAB_X33_Y8 17 " "Info: 269: + IC(0.000 ns) + CELL(0.410 ns) = 132.988 ns; Loc. = LAB_X33_Y8; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_14~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.271 ns) 133.762 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[156\]~752 270 COMB LAB_X32_Y8 3 " "Info: 270: + IC(0.503 ns) + CELL(0.271 ns) = 133.762 ns; Loc. = LAB_X32_Y8; Fanout = 3; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[156\]~752'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[156]~752 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.414 ns) 135.354 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_15~7 271 COMB LAB_X34_Y10 2 " "Info: 271: + IC(1.178 ns) + CELL(0.414 ns) = 135.354 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_15~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[156]~752 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.425 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_15~9 272 COMB LAB_X34_Y10 2 " "Info: 272: + IC(0.000 ns) + CELL(0.071 ns) = 135.425 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_15~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.496 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_15~11 273 COMB LAB_X34_Y10 1 " "Info: 273: + IC(0.000 ns) + CELL(0.071 ns) = 135.496 ns; Loc. = LAB_X34_Y10; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_15~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.567 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_15~13 274 COMB LAB_X34_Y10 1 " "Info: 274: + IC(0.000 ns) + CELL(0.071 ns) = 135.567 ns; Loc. = LAB_X34_Y10; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_15~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 135.977 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_15~14 275 COMB LAB_X34_Y10 17 " "Info: 275: + IC(0.000 ns) + CELL(0.410 ns) = 135.977 ns; Loc. = LAB_X34_Y10; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_15~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.271 ns) 137.025 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[165\]~754 276 COMB LAB_X33_Y8 3 " "Info: 276: + IC(0.777 ns) + CELL(0.271 ns) = 137.025 ns; Loc. = LAB_X33_Y8; Fanout = 3; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[165\]~754'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[165]~754 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.414 ns) 138.619 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_16~11 277 COMB LAB_X37_Y10 1 " "Info: 277: + IC(1.180 ns) + CELL(0.414 ns) = 138.619 ns; Loc. = LAB_X37_Y10; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_16~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[165]~754 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.690 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_16~13 278 COMB LAB_X37_Y10 1 " "Info: 278: + IC(0.000 ns) + CELL(0.071 ns) = 138.690 ns; Loc. = LAB_X37_Y10; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_16~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 139.100 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_16~14 279 COMB LAB_X37_Y10 17 " "Info: 279: + IC(0.000 ns) + CELL(0.410 ns) = 139.100 ns; Loc. = LAB_X37_Y10; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_16~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.271 ns) 140.123 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[171\]~759 280 COMB LAB_X34_Y10 3 " "Info: 280: + IC(0.752 ns) + CELL(0.271 ns) = 140.123 ns; Loc. = LAB_X34_Y10; Fanout = 3; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[171\]~759'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[171]~759 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.414 ns) 141.666 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_17~9 281 COMB LAB_X40_Y10 2 " "Info: 281: + IC(1.129 ns) + CELL(0.414 ns) = 141.666 ns; Loc. = LAB_X40_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_17~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[171]~759 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.737 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_17~11 282 COMB LAB_X40_Y10 1 " "Info: 282: + IC(0.000 ns) + CELL(0.071 ns) = 141.737 ns; Loc. = LAB_X40_Y10; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_17~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.808 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_17~13 283 COMB LAB_X40_Y10 1 " "Info: 283: + IC(0.000 ns) + CELL(0.071 ns) = 141.808 ns; Loc. = LAB_X40_Y10; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_17~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 142.218 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_17~14 284 COMB LAB_X40_Y10 17 " "Info: 284: + IC(0.000 ns) + CELL(0.410 ns) = 142.218 ns; Loc. = LAB_X40_Y10; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_17~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.150 ns) 143.243 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[175\]~97 285 COMB LAB_X38_Y10 2 " "Info: 285: + IC(0.875 ns) + CELL(0.150 ns) = 143.243 ns; Loc. = LAB_X38_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[175\]~97'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[175]~97 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.393 ns) 144.512 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_18~3 286 COMB LAB_X41_Y10 2 " "Info: 286: + IC(0.876 ns) + CELL(0.393 ns) = 144.512 ns; Loc. = LAB_X41_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_18~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[175]~97 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.583 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_18~5 287 COMB LAB_X41_Y10 2 " "Info: 287: + IC(0.000 ns) + CELL(0.071 ns) = 144.583 ns; Loc. = LAB_X41_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_18~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.654 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_18~7 288 COMB LAB_X41_Y10 2 " "Info: 288: + IC(0.000 ns) + CELL(0.071 ns) = 144.654 ns; Loc. = LAB_X41_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_18~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.725 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_18~9 289 COMB LAB_X41_Y10 2 " "Info: 289: + IC(0.000 ns) + CELL(0.071 ns) = 144.725 ns; Loc. = LAB_X41_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_18~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.796 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_18~11 290 COMB LAB_X41_Y10 1 " "Info: 290: + IC(0.000 ns) + CELL(0.071 ns) = 144.796 ns; Loc. = LAB_X41_Y10; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_18~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.867 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_18~13 291 COMB LAB_X41_Y10 1 " "Info: 291: + IC(0.000 ns) + CELL(0.071 ns) = 144.867 ns; Loc. = LAB_X41_Y10; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_18~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 145.277 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_18~14 292 COMB LAB_X41_Y10 17 " "Info: 292: + IC(0.000 ns) + CELL(0.410 ns) = 145.277 ns; Loc. = LAB_X41_Y10; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_18~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.150 ns) 146.303 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[182\]~83 293 COMB LAB_X43_Y10 2 " "Info: 293: + IC(0.876 ns) + CELL(0.150 ns) = 146.303 ns; Loc. = LAB_X43_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[182\]~83'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[182]~83 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.393 ns) 147.302 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_19~3 294 COMB LAB_X44_Y10 2 " "Info: 294: + IC(0.606 ns) + CELL(0.393 ns) = 147.302 ns; Loc. = LAB_X44_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_19~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[182]~83 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.373 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_19~5 295 COMB LAB_X44_Y10 2 " "Info: 295: + IC(0.000 ns) + CELL(0.071 ns) = 147.373 ns; Loc. = LAB_X44_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_19~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.444 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_19~7 296 COMB LAB_X44_Y10 2 " "Info: 296: + IC(0.000 ns) + CELL(0.071 ns) = 147.444 ns; Loc. = LAB_X44_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_19~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.515 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_19~9 297 COMB LAB_X44_Y10 2 " "Info: 297: + IC(0.000 ns) + CELL(0.071 ns) = 147.515 ns; Loc. = LAB_X44_Y10; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_19~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.586 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_19~11 298 COMB LAB_X44_Y10 1 " "Info: 298: + IC(0.000 ns) + CELL(0.071 ns) = 147.586 ns; Loc. = LAB_X44_Y10; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_19~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.657 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_19~13 299 COMB LAB_X44_Y10 1 " "Info: 299: + IC(0.000 ns) + CELL(0.071 ns) = 147.657 ns; Loc. = LAB_X44_Y10; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_19~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 148.067 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_19~14 300 COMB LAB_X44_Y10 17 " "Info: 300: + IC(0.000 ns) + CELL(0.410 ns) = 148.067 ns; Loc. = LAB_X44_Y10; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_19~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.271 ns) 149.090 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[193\]~770 301 COMB LAB_X41_Y10 3 " "Info: 301: + IC(0.752 ns) + CELL(0.271 ns) = 149.090 ns; Loc. = LAB_X41_Y10; Fanout = 3; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[193\]~770'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[193]~770 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.414 ns) 150.650 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_20~11 302 COMB LAB_X44_Y9 1 " "Info: 302: + IC(1.146 ns) + CELL(0.414 ns) = 150.650 ns; Loc. = LAB_X44_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_20~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[193]~770 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 150.721 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_20~13 303 COMB LAB_X44_Y9 1 " "Info: 303: + IC(0.000 ns) + CELL(0.071 ns) = 150.721 ns; Loc. = LAB_X44_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_20~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 151.131 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_20~14 304 COMB LAB_X44_Y9 17 " "Info: 304: + IC(0.000 ns) + CELL(0.410 ns) = 151.131 ns; Loc. = LAB_X44_Y9; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_20~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.271 ns) 152.168 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[199\]~775 305 COMB LAB_X44_Y10 3 " "Info: 305: + IC(0.766 ns) + CELL(0.271 ns) = 152.168 ns; Loc. = LAB_X44_Y10; Fanout = 3; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[199\]~775'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[199]~775 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.414 ns) 153.727 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_21~9 306 COMB LAB_X46_Y9 2 " "Info: 306: + IC(1.145 ns) + CELL(0.414 ns) = 153.727 ns; Loc. = LAB_X46_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_21~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[199]~775 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 153.798 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_21~11 307 COMB LAB_X46_Y9 1 " "Info: 307: + IC(0.000 ns) + CELL(0.071 ns) = 153.798 ns; Loc. = LAB_X46_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_21~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 153.869 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_21~13 308 COMB LAB_X46_Y9 1 " "Info: 308: + IC(0.000 ns) + CELL(0.071 ns) = 153.869 ns; Loc. = LAB_X46_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_21~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 154.279 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_21~14 309 COMB LAB_X46_Y9 17 " "Info: 309: + IC(0.000 ns) + CELL(0.410 ns) = 154.279 ns; Loc. = LAB_X46_Y9; Fanout = 17; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_21~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.271 ns) 155.300 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[205\]~780 310 COMB LAB_X44_Y9 3 " "Info: 310: + IC(0.750 ns) + CELL(0.271 ns) = 155.300 ns; Loc. = LAB_X44_Y9; Fanout = 3; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[205\]~780'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[205]~780 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.414 ns) 156.572 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_23~7 311 COMB LAB_X47_Y9 2 " "Info: 311: + IC(0.858 ns) + CELL(0.414 ns) = 156.572 ns; Loc. = LAB_X47_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_23~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[205]~780 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 156.643 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_23~9 312 COMB LAB_X47_Y9 2 " "Info: 312: + IC(0.000 ns) + CELL(0.071 ns) = 156.643 ns; Loc. = LAB_X47_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_23~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 156.714 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_23~11 313 COMB LAB_X47_Y9 1 " "Info: 313: + IC(0.000 ns) + CELL(0.071 ns) = 156.714 ns; Loc. = LAB_X47_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_23~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 156.785 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_23~13 314 COMB LAB_X47_Y9 1 " "Info: 314: + IC(0.000 ns) + CELL(0.071 ns) = 156.785 ns; Loc. = LAB_X47_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_23~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 157.195 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_23~14 315 COMB LAB_X47_Y9 16 " "Info: 315: + IC(0.000 ns) + CELL(0.410 ns) = 157.195 ns; Loc. = LAB_X47_Y9; Fanout = 16; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_23~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.271 ns) 157.947 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[212\]~784 316 COMB LAB_X46_Y9 3 " "Info: 316: + IC(0.481 ns) + CELL(0.271 ns) = 157.947 ns; Loc. = LAB_X46_Y9; Fanout = 3; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[212\]~784'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[212]~784 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.414 ns) 159.218 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_24~7 317 COMB LAB_X48_Y9 2 " "Info: 317: + IC(0.857 ns) + CELL(0.414 ns) = 159.218 ns; Loc. = LAB_X48_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_24~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[212]~784 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 159.289 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_24~9 318 COMB LAB_X48_Y9 1 " "Info: 318: + IC(0.000 ns) + CELL(0.071 ns) = 159.289 ns; Loc. = LAB_X48_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_24~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 159.360 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_24~11 319 COMB LAB_X48_Y9 1 " "Info: 319: + IC(0.000 ns) + CELL(0.071 ns) = 159.360 ns; Loc. = LAB_X48_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_24~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 159.431 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_24~13 320 COMB LAB_X48_Y9 1 " "Info: 320: + IC(0.000 ns) + CELL(0.071 ns) = 159.431 ns; Loc. = LAB_X48_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_24~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 159.841 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_24~14 321 COMB LAB_X48_Y9 10 " "Info: 321: + IC(0.000 ns) + CELL(0.410 ns) = 159.841 ns; Loc. = LAB_X48_Y9; Fanout = 10; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|op_24~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 160.597 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[217\]~6 322 COMB LAB_X49_Y9 3 " "Info: 322: + IC(0.336 ns) + CELL(0.420 ns) = 160.597 ns; Loc. = LAB_X49_Y9; Fanout = 3; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|StageOut\[217\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[217]~6 } "NODE_NAME" } } { "db/alt_u_div_m2f.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/alt_u_div_m2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 161.408 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|op_2~1 323 COMB LAB_X49_Y9 2 " "Info: 323: + IC(0.397 ns) + CELL(0.414 ns) = 161.408 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|op_2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[217]~6 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 161.479 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|op_2~3 324 COMB LAB_X49_Y9 2 " "Info: 324: + IC(0.000 ns) + CELL(0.071 ns) = 161.479 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|op_2~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|op_2~1 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 161.550 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|op_2~5 325 COMB LAB_X49_Y9 2 " "Info: 325: + IC(0.000 ns) + CELL(0.071 ns) = 161.550 ns; Loc. = LAB_X49_Y9; Fanout = 2; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|op_2~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|op_2~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 161.621 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|op_2~7 326 COMB LAB_X49_Y9 1 " "Info: 326: + IC(0.000 ns) + CELL(0.071 ns) = 161.621 ns; Loc. = LAB_X49_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|op_2~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|op_2~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 162.031 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|op_2~8 327 COMB LAB_X49_Y9 1 " "Info: 327: + IC(0.000 ns) + CELL(0.410 ns) = 162.031 ns; Loc. = LAB_X49_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|op_2~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|op_2~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|op_2~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 162.596 ns monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|remainder\[4\]~7 328 COMB LAB_X49_Y9 1 " "Info: 328: + IC(0.127 ns) + CELL(0.438 ns) = 162.596 ns; Loc. = LAB_X49_Y9; Fanout = 1; COMB Node = 'monster_generator:module_moster_generator\|lpm_divide:Mod0\|lpm_divide_bko:auto_generated\|abs_divider_lbg:divider\|remainder\[4\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|op_2~8 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|remainder[4]~7 } "NODE_NAME" } } { "db/abs_divider_lbg.tdf" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/db/abs_divider_lbg.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 162.680 ns monster_generator:module_moster_generator\|monster_generator_index\[4\] 329 REG LAB_X49_Y9 10 " "Info: 329: + IC(0.000 ns) + CELL(0.084 ns) = 162.680 ns; Loc. = LAB_X49_Y9; Fanout = 10; REG Node = 'monster_generator:module_moster_generator\|monster_generator_index\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|remainder[4]~7 monster_generator:module_moster_generator|monster_generator_index[4] } "NODE_NAME" } } { "monster_generator.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/monster_generator.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "76.660 ns ( 47.12 % ) " "Info: Total cell delay = 76.660 ns ( 47.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "86.020 ns ( 52.88 % ) " "Info: Total interconnect delay = 86.020 ns ( 52.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "162.680 ns" { monster_generator:module_moster_generator|counter:module_Hz1_counter|qout[29] monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_11~1 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_11~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_11~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_11~6 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[8]~235 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_22~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_22~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_22~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_22~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[13]~230 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_25~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_25~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_25~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[17]~222 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_26~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_26~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_26~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[20]~211 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_27~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_27~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_27~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_27~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[26]~205 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_28~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_28~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[28]~195 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_29~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_29~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_29~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_29~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[33]~190 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_30~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_30~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_30~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[36]~179 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_1~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_1~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_1~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_1~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[40]~171 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_2~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_2~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_2~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_2~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[44]~163 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_3~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_3~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_3~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_3~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[48]~155 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_4~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_4~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_4~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_4~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[53]~150 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_5~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_5~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_5~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[56]~139 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_6~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_6~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_6~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_6~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[62]~133 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_7~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_7~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[64]~123 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_8~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_8~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_8~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_8~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~115 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_9~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_9~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_9~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_9~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[73]~110 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_10~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_10~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_10~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[78]~101 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_12~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_12~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[82]~93 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_13~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_13~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[84]~83 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_14~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_14~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_14~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_14~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[88]~75 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_15~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_15~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_15~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_15~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[93]~70 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_16~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_16~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_16~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[98]~61 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_17~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_17~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[100]~51 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_18~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_18~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_18~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_18~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[104]~43 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_19~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_19~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_19~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_19~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[110]~37 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_20~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_20~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[112]~27 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_21~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_21~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_21~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_21~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[118]~364 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_23~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_23~8 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[120]~11 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_24~3 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_24~5 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_24~7 monster_generator:module_moster_generator|lpm_divide:Div1|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|op_24~8 monster_generator:module_moster_generator|w~174 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~62 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~64 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~66 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~68 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~70 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~72 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~74 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~76 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~78 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~80 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~82 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~84 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~86 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~88 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~90 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~92 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~94 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~96 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~98 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~100 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~102 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~104 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~106 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~108 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~110 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~112 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~114 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~115 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~1 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~10 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[29]~390 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~12 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[35]~370 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[42]~356 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[53]~345 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[60]~331 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_30~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_30~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_30~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[63]~314 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[70]~300 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[81]~289 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[88]~275 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[91]~258 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[98]~244 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[110]~232 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_7~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_7~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[116]~219 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[124]~204 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_9~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_9~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[128]~193 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[134]~672 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[143]~743 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[149]~748 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[156]~752 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[165]~754 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[171]~759 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[175]~97 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[182]~83 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[193]~770 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[199]~775 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[205]~780 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[212]~784 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~9 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~11 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~13 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~14 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[217]~6 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|op_2~1 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|op_2~3 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|op_2~5 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|op_2~7 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|op_2~8 monster_generator:module_moster_generator|lpm_divide:Mod0|lpm_divide_bko:auto_generated|abs_divider_lbg:divider|remainder[4]~7 monster_generator:module_moster_generator|monster_generator_index[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Info: Average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "118 " "Warning: Found 118 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX0\[0\] 0 " "Info: Pin \"topOUT_HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX0\[1\] 0 " "Info: Pin \"topOUT_HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX0\[2\] 0 " "Info: Pin \"topOUT_HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX0\[3\] 0 " "Info: Pin \"topOUT_HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX0\[4\] 0 " "Info: Pin \"topOUT_HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX0\[5\] 0 " "Info: Pin \"topOUT_HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX0\[6\] 0 " "Info: Pin \"topOUT_HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX1\[0\] 0 " "Info: Pin \"topOUT_HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX1\[1\] 0 " "Info: Pin \"topOUT_HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX1\[2\] 0 " "Info: Pin \"topOUT_HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX1\[3\] 0 " "Info: Pin \"topOUT_HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX1\[4\] 0 " "Info: Pin \"topOUT_HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX1\[5\] 0 " "Info: Pin \"topOUT_HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX1\[6\] 0 " "Info: Pin \"topOUT_HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX2\[0\] 0 " "Info: Pin \"topOUT_HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX2\[1\] 0 " "Info: Pin \"topOUT_HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX2\[2\] 0 " "Info: Pin \"topOUT_HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX2\[3\] 0 " "Info: Pin \"topOUT_HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX2\[4\] 0 " "Info: Pin \"topOUT_HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX2\[5\] 0 " "Info: Pin \"topOUT_HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX2\[6\] 0 " "Info: Pin \"topOUT_HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX3\[0\] 0 " "Info: Pin \"topOUT_HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX3\[1\] 0 " "Info: Pin \"topOUT_HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX3\[2\] 0 " "Info: Pin \"topOUT_HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX3\[3\] 0 " "Info: Pin \"topOUT_HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX3\[4\] 0 " "Info: Pin \"topOUT_HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX3\[5\] 0 " "Info: Pin \"topOUT_HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX3\[6\] 0 " "Info: Pin \"topOUT_HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX4\[0\] 0 " "Info: Pin \"topOUT_HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX4\[1\] 0 " "Info: Pin \"topOUT_HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX4\[2\] 0 " "Info: Pin \"topOUT_HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX4\[3\] 0 " "Info: Pin \"topOUT_HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX4\[4\] 0 " "Info: Pin \"topOUT_HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX4\[5\] 0 " "Info: Pin \"topOUT_HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX4\[6\] 0 " "Info: Pin \"topOUT_HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX5\[0\] 0 " "Info: Pin \"topOUT_HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX5\[1\] 0 " "Info: Pin \"topOUT_HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX5\[2\] 0 " "Info: Pin \"topOUT_HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX5\[3\] 0 " "Info: Pin \"topOUT_HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX5\[4\] 0 " "Info: Pin \"topOUT_HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX5\[5\] 0 " "Info: Pin \"topOUT_HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX5\[6\] 0 " "Info: Pin \"topOUT_HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX6\[0\] 0 " "Info: Pin \"topOUT_HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX6\[1\] 0 " "Info: Pin \"topOUT_HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX6\[2\] 0 " "Info: Pin \"topOUT_HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX6\[3\] 0 " "Info: Pin \"topOUT_HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX6\[4\] 0 " "Info: Pin \"topOUT_HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX6\[5\] 0 " "Info: Pin \"topOUT_HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX6\[6\] 0 " "Info: Pin \"topOUT_HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX7\[0\] 0 " "Info: Pin \"topOUT_HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX7\[1\] 0 " "Info: Pin \"topOUT_HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX7\[2\] 0 " "Info: Pin \"topOUT_HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX7\[3\] 0 " "Info: Pin \"topOUT_HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX7\[4\] 0 " "Info: Pin \"topOUT_HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX7\[5\] 0 " "Info: Pin \"topOUT_HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_HEX7\[6\] 0 " "Info: Pin \"topOUT_HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDG\[0\] 0 " "Info: Pin \"topOUT_LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDG\[1\] 0 " "Info: Pin \"topOUT_LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDG\[2\] 0 " "Info: Pin \"topOUT_LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDG\[3\] 0 " "Info: Pin \"topOUT_LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDG\[4\] 0 " "Info: Pin \"topOUT_LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDG\[5\] 0 " "Info: Pin \"topOUT_LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDG\[6\] 0 " "Info: Pin \"topOUT_LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDG\[7\] 0 " "Info: Pin \"topOUT_LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDG\[8\] 0 " "Info: Pin \"topOUT_LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[0\] 0 " "Info: Pin \"topOUT_LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[1\] 0 " "Info: Pin \"topOUT_LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[2\] 0 " "Info: Pin \"topOUT_LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[3\] 0 " "Info: Pin \"topOUT_LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[4\] 0 " "Info: Pin \"topOUT_LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[5\] 0 " "Info: Pin \"topOUT_LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[6\] 0 " "Info: Pin \"topOUT_LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[7\] 0 " "Info: Pin \"topOUT_LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[8\] 0 " "Info: Pin \"topOUT_LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[9\] 0 " "Info: Pin \"topOUT_LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[10\] 0 " "Info: Pin \"topOUT_LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[11\] 0 " "Info: Pin \"topOUT_LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[12\] 0 " "Info: Pin \"topOUT_LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[13\] 0 " "Info: Pin \"topOUT_LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[14\] 0 " "Info: Pin \"topOUT_LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[15\] 0 " "Info: Pin \"topOUT_LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[16\] 0 " "Info: Pin \"topOUT_LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_LEDR\[17\] 0 " "Info: Pin \"topOUT_LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_CLK 0 " "Info: Pin \"topOUT_VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_HS 0 " "Info: Pin \"topOUT_VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_VS 0 " "Info: Pin \"topOUT_VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_BLANK 0 " "Info: Pin \"topOUT_VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_SYNC 0 " "Info: Pin \"topOUT_VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_R\[0\] 0 " "Info: Pin \"topOUT_VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_R\[1\] 0 " "Info: Pin \"topOUT_VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_R\[2\] 0 " "Info: Pin \"topOUT_VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_R\[3\] 0 " "Info: Pin \"topOUT_VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_R\[4\] 0 " "Info: Pin \"topOUT_VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_R\[5\] 0 " "Info: Pin \"topOUT_VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_R\[6\] 0 " "Info: Pin \"topOUT_VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_R\[7\] 0 " "Info: Pin \"topOUT_VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_R\[8\] 0 " "Info: Pin \"topOUT_VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_R\[9\] 0 " "Info: Pin \"topOUT_VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_G\[0\] 0 " "Info: Pin \"topOUT_VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_G\[1\] 0 " "Info: Pin \"topOUT_VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_G\[2\] 0 " "Info: Pin \"topOUT_VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_G\[3\] 0 " "Info: Pin \"topOUT_VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_G\[4\] 0 " "Info: Pin \"topOUT_VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_G\[5\] 0 " "Info: Pin \"topOUT_VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_G\[6\] 0 " "Info: Pin \"topOUT_VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_G\[7\] 0 " "Info: Pin \"topOUT_VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_G\[8\] 0 " "Info: Pin \"topOUT_VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_G\[9\] 0 " "Info: Pin \"topOUT_VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_B\[0\] 0 " "Info: Pin \"topOUT_VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_B\[1\] 0 " "Info: Pin \"topOUT_VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_B\[2\] 0 " "Info: Pin \"topOUT_VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_B\[3\] 0 " "Info: Pin \"topOUT_VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_B\[4\] 0 " "Info: Pin \"topOUT_VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_B\[5\] 0 " "Info: Pin \"topOUT_VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_B\[6\] 0 " "Info: Pin \"topOUT_VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_B\[7\] 0 " "Info: Pin \"topOUT_VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_B\[8\] 0 " "Info: Pin \"topOUT_VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "topOUT_VGA_B\[9\] 0 " "Info: Pin \"topOUT_VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "68 " "Warning: Following 68 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX0\[0\] VCC " "Info: Pin topOUT_HEX0\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX0[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX0\[0\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 43 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX0\[1\] VCC " "Info: Pin topOUT_HEX0\[1\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX0[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX0\[1\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 43 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX0\[2\] VCC " "Info: Pin topOUT_HEX0\[2\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX0[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX0\[2\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 43 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX0\[3\] VCC " "Info: Pin topOUT_HEX0\[3\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX0[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX0\[3\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 43 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX0\[4\] VCC " "Info: Pin topOUT_HEX0\[4\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX0[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX0\[4\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 43 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX0\[5\] VCC " "Info: Pin topOUT_HEX0\[5\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX0[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX0\[5\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 43 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX0\[6\] VCC " "Info: Pin topOUT_HEX0\[6\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX0[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX0\[6\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 43 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX1\[0\] GND " "Info: Pin topOUT_HEX1\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX1[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX1\[0\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 44 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX1\[1\] GND " "Info: Pin topOUT_HEX1\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX1[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX1\[1\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 44 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX1\[2\] GND " "Info: Pin topOUT_HEX1\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX1[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX1\[2\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 44 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX1\[3\] GND " "Info: Pin topOUT_HEX1\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX1[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX1\[3\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 44 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX1\[4\] GND " "Info: Pin topOUT_HEX1\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX1[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX1\[4\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 44 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX1\[5\] GND " "Info: Pin topOUT_HEX1\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX1[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX1\[5\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 44 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX1\[6\] GND " "Info: Pin topOUT_HEX1\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX1[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX1\[6\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 44 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX2\[0\] VCC " "Info: Pin topOUT_HEX2\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX2[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX2\[0\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX2\[1\] VCC " "Info: Pin topOUT_HEX2\[1\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX2[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX2\[1\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX2\[2\] VCC " "Info: Pin topOUT_HEX2\[2\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX2[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX2\[2\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX2\[3\] VCC " "Info: Pin topOUT_HEX2\[3\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX2[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX2\[3\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX2\[4\] VCC " "Info: Pin topOUT_HEX2\[4\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX2[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX2\[4\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX2\[5\] VCC " "Info: Pin topOUT_HEX2\[5\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX2[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX2\[5\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX2\[6\] VCC " "Info: Pin topOUT_HEX2\[6\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX2[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX2\[6\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX3\[0\] GND " "Info: Pin topOUT_HEX3\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX3[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX3\[0\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX3\[1\] GND " "Info: Pin topOUT_HEX3\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX3[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX3\[1\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX3\[2\] GND " "Info: Pin topOUT_HEX3\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX3[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX3\[2\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX3\[3\] GND " "Info: Pin topOUT_HEX3\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX3[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX3\[3\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX3\[4\] GND " "Info: Pin topOUT_HEX3\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX3[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX3\[4\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX3\[5\] GND " "Info: Pin topOUT_HEX3\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX3[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX3\[5\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX3\[6\] GND " "Info: Pin topOUT_HEX3\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX3[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX3\[6\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX4\[0\] GND " "Info: Pin topOUT_HEX4\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX4[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX4\[0\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX4\[1\] GND " "Info: Pin topOUT_HEX4\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX4[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX4\[1\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX4\[2\] GND " "Info: Pin topOUT_HEX4\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX4[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX4\[2\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX4\[3\] GND " "Info: Pin topOUT_HEX4\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX4[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX4\[3\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX4\[4\] GND " "Info: Pin topOUT_HEX4\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX4[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX4\[4\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX4\[5\] GND " "Info: Pin topOUT_HEX4\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX4[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX4\[5\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX4\[6\] GND " "Info: Pin topOUT_HEX4\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX4[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX4\[6\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX5\[0\] GND " "Info: Pin topOUT_HEX5\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX5[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX5\[0\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 48 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX5\[1\] GND " "Info: Pin topOUT_HEX5\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX5[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX5\[1\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 48 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX5\[2\] GND " "Info: Pin topOUT_HEX5\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX5[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX5\[2\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 48 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX5\[3\] GND " "Info: Pin topOUT_HEX5\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX5[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX5\[3\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 48 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX5\[4\] GND " "Info: Pin topOUT_HEX5\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX5[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX5\[4\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 48 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX5[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX5\[5\] GND " "Info: Pin topOUT_HEX5\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX5[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX5\[5\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 48 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX5[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX5\[6\] GND " "Info: Pin topOUT_HEX5\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX5[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX5\[6\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 48 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX5[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX6\[0\] GND " "Info: Pin topOUT_HEX6\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX6[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX6\[0\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX6[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX6\[1\] GND " "Info: Pin topOUT_HEX6\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX6[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX6\[1\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX6[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX6\[2\] GND " "Info: Pin topOUT_HEX6\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX6[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX6\[2\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX6[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX6\[3\] GND " "Info: Pin topOUT_HEX6\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX6[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX6\[3\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX6[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX6\[4\] GND " "Info: Pin topOUT_HEX6\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX6[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX6\[4\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX6[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX6\[5\] GND " "Info: Pin topOUT_HEX6\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX6[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX6\[5\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX6[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX6\[6\] GND " "Info: Pin topOUT_HEX6\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX6[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX6\[6\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX6[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX7\[0\] GND " "Info: Pin topOUT_HEX7\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX7[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX7\[0\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 50 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX7[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX7\[1\] GND " "Info: Pin topOUT_HEX7\[1\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX7[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX7\[1\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 50 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX7\[2\] GND " "Info: Pin topOUT_HEX7\[2\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX7[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX7\[2\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 50 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX7\[3\] GND " "Info: Pin topOUT_HEX7\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX7[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX7\[3\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 50 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX7[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX7\[4\] GND " "Info: Pin topOUT_HEX7\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX7[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX7\[4\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 50 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX7[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX7\[5\] GND " "Info: Pin topOUT_HEX7\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX7[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX7\[5\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 50 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX7[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_HEX7\[6\] GND " "Info: Pin topOUT_HEX7\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_HEX7[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_HEX7\[6\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 50 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_HEX7[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_LEDG\[5\] GND " "Info: Pin topOUT_LEDG\[5\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_LEDG[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_LEDG\[5\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_LEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_LEDG\[6\] GND " "Info: Pin topOUT_LEDG\[6\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_LEDG[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_LEDG\[6\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_LEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_LEDG\[7\] GND " "Info: Pin topOUT_LEDG\[7\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_LEDG[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_LEDG\[7\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_LEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_LEDG\[8\] GND " "Info: Pin topOUT_LEDG\[8\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_LEDG[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_LEDG\[8\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 52 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_LEDG[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_LEDR\[11\] GND " "Info: Pin topOUT_LEDR\[11\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_LEDR[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_LEDR\[11\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 53 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_LEDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_LEDR\[12\] GND " "Info: Pin topOUT_LEDR\[12\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_LEDR[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_LEDR\[12\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 53 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_LEDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_LEDR\[13\] GND " "Info: Pin topOUT_LEDR\[13\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_LEDR[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_LEDR\[13\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 53 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_LEDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_LEDR\[14\] GND " "Info: Pin topOUT_LEDR\[14\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_LEDR[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_LEDR\[14\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 53 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_LEDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_LEDR\[15\] GND " "Info: Pin topOUT_LEDR\[15\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_LEDR[15] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_LEDR\[15\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 53 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_LEDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_LEDR\[16\] GND " "Info: Pin topOUT_LEDR\[16\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_LEDR[16] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_LEDR\[16\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 53 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_LEDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_LEDR\[17\] GND " "Info: Pin topOUT_LEDR\[17\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_LEDR[17] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_LEDR\[17\]" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 53 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_LEDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "topOUT_VGA_SYNC GND " "Info: Pin topOUT_VGA_SYNC has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { topOUT_VGA_SYNC } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "topOUT_VGA_SYNC" } } } } { "topModule.v" "" { Text "C:/공부 자료/2016 2학기/임베디드/임베디드 프로젝트/탑모듈/topModule.v" 60 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { topOUT_VGA_SYNC } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Info: Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 22 14:36:52 2016 " "Info: Processing ended: Thu Dec 22 14:36:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Info: Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
