# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../../lab1.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../../lab1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../../lab1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../../lab1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../lab1.ip_user_files/bd/design_1/ip/design_1_reset_inv_0_0/sim/design_1_reset_inv_0_0.v" \
"../../../../lab1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc_AXILiteS_s_axi.v" \
"../../../../lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc_tmp.v" \
"../../../../lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v" \
"../../../../lab1.ip_user_files/bd/design_1/ip/design_1_calc_0_1/sim/design_1_calc_0_1.v" \
"../../../../lab1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../../lab1.srcs/sim_1/new/agent.sv" \
"../../../../lab1.srcs/sim_1/new/driver.sv" \
"../../../../lab1.srcs/sim_1/new/monitor.sv" \
"../../../../lab1.srcs/sim_1/new/scoreboard.sv" \
"../../../../lab1.srcs/sim_1/new/sequencer.sv" \

verilog xil_defaultlib  --include "../../../../lab1.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../../lab1.srcs/sim_1/new/dev_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
