Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 21:51:37 2025
| Host         : LAPTOP-UKM8GMC3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microzed_axi_dma_sample_generator2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of microzed_axi_dma_sample_generator2_0_0 (cello:user:sample_generator2:1.1) from (Rev. 7) to (Rev. 12)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'C_M_AXIS_START_COUNT' is no longer present on the upgraded IP 'microzed_axi_dma_sample_generator2_0_0', and cannot be set to '32'

Parameter 'C_S_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'microzed_axi_dma_sample_generator2_0_0', and cannot be set to '32'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv cello:user:sample_generator2:1.1 -user_name microzed_axi_dma_sample_generator2_0_0
set_property -dict "\
  CONFIG.C_M_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {microzed_axi_dma_sample_generator2_0_0} \
  CONFIG.M_AXIS.CLK_DOMAIN {microzed_axi_dma_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXIS.FREQ_HZ {5e+07} \
  CONFIG.M_AXIS.HAS_TKEEP {0} \
  CONFIG.M_AXIS.HAS_TLAST {1} \
  CONFIG.M_AXIS.HAS_TREADY {1} \
  CONFIG.M_AXIS.HAS_TSTRB {1} \
  CONFIG.M_AXIS.INSERT_VIP {0} \
  CONFIG.M_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M_AXIS.PHASE {0.0} \
  CONFIG.M_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M_AXIS.TDEST_WIDTH {0} \
  CONFIG.M_AXIS.TID_WIDTH {0} \
  CONFIG.M_AXIS.TUSER_WIDTH {0} \
  CONFIG.M_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.M_AXIS_CLK.ASSOCIATED_BUSIF {M_AXIS} \
  CONFIG.M_AXIS_CLK.ASSOCIATED_PORT {} \
  CONFIG.M_AXIS_CLK.ASSOCIATED_RESET {m_axis_aresetn} \
  CONFIG.M_AXIS_CLK.CLK_DOMAIN {microzed_axi_dma_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXIS_CLK.FREQ_HZ {5e+07} \
  CONFIG.M_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.M_AXIS_CLK.PHASE {0.0} \
  CONFIG.M_AXIS_RST.INSERT_VIP {0} \
  CONFIG.M_AXIS_RST.POLARITY {ACTIVE_LOW} " [get_ips microzed_axi_dma_sample_generator2_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 20:24:34 2025
| Host         : LAPTOP-UKM8GMC3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microzed_axi_dma_sample_generator2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of microzed_axi_dma_sample_generator2_0_0 (cello:user:sample_generator2:1.1) from (Rev. 5) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'microzed_axi_dma_sample_generator2_0_0'.


-Upgrade has removed interface 'S_AXIS'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'microzed_axi_dma_sample_generator2_0_0'. These changes may impact your design.


-Upgrade has removed port 'AXI_En'

-Upgrade has removed port 's_axis_aclk'

-Upgrade has removed port 's_axis_aresetn'

-Upgrade has removed port 's_axis_tdata'

-Upgrade has removed port 's_axis_tlast'

-Upgrade has removed port 's_axis_tready'

-Upgrade has removed port 's_axis_tstrb'

-Upgrade has removed port 's_axis_tvalid'


