INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Archlabs/lab02/lab02.srcs/sources_1/new/adder_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Archlabs/lab02/lab02.srcs/sources_1/new/adder_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Archlabs/lab02/lab02.srcs/sim_1/new/adder_4bits_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bits_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Archlabs/lab02/lab02.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
