INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 16:07:54 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matrix
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 oehb15/data_reg_reg[6]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb4/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.736ns (18.581%)  route 3.225ns (81.419%))
  Logic Levels:           7  (CARRY4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=649, unset)          0.537     0.537    oehb15/clk
                         FDPE                                         r  oehb15/data_reg_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.175     0.712 r  oehb15/data_reg_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.668     1.380    cmpi5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.683 f  cmpi5/dataOutArray[0]0_carry/CO[3]
                         net (fo=11, unplaced)        0.674     2.357    oehb15/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.400 f  oehb15/full_reg_i_7/O
                         net (fo=6, unplaced)         0.439     2.839    control_merge6/oehb1/data_reg_reg[5]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.882 r  control_merge6/oehb1/reg_value_i_7__0/O
                         net (fo=1, unplaced)         0.270     3.152    control_merge6/oehb1/reg_value_i_7__0_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.195 f  control_merge6/oehb1/reg_value_i_2__12/O
                         net (fo=3, unplaced)         0.288     3.483    fork15/generateBlocks[0].regblock/reg_value_i_2__0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.526 r  fork15/generateBlocks[0].regblock/reg_value_i_4__0/O
                         net (fo=3, unplaced)         0.288     3.814    oehb8/data_reg_reg[5]
                         LUT6 (Prop_lut6_I5_O)        0.043     3.857 f  oehb8/reg_value_i_2__0/O
                         net (fo=4, unplaced)         0.294     4.151    oehb8/reg_value_i_2__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.194 r  oehb8/data_reg[5]_i_1__14/O
                         net (fo=6, unplaced)         0.304     4.498    oehb4/E[0]
                         FDCE                                         r  oehb4/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=649, unset)          0.510     4.510    oehb4/clk
                         FDCE                                         r  oehb4/data_reg_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     4.230    oehb4/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                 -0.268    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2490.758 ; gain = 238.887 ; free physical = 187837 ; free virtual = 249334
