\section{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_a_serial_ldd1_8c}{A\+Serial\+Ldd1.\+c} \\*This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel }{\pageref{_a_serial_ldd1_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_a_serial_ldd1_8h}{A\+Serial\+Ldd1.\+h} \\*This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel }{\pageref{_a_serial_ldd1_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_bit_io_ldd1_8c}{Bit\+Io\+Ldd1.\+c} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_io_ldd1_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_bit_io_ldd1_8h}{Bit\+Io\+Ldd1.\+h} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_io_ldd1_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_bit_io_ldd2_8c}{Bit\+Io\+Ldd2.\+c} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_io_ldd2_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_bit_io_ldd2_8h}{Bit\+Io\+Ldd2.\+h} \\*The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs }{\pageref{_bit_io_ldd2_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_c_p_u_8c}{C\+P\+U.\+c} }{\pageref{_c_p_u_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_c_p_u_8h}{C\+P\+U.\+h} }{\pageref{_c_p_u_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_l293_d__1__2___e_n_8c}{L293\+D\+\_\+1\+\_\+2\+\_\+\+E\+N.\+c} \\*This component implements a pulse-\/width modulation generator that generates signal with variable duty and fixed cycle }{\pageref{_l293_d__1__2___e_n_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_l293_d__1__2___e_n_8h}{L293\+D\+\_\+1\+\_\+2\+\_\+\+E\+N.\+h} \\*This component implements a pulse-\/width modulation generator that generates signal with variable duty and fixed cycle }{\pageref{_l293_d__1__2___e_n_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_l293_d__1_a_8c}{L293\+D\+\_\+1\+A.\+c} \\*This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler) }{\pageref{_l293_d__1_a_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_l293_d__1_a_8h}{L293\+D\+\_\+1\+A.\+h} \\*This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler) }{\pageref{_l293_d__1_a_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_l293_d__2_a_8c}{L293\+D\+\_\+2\+A.\+c} \\*This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler) }{\pageref{_l293_d__2_a_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_l293_d__2_a_8h}{L293\+D\+\_\+2\+A.\+h} \\*This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler) }{\pageref{_l293_d__2_a_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_p_e___const_8h}{P\+E\+\_\+\+Const.\+h} \\*This component \char`\"{}\+P\+E\+\_\+\+Const\char`\"{} contains internal definitions of the constants }{\pageref{_p_e___const_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_p_e___error_8h}{P\+E\+\_\+\+Error.\+h} \\*This component \char`\"{}\+P\+E\+\_\+\+Error\char`\"{} contains internal definitions of the error constants }{\pageref{_p_e___error_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_p_e___l_d_d_8c}{P\+E\+\_\+\+L\+D\+D.\+c} }{\pageref{_p_e___l_d_d_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_p_e___l_d_d_8h}{P\+E\+\_\+\+L\+D\+D.\+h} }{\pageref{_p_e___l_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_p_e___types_8h}{P\+E\+\_\+\+Types.\+h} \\*\hyperlink{_p_e___types_8h}{P\+E\+\_\+\+Types.\+h} -\/ contains definitions of basic types, register access macros and hardware specific macros which can be used in user application }{\pageref{_p_e___types_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_pwm_ldd1_8c}{Pwm\+Ldd1.\+c} \\*This component implements a pulse-\/width modulation generator that generates signal with variable duty and fixed cycle. This P\+WM component provides a high level A\+PI for unified hardware access to various timer devices using the Timer\+Unit component }{\pageref{_pwm_ldd1_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_pwm_ldd1_8h}{Pwm\+Ldd1.\+h} \\*This component implements a pulse-\/width modulation generator that generates signal with variable duty and fixed cycle. This P\+WM component provides a high level A\+PI for unified hardware access to various timer devices using the Timer\+Unit component }{\pageref{_pwm_ldd1_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_t_u1_8c}{T\+U1.\+c} \\*This Timer\+Unit component provides a low level A\+PI for unified hardware access across various timer devices using the Prescaler-\/\+Counter-\/\+Compare-\/\+Capture timer structure }{\pageref{_t_u1_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_t_u1_8h}{T\+U1.\+h} \\*This Timer\+Unit component provides a low level A\+PI for unified hardware access across various timer devices using the Prescaler-\/\+Counter-\/\+Compare-\/\+Capture timer structure }{\pageref{_t_u1_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_u_a_r_t0_8c}{U\+A\+R\+T0.\+c} \\*This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel }{\pageref{_u_a_r_t0_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_u_a_r_t0_8h}{U\+A\+R\+T0.\+h} \\*This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel }{\pageref{_u_a_r_t0_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\hyperlink{_vectors_8c}{Vectors.\+c} }{\pageref{_vectors_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Sources/{\bfseries dc\+\_\+motor.\+h} }{\pageref{dc__motor_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Sources/\hyperlink{_events_8c}{Events.\+c} \\*This is user\textquotesingle{}s event module. Put your event handler code here }{\pageref{_events_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Sources/\hyperlink{_events_8h}{Events.\+h} \\*This is user\textquotesingle{}s event module. Put your event handler code here }{\pageref{_events_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Sources/\hyperlink{_l_o_g_8c}{L\+O\+G.\+c} }{\pageref{_l_o_g_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Sources/\hyperlink{_l_o_g_8h}{L\+O\+G.\+h} }{\pageref{_l_o_g_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Sources/\hyperlink{main_8c}{main.\+c} \\*This module contains user\textquotesingle{}s application code. This module contains the main loop, in which communication-\/related flags are monitored }{\pageref{main_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Sources/\hyperlink{_u_a_r_t0_events_8c}{U\+A\+R\+T0\+Events.\+c} \\*This is user\textquotesingle{}s event module. Put your event handler code here }{\pageref{_u_a_r_t0_events_8c}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Sources/\hyperlink{_u_a_r_t0_events_8h}{U\+A\+R\+T0\+Events.\+h} \\*This module contains the handlers related to U\+A\+R\+T0 interruptions (events) }{\pageref{_u_a_r_t0_events_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h} \\*Peripheral memory map for M\+K\+L25\+Z4 }{\pageref{_m_k_l25_z4_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries A\+D\+C\+\_\+\+P\+D\+D.\+h} }{\pageref{_a_d_c___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries C\+M\+P\+\_\+\+P\+D\+D.\+h} }{\pageref{_c_m_p___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries C\+O\+P\+\_\+\+P\+D\+D.\+h} }{\pageref{_c_o_p___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries D\+A\+C\+\_\+\+P\+D\+D.\+h} }{\pageref{_d_a_c___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries D\+M\+A\+\_\+\+P\+D\+D.\+h} }{\pageref{_d_m_a___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries D\+M\+A\+M\+U\+X\+\_\+\+P\+D\+D.\+h} }{\pageref{_d_m_a_m_u_x___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries F\+T\+F\+A\+\_\+\+P\+D\+D.\+h} }{\pageref{_f_t_f_a___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries G\+P\+I\+O\+\_\+\+P\+D\+D.\+h} }{\pageref{_g_p_i_o___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries I2\+C\+\_\+\+P\+D\+D.\+h} }{\pageref{_i2_c___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries L\+P\+T\+M\+R\+\_\+\+P\+D\+D.\+h} }{\pageref{_l_p_t_m_r___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries M\+C\+G\+\_\+\+P\+D\+D.\+h} }{\pageref{_m_c_g___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries M\+C\+M\+\_\+\+P\+D\+D.\+h} }{\pageref{_m_c_m___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries O\+S\+C\+\_\+\+P\+D\+D.\+h} }{\pageref{_o_s_c___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries P\+D\+D\+\_\+\+Types.\+h} }{\pageref{_p_d_d___types_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries P\+I\+T\+\_\+\+P\+D\+D.\+h} }{\pageref{_p_i_t___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries P\+O\+R\+T\+\_\+\+P\+D\+D.\+h} }{\pageref{_p_o_r_t___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries R\+T\+C\+\_\+\+P\+D\+D.\+h} }{\pageref{_r_t_c___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries S\+I\+M\+\_\+\+P\+D\+D.\+h} }{\pageref{_s_i_m___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries S\+P\+I\+\_\+\+P\+D\+D.\+h} }{\pageref{_s_p_i___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries Sys\+Tick\+\_\+\+P\+D\+D.\+h} }{\pageref{_sys_tick___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries T\+P\+M\+\_\+\+P\+D\+D.\+h} }{\pageref{_t_p_m___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries T\+S\+I\+\_\+\+P\+D\+D.\+h} }{\pageref{_t_s_i___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h} }{\pageref{_u_a_r_t0___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries U\+A\+R\+T\+\_\+\+P\+D\+D.\+h} }{\pageref{_u_a_r_t___p_d_d_8h}}{}
\item\contentsline{section}{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+P\+D\+D/{\bfseries U\+S\+B\+\_\+\+P\+D\+D.\+h} }{\pageref{_u_s_b___p_d_d_8h}}{}
\end{DoxyCompactList}
