--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/troy/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9494 paths analyzed, 544 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.112ns.
--------------------------------------------------------------------------------

Paths for end point sq_a_anim/x_0 (SLICE_X17Y27.A4), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_6 (FF)
  Destination:          sq_a_anim/x_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.997ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.601 - 0.681)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_6 to sq_a_anim/x_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.CQ      Tcko                  0.391   display/v_count<6>
                                                       display/v_count_6
    SLICE_X14Y45.C2      net (fanout=18)       1.416   display/v_count<6>
    SLICE_X14Y45.C       Tilo                  0.205   N11
                                                       display/o_animate_SW0
    SLICE_X11Y45.B4      net (fanout=4)        0.802   N11
    SLICE_X11Y45.B       Tilo                  0.259   rst
                                                       display/o_animate
    SLICE_X13Y53.A4      net (fanout=51)       1.256   animate
    SLICE_X13Y53.AMUX    Tilo                  0.313   display/v_count<4>
                                                       sq_a_anim/_n00501_1
    SLICE_X17Y27.A4      net (fanout=8)        2.033   sq_a_anim/_n00501
    SLICE_X17Y27.CLK     Tas                   0.322   sq_a_anim/x<4>
                                                       sq_a_anim/x_0_rstpot
                                                       sq_a_anim/x_0
    -------------------------------------------------  ---------------------------
    Total                                      6.997ns (1.490ns logic, 5.507ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          sq_a_anim/x_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.840ns (Levels of Logic = 4)
  Clock Path Skew:      -0.083ns (0.601 - 0.684)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to sq_a_anim/x_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.BMUX    Tshcko                0.461   display/v_count<4>
                                                       display/v_count_2
    SLICE_X13Y54.A3      net (fanout=7)        0.497   display/v_count<2>
    SLICE_X13Y54.A       Tilo                  0.259   display/v_count<6>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X11Y45.B1      net (fanout=10)       1.440   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X11Y45.B       Tilo                  0.259   rst
                                                       display/o_animate
    SLICE_X13Y53.A4      net (fanout=51)       1.256   animate
    SLICE_X13Y53.AMUX    Tilo                  0.313   display/v_count<4>
                                                       sq_a_anim/_n00501_1
    SLICE_X17Y27.A4      net (fanout=8)        2.033   sq_a_anim/_n00501
    SLICE_X17Y27.CLK     Tas                   0.322   sq_a_anim/x<4>
                                                       sq_a_anim/x_0_rstpot
                                                       sq_a_anim/x_0
    -------------------------------------------------  ---------------------------
    Total                                      6.840ns (1.614ns logic, 5.226ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_9 (FF)
  Destination:          sq_a_anim/x_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.791ns (Levels of Logic = 4)
  Clock Path Skew:      -0.078ns (0.601 - 0.679)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_9 to sq_a_anim/x_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.CQ      Tcko                  0.391   display/v_count<9>
                                                       display/v_count_9
    SLICE_X14Y45.C6      net (fanout=38)       1.210   display/v_count<9>
    SLICE_X14Y45.C       Tilo                  0.205   N11
                                                       display/o_animate_SW0
    SLICE_X11Y45.B4      net (fanout=4)        0.802   N11
    SLICE_X11Y45.B       Tilo                  0.259   rst
                                                       display/o_animate
    SLICE_X13Y53.A4      net (fanout=51)       1.256   animate
    SLICE_X13Y53.AMUX    Tilo                  0.313   display/v_count<4>
                                                       sq_a_anim/_n00501_1
    SLICE_X17Y27.A4      net (fanout=8)        2.033   sq_a_anim/_n00501
    SLICE_X17Y27.CLK     Tas                   0.322   sq_a_anim/x<4>
                                                       sq_a_anim/x_0_rstpot
                                                       sq_a_anim/x_0
    -------------------------------------------------  ---------------------------
    Total                                      6.791ns (1.490ns logic, 5.301ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/x_6 (SLICE_X11Y17.C1), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_6 (FF)
  Destination:          frog_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.898ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.633 - 0.681)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_6 to frog_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.CQ      Tcko                  0.391   display/v_count<6>
                                                       display/v_count_6
    SLICE_X14Y45.C2      net (fanout=18)       1.416   display/v_count<6>
    SLICE_X14Y45.C       Tilo                  0.205   N11
                                                       display/o_animate_SW0
    SLICE_X11Y45.B4      net (fanout=4)        0.802   N11
    SLICE_X11Y45.B       Tilo                  0.259   rst
                                                       display/o_animate
    SLICE_X17Y34.D4      net (fanout=51)       1.298   animate
    SLICE_X17Y34.D       Tilo                  0.259   frog_anim/y<11>
                                                       frog_anim/_n015511
    SLICE_X11Y17.C1      net (fanout=18)       1.946   frog_anim/_n0155
    SLICE_X11Y17.CLK     Tas                   0.322   frog_anim/x<7>
                                                       frog_anim/x_6_rstpot
                                                       frog_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      6.898ns (1.436ns logic, 5.462ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          frog_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.741ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.633 - 0.684)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to frog_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.BMUX    Tshcko                0.461   display/v_count<4>
                                                       display/v_count_2
    SLICE_X13Y54.A3      net (fanout=7)        0.497   display/v_count<2>
    SLICE_X13Y54.A       Tilo                  0.259   display/v_count<6>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X11Y45.B1      net (fanout=10)       1.440   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X11Y45.B       Tilo                  0.259   rst
                                                       display/o_animate
    SLICE_X17Y34.D4      net (fanout=51)       1.298   animate
    SLICE_X17Y34.D       Tilo                  0.259   frog_anim/y<11>
                                                       frog_anim/_n015511
    SLICE_X11Y17.C1      net (fanout=18)       1.946   frog_anim/_n0155
    SLICE_X11Y17.CLK     Tas                   0.322   frog_anim/x<7>
                                                       frog_anim/x_6_rstpot
                                                       frog_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      6.741ns (1.560ns logic, 5.181ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_9 (FF)
  Destination:          frog_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.692ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.633 - 0.679)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_9 to frog_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.CQ      Tcko                  0.391   display/v_count<9>
                                                       display/v_count_9
    SLICE_X14Y45.C6      net (fanout=38)       1.210   display/v_count<9>
    SLICE_X14Y45.C       Tilo                  0.205   N11
                                                       display/o_animate_SW0
    SLICE_X11Y45.B4      net (fanout=4)        0.802   N11
    SLICE_X11Y45.B       Tilo                  0.259   rst
                                                       display/o_animate
    SLICE_X17Y34.D4      net (fanout=51)       1.298   animate
    SLICE_X17Y34.D       Tilo                  0.259   frog_anim/y<11>
                                                       frog_anim/_n015511
    SLICE_X11Y17.C1      net (fanout=18)       1.946   frog_anim/_n0155
    SLICE_X11Y17.CLK     Tas                   0.322   frog_anim/x<7>
                                                       frog_anim/x_6_rstpot
                                                       frog_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      6.692ns (1.436ns logic, 5.256ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point dead (SLICE_X9Y33.A2), 1111 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frog_anim/x_4 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.820ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.633 - 0.657)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frog_anim/x_4 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.AQ      Tcko                  0.391   frog_anim/x<7>
                                                       frog_anim/x_4
    SLICE_X8Y28.B2       net (fanout=5)        1.307   frog_anim/x<4>
    SLICE_X8Y28.CMUX     Topbc                 0.526   frog_anim/Madd_o_x2_cy<6>
                                                       frog_anim/x<4>_rt
                                                       frog_anim/Madd_o_x2_cy<6>
    SLICE_X8Y38.C5       net (fanout=9)        2.170   frog_x2<5>
    SLICE_X8Y38.COUT     Topcyc                0.280   Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<3>
                                                       Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_lutdi2
                                                       Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<3>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<3>
    SLICE_X8Y39.BMUX     Tcinb                 0.268   Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<5>
                                                       Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<5>
    SLICE_X9Y33.C1       net (fanout=1)        0.857   Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<5>
    SLICE_X9Y33.C        Tilo                  0.259   dead
                                                       Mmux_sq_d_x1[11]_PWR_1_o_MUX_126_o11
    SLICE_X9Y33.A2       net (fanout=1)        0.437   Mmux_sq_d_x1[11]_PWR_1_o_MUX_126_o1
    SLICE_X9Y33.CLK      Tas                   0.322   dead
                                                       dead_glue_set
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      6.820ns (2.046ns logic, 4.774ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frog_anim/x_4 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.817ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.633 - 0.657)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frog_anim/x_4 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.AQ      Tcko                  0.391   frog_anim/x<7>
                                                       frog_anim/x_4
    SLICE_X8Y28.B2       net (fanout=5)        1.307   frog_anim/x<4>
    SLICE_X8Y28.CMUX     Topbc                 0.526   frog_anim/Madd_o_x2_cy<6>
                                                       frog_anim/x<4>_rt
                                                       frog_anim/Madd_o_x2_cy<6>
    SLICE_X8Y38.C5       net (fanout=9)        2.170   frog_x2<5>
    SLICE_X8Y38.COUT     Topcyc                0.277   Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<3>
                                                       Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_lut<2>
                                                       Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<3>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<3>
    SLICE_X8Y39.BMUX     Tcinb                 0.268   Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<5>
                                                       Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<5>
    SLICE_X9Y33.C1       net (fanout=1)        0.857   Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<5>
    SLICE_X9Y33.C        Tilo                  0.259   dead
                                                       Mmux_sq_d_x1[11]_PWR_1_o_MUX_126_o11
    SLICE_X9Y33.A2       net (fanout=1)        0.437   Mmux_sq_d_x1[11]_PWR_1_o_MUX_126_o1
    SLICE_X9Y33.CLK      Tas                   0.322   dead
                                                       dead_glue_set
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      6.817ns (2.043ns logic, 4.774ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frog_anim/y_3 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.578ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.545 - 0.536)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frog_anim/y_3 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.391   frog_anim/y<5>
                                                       frog_anim/y_3
    SLICE_X8Y28.A5       net (fanout=9)        1.054   frog_anim/y<3>
    SLICE_X8Y28.CMUX     Topac                 0.537   frog_anim/Madd_o_x2_cy<6>
                                                       frog_anim/Madd_o_x2_lut<3>_INV_0
                                                       frog_anim/Madd_o_x2_cy<6>
    SLICE_X8Y38.C5       net (fanout=9)        2.170   frog_x2<5>
    SLICE_X8Y38.COUT     Topcyc                0.280   Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<3>
                                                       Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_lutdi2
                                                       Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<3>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<3>
    SLICE_X8Y39.BMUX     Tcinb                 0.268   Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<5>
                                                       Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<5>
    SLICE_X9Y33.C1       net (fanout=1)        0.857   Mcompar_sq_c_x1[11]_frog_x2[11]_LessThan_60_o_cy<5>
    SLICE_X9Y33.C        Tilo                  0.259   dead
                                                       Mmux_sq_d_x1[11]_PWR_1_o_MUX_126_o11
    SLICE_X9Y33.A2       net (fanout=1)        0.437   Mmux_sq_d_x1[11]_PWR_1_o_MUX_126_o1
    SLICE_X9Y33.CLK      Tas                   0.322   dead
                                                       dead_glue_set
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      6.578ns (2.057ns logic, 4.521ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_8 (SLICE_X2Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_8 (FF)
  Destination:          sq_b_anim/x_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_8 to sq_b_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.200   sq_b_anim/x<9>
                                                       sq_b_anim/x_8
    SLICE_X2Y45.A6       net (fanout=12)       0.031   sq_b_anim/x<8>
    SLICE_X2Y45.CLK      Tah         (-Th)    -0.190   sq_b_anim/x<9>
                                                       sq_b_anim/x_8_rstpot
                                                       sq_b_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point cnt_13 (SLICE_X13Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_13 (FF)
  Destination:          cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_13 to cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.AQ      Tcko                  0.198   cnt_15
                                                       cnt_13
    SLICE_X13Y52.A6      net (fanout=2)        0.023   cnt_13
    SLICE_X13Y52.CLK     Tah         (-Th)    -0.215   cnt_15
                                                       Madd_n0196_xor<14>11_INV_0
                                                       cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_2 (SLICE_X13Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/v_count_1 (FF)
  Destination:          display/v_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/v_count_1 to display/v_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.BQ      Tcko                  0.198   display/v_count<4>
                                                       display/v_count_1
    SLICE_X13Y53.B5      net (fanout=7)        0.091   display/v_count<1>
    SLICE_X13Y53.CLK     Tah         (-Th)    -0.155   display/v_count<4>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT31
                                                       display/v_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.353ns logic, 0.091ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_0/CK
  Location pin: SLICE_X10Y44.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_1/CK
  Location pin: SLICE_X10Y44.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.112|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9494 paths, 0 nets, and 1707 connections

Design statistics:
   Minimum period:   7.112ns{1}   (Maximum frequency: 140.607MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 21 20:39:28 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



