// Seed: 3362204473
`default_nettype id_4
program module_0 (
    output id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output id_4,
    input wire id_5
    , id_11,
    input id_6
    , id_12,
    input id_7,
    input id_8,
    input logic id_9
    , id_13,
    output logic id_10
);
  type_19(
      1, id_5[1], id_6
  );
  assign id_2 = 1;
  always @(negedge id_6 or posedge 1) begin
    id_4 = #id_14 id_13;
  end
endprogram
