/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for NEUTRON_NPU
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_NEUTRON_NPU.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for NEUTRON_NPU
 *
 * CMSIS Peripheral Access Layer for NEUTRON_NPU
 */

#if !defined(PERI_NEUTRON_NPU_H_)
#define PERI_NEUTRON_NPU_H_                      /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- NEUTRON_NPU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NEUTRON_NPU_Peripheral_Access_Layer NEUTRON_NPU Peripheral Access Layer
 * @{
 */

/** NEUTRON_NPU - Size of Registers Arrays */
#define NEUTRON_NPU_MBOX_COUNT                    8u
#define NEUTRON_NPU_V2P_DATA_COUNT                16u
#define NEUTRON_NPU_V2P_WEIGHTS_COUNT             16u
#define NEUTRON_NPU_V2P_RESULTS_COUNT             16u

/** NEUTRON_NPU - Register Layout Typedef */
typedef struct {
  __IO uint32_t RESETCTRL;                         /**< Reset and Control, offset: 0x0 */
  __IO uint32_t STATUSERR;                         /**< Zen-V Status and Error, offset: 0x4 */
  __IO uint32_t INTENA;                            /**< Interrupt Enable For SoC, offset: 0x8 */
  __IO uint32_t INTCLR;                            /**< Interrupt Clear For SoC, offset: 0xC */
  __IO uint32_t CYCLOW;                            /**< Cycle Counter, offset: 0x10 */
  __IO uint32_t CYCHIGH;                           /**< Cycle Counter, offset: 0x14 */
  __IO uint32_t DDRLATENT;                         /**< DDR Latency Performance Counter, offset: 0x18 */
  __IO uint32_t DDRSPREAD;                         /**< DDR Data Read Spread Performance Counter, offset: 0x1C */
  __IO uint32_t DDRRCNTS;                          /**< DDR Read Performance Counter, offset: 0x20 */
  __IO uint32_t DDRWWORDS;                         /**< DDR Write Performance Counter, offset: 0x24 */
  __IO uint32_t DDRRWORDS;                         /**< DDR Read Word Performance Counter, offset: 0x28 */
  __IO uint32_t DDRSTALL;                          /**< DDR Stall Performance Counter, offset: 0x2C */
  __IO uint32_t NSTALL;                            /**< Neutron Stall Performance Counter, offset: 0x30 */
  __IO uint32_t NACT;                              /**< Neutron active performance counter, offset: 0x34 */
       uint8_t RESERVED_0[24];
  __IO uint32_t EVTRCCFG;                          /**< Optional Event Trace configure/control, offset: 0x50 */
  __IO uint32_t EVTRCDATA;                         /**< Optional Event Trace Software submission, offset: 0x54 */
       uint8_t RESERVED_1[8];
  __IO uint32_t ZVIV2P0;                           /**< Zen-V Code Virtual to Physical, offset: 0x60 */
  __IO uint32_t ZVIV2P1;                           /**< Zen-V Code Virtual to Physical, offset: 0x64 */
  __IO uint32_t ZVIV2P2;                           /**< Zen-V Code Virtual to Physical, offset: 0x68 */
  __IO uint32_t ZVIV2P3;                           /**< Zen-V Code Virtual to Physical, offset: 0x6C */
       uint8_t RESERVED_2[16];
  __IO uint32_t TTCTRL;                            /**< TCM-to-TCM Control, offset: 0x80 */
  __IO uint32_t TTSADDR;                           /**< TCM-to-TCM Source Address, offset: 0x84 */
  __IO uint32_t TTDADDR;                           /**< TCM-to-TCM Destination Address, offset: 0x88 */
  __IO uint32_t TTCTRL2;                           /**< TCM-to-TCM Control 2, offset: 0x8C */
  __IO uint32_t CONFIG;                            /**< Configuration, offset: 0x90 */
  __I  uint32_t STATUS;                            /**< Data mover status, offset: 0x94 */
  __IO uint32_t DFORDER;                           /**< Data Fetch Order Manager, offset: 0x98 */
  __IO uint32_t DPORDER;                           /**< Data Push Order Manager, offset: 0x9C */
  union {                                          /* offset: 0xA0 */
    __IO uint32_t DCTRL0_FETCH;                      /**< Push and Fetch Control, offset: 0xA0 */
    __IO uint32_t DCTRL0_PUSH;                       /**< Push and Fetch Control, offset: 0xA0 */
  };
  union {                                          /* offset: 0xA4 */
    __IO uint32_t DCTRL1_FETCH;                      /**< Push and Fetch Control, offset: 0xA4 */
    __IO uint32_t DCTRL1_PUSH;                       /**< Push and Fetch Control, offset: 0xA4 */
  };
  union {                                          /* offset: 0xA8 */
    __IO uint32_t DCTRL2_FETCH;                      /**< Push and Fetch Control, offset: 0xA8 */
    __IO uint32_t DCTRL2_PUSH;                       /**< Push and Fetch Control, offset: 0xA8 */
  };
  union {                                          /* offset: 0xAC */
    __IO uint32_t DCTRL3_FETCH;                      /**< Push and Fetch Control, offset: 0xAC */
    __IO uint32_t DCTRL3_PUSH;                       /**< Push and Fetch Control, offset: 0xAC */
  };
  __IO uint32_t DSADDR0;                           /**< Push and Fetch Source Address, offset: 0xB0 */
  __IO uint32_t DSADDR1;                           /**< Push and Fetch Source Address, offset: 0xB4 */
  __IO uint32_t DSADDR2;                           /**< Push and Fetch Source Address, offset: 0xB8 */
  __IO uint32_t DSADDR3;                           /**< Push and Fetch Source Address, offset: 0xBC */
  __IO uint32_t DDADDR0;                           /**< Push and Fetch Destination Address, offset: 0xC0 */
  __IO uint32_t DDADDR1;                           /**< Push and Fetch Destination Address, offset: 0xC4 */
  __IO uint32_t DDADDR2;                           /**< Push and Fetch Destination Address, offset: 0xC8 */
  __IO uint32_t DDADDR3;                           /**< Push and Fetch Destination Address, offset: 0xCC */
  __IO uint32_t DCTRL2_0;                          /**< Push_packed and Fetch Second Control, offset: 0xD0 */
  __IO uint32_t DCTRL2_1;                          /**< Push_packed and Fetch Second Control, offset: 0xD4 */
  __IO uint32_t DCTRL2_2;                          /**< Push_packed and Fetch Second Control, offset: 0xD8 */
  __IO uint32_t DCTRL2_3;                          /**< Push_packed and Fetch Second Control, offset: 0xDC */
  __IO uint32_t WCTRL;                             /**< Weight Fetch Control, offset: 0xE0 */
  __IO uint32_t WSADDR;                            /**< Weight Fetch Source Address, offset: 0xE4 */
  __IO uint32_t WDADDR;                            /**< Weight Fetch Destination Address, offset: 0xE8 */
       uint8_t RESERVED_3[4];
  __IO uint32_t DCTRL3_0;                          /**< Fetch Unpack Third Control, offset: 0xF0 */
  __IO uint32_t DCTRL3_1;                          /**< Fetch Unpack Third Control, offset: 0xF4 */
  __IO uint32_t DCTRL3_2;                          /**< Push pack Third Control, offset: 0xF8 */
  __IO uint32_t DCTRL3_3;                          /**< Push pack Third Control, offset: 0xFC */
  __IO uint32_t WCTRL2_0;                          /**< Weight Fetch Second Control, offset: 0x100 */
  __IO uint32_t WCTRL3_0;                          /**< Weight Fetch Unpack Third Control, offset: 0x104 */
  __O  uint32_t WPEND1;                            /**< Weight Pend/Ready set, offset: 0x108 */
  __O  uint32_t WPEND2;                            /**< Weight Pend/Ready set, offset: 0x10C */
       uint8_t RESERVED_4[240];
  union {                                          /* offset: 0x200 */
    __IO uint32_t APPCTRL_SOC;                       /**< Application Control, offset: 0x200 */
    __IO uint32_t APPCTRL_ZV;                        /**< Application Control, offset: 0x200 */
  };
  __IO uint32_t APPSTATUS;                         /**< Messages to SoC by Zen-V App using W1S, offset: 0x204 */
  __IO uint32_t BASEDDRL;                          /**< Base physical address in DDR, offset: 0x208 */
  __IO uint32_t BASEDDRH;                          /**< Base physical address in DDR, offset: 0x20C */
  __IO uint32_t INPUT;                             /**< Offset of Input image from DDR Base, offset: 0x210 */
  __IO uint32_t INPUT2;                            /**< Offset of Input image from DDR Base, offset: 0x214 */
  __IO uint32_t OUTPUT;                            /**< Offset of Output results from DDR Base, offset: 0x218 */
  __IO uint32_t OUTPUT2;                           /**< Offset of Output results from DDR Base, offset: 0x21C */
  __IO uint32_t CODEOFF;                           /**< Offset of Zen-V code from BASEDDRn, offset: 0x220 */
  __IO uint32_t DATAOFF;                           /**< Offset of Zen-V data from BASEDDRn, offset: 0x224 */
       uint8_t RESERVED_5[8];
  __IO uint32_t RINGCTRL;                          /**< Ring buffer control by Zen-V, offset: 0x230 */
       uint8_t RESERVED_6[4];
  __IO uint32_t TAIL;                              /**< Tail of ring buffer written by Zen-V, offset: 0x238 */
  __IO uint32_t HEAD;                              /**< Head of ring buffer written by SoC, offset: 0x23C */
  __IO uint32_t MBOX[NEUTRON_NPU_MBOX_COUNT];      /**< Mailboxes For SoC/Zen-V Communications, array offset: 0x240, array step: 0x4 */
       uint8_t RESERVED_7[32];
  __IO uint32_t BASEINOUTL;                        /**< Base physical address for Input/Output fetch/push, offset: 0x280 */
  __IO uint32_t BASEINOUTH;                        /**< Base physical address for Spill fetch/push, offset: 0x284 */
  __IO uint32_t BASESPILLL;                        /**< Base physical address for Spill fetch/push, offset: 0x288 */
  __IO uint32_t BASESPILLH;                        /**< Base physical address for Spill fetch/push, offset: 0x28C */
       uint8_t RESERVED_8[112];
  __IO uint32_t DECOMPCTRL;                        /**< Control For Weight Decompressor, offset: 0x300 */
  __IO uint32_t DECOMPSTAT;                        /**< state for Weight Decompressor, offset: 0x304 */
  __IO uint32_t GROUP_BASE;                        /**< DDR offset from base for Weight Decompressor, offset: 0x308 */
       uint8_t RESERVED_9[4];
  __IO uint32_t GROUP_LEN;                         /**< Length in bytes of current Decompressor Group in External memory, offset: 0x310 */
       uint8_t RESERVED_10[44];
  __IO uint32_t CRYPTO;                            /**< Control for Cryptographic protection of models by SoC security, offset: 0x340 */
  __IO uint32_t PRIVDDRL;                          /**< Physical address in DDR of model when secure, offset: 0x344 */
  __IO uint32_t PRIVDDRH;                          /**< Physical address in DDR of model when secure, offset: 0x348 */
  __IO uint32_t SESSIONIV;                         /**< Unique IV for Protected models, offset: 0x34C */
  __IO uint32_t INFCOUNT;                          /**< Infocount, offset: 0x350 */
  __IO uint32_t FLAYERNUM;                         /**< Layer number for Fetch, offset: 0x354 */
  __IO uint32_t PLAYERNUM;                         /**< Layer number for Push, offset: 0x358 */
       uint8_t RESERVED_11[4];
  __IO uint32_t AXIOPT;                            /**< Boot SoC setting for AXI optimization, offset: 0x360 */
       uint8_t RESERVED_12[156];
  __IO uint32_t V2P_DATA[NEUTRON_NPU_V2P_DATA_COUNT]; /**< Virtual to Physical registers, array offset: 0x400, array step: 0x4 */
  __IO uint32_t V2P_WEIGHTS[NEUTRON_NPU_V2P_WEIGHTS_COUNT]; /**< Virtual to Physical registers, array offset: 0x440, array step: 0x4 */
  __IO uint32_t V2P_RESULTS[NEUTRON_NPU_V2P_RESULTS_COUNT]; /**< Virtual to Physical registers, array offset: 0x480, array step: 0x4 */
       uint8_t RESERVED_13[48];
  __IO uint32_t LISTEN;                            /**< Listener Mode Enable, offset: 0x4F0 */
} NEUTRON_NPU_Type;

/* ----------------------------------------------------------------------------
   -- NEUTRON_NPU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NEUTRON_NPU_Register_Masks NEUTRON_NPU Register Masks
 * @{
 */

/*! @name RESETCTRL - Reset and Control */
/*! @{ */

#define NEUTRON_NPU_RESETCTRL_ZVRUN_MASK         (0x1U)
#define NEUTRON_NPU_RESETCTRL_ZVRUN_SHIFT        (0U)
/*! ZVRUN - ZVRUN
 *  0b0..If Zen-V is held in reset
 *  0b1..If running
 */
#define NEUTRON_NPU_RESETCTRL_ZVRUN(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_RESETCTRL_ZVRUN_SHIFT)) & NEUTRON_NPU_RESETCTRL_ZVRUN_MASK)

#define NEUTRON_NPU_RESETCTRL_OCMCNT_MASK        (0xEU)
#define NEUTRON_NPU_RESETCTRL_OCMCNT_SHIFT       (1U)
/*! OCMCNT - OCMCNT */
#define NEUTRON_NPU_RESETCTRL_OCMCNT(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_RESETCTRL_OCMCNT_SHIFT)) & NEUTRON_NPU_RESETCTRL_OCMCNT_MASK)

#define NEUTRON_NPU_RESETCTRL_NRUN_MASK          (0xF0U)
#define NEUTRON_NPU_RESETCTRL_NRUN_SHIFT         (4U)
/*! NRUN - NRUN */
#define NEUTRON_NPU_RESETCTRL_NRUN(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_RESETCTRL_NRUN_SHIFT)) & NEUTRON_NPU_RESETCTRL_NRUN_MASK)

#define NEUTRON_NPU_RESETCTRL_MEMENA_MASK        (0xF00U)
#define NEUTRON_NPU_RESETCTRL_MEMENA_SHIFT       (8U)
/*! MEMENA - MEMENA */
#define NEUTRON_NPU_RESETCTRL_MEMENA(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_RESETCTRL_MEMENA_SHIFT)) & NEUTRON_NPU_RESETCTRL_MEMENA_MASK)

#define NEUTRON_NPU_RESETCTRL_ZMEMFREE_MASK      (0x1000U)
#define NEUTRON_NPU_RESETCTRL_ZMEMFREE_SHIFT     (12U)
/*! ZMEMFREE - ZMEMFREE
 *  0b0..If 0, the ITCM and DTCM will be unavailable when Zen-V is (when Zen-V in reset or halted).
 *  0b1..If 1, the ITCM and DTCM will be available regardless of Zen-V core state. This should be used when the
 *       memories are to be updated while Zen-V is off.
 */
#define NEUTRON_NPU_RESETCTRL_ZMEMFREE(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_RESETCTRL_ZMEMFREE_SHIFT)) & NEUTRON_NPU_RESETCTRL_ZMEMFREE_MASK)

#define NEUTRON_NPU_RESETCTRL_DMRESET_MASK       (0x8000U)
#define NEUTRON_NPU_RESETCTRL_DMRESET_SHIFT      (15U)
/*! DMRESET - DataMover Reset Control
 *  0b0..DataMover out-of-reset
 *  0b1..DataMover kept in reset
 */
#define NEUTRON_NPU_RESETCTRL_DMRESET(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_RESETCTRL_DMRESET_SHIFT)) & NEUTRON_NPU_RESETCTRL_DMRESET_MASK)

#define NEUTRON_NPU_RESETCTRL_NGANGDIS_MASK      (0xF0000U)
#define NEUTRON_NPU_RESETCTRL_NGANGDIS_SHIFT     (16U)
/*! NGANGDIS - NGANGDIS */
#define NEUTRON_NPU_RESETCTRL_NGANGDIS(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_RESETCTRL_NGANGDIS_SHIFT)) & NEUTRON_NPU_RESETCTRL_NGANGDIS_MASK)

#define NEUTRON_NPU_RESETCTRL_OCMEN_MASK         (0x40000000U)
#define NEUTRON_NPU_RESETCTRL_OCMEN_SHIFT        (30U)
/*! OCMEN - OCM enable
 *  0b0..If 0,then OCM_CNT bit field determines the no. of OCMs. Also, for crypto models hardware forces this field to 0.
 *  0b1..If 1, then all neutron's TCM are available as OCM w/o scrubbing TCM contents. The field must only be set
 *       to 1 when Neutrons are idle otherwise operation is not gauranteed.
 */
#define NEUTRON_NPU_RESETCTRL_OCMEN(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_RESETCTRL_OCMEN_SHIFT)) & NEUTRON_NPU_RESETCTRL_OCMEN_MASK)

#define NEUTRON_NPU_RESETCTRL_ZVCLKEN_MASK       (0x80000000U)
#define NEUTRON_NPU_RESETCTRL_ZVCLKEN_SHIFT      (31U)
/*! ZVCLKEN - Zen-V's clock enable
 *  0b0..If 0, then ZVRUN bit field determines the gating state of Zen-V's clock.
 *  0b1..If 1, the Zen-V clock is ungated.
 */
#define NEUTRON_NPU_RESETCTRL_ZVCLKEN(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_RESETCTRL_ZVCLKEN_SHIFT)) & NEUTRON_NPU_RESETCTRL_ZVCLKEN_MASK)
/*! @} */

/*! @name STATUSERR - Zen-V Status and Error */
/*! @{ */

#define NEUTRON_NPU_STATUSERR_ZVHALT_MASK        (0x1U)
#define NEUTRON_NPU_STATUSERR_ZVHALT_SHIFT       (0U)
/*! ZVHALT - Zen-V core HALT */
#define NEUTRON_NPU_STATUSERR_ZVHALT(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUSERR_ZVHALT_SHIFT)) & NEUTRON_NPU_STATUSERR_ZVHALT_MASK)

#define NEUTRON_NPU_STATUSERR_ZVFAULT_MASK       (0x2U)
#define NEUTRON_NPU_STATUSERR_ZVFAULT_SHIFT      (1U)
/*! ZVFAULT - Zen-V core fault */
#define NEUTRON_NPU_STATUSERR_ZVFAULT(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUSERR_ZVFAULT_SHIFT)) & NEUTRON_NPU_STATUSERR_ZVFAULT_MASK)

#define NEUTRON_NPU_STATUSERR_NRAERR_MASK        (0x10U)
#define NEUTRON_NPU_STATUSERR_NRAERR_SHIFT       (4U)
/*! NRAERR - NRAERR */
#define NEUTRON_NPU_STATUSERR_NRAERR(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUSERR_NRAERR_SHIFT)) & NEUTRON_NPU_STATUSERR_NRAERR_MASK)

#define NEUTRON_NPU_STATUSERR_NWAERR_MASK        (0x20U)
#define NEUTRON_NPU_STATUSERR_NWAERR_SHIFT       (5U)
/*! NWAERR - NWAERR */
#define NEUTRON_NPU_STATUSERR_NWAERR(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUSERR_NWAERR_SHIFT)) & NEUTRON_NPU_STATUSERR_NWAERR_MASK)

#define NEUTRON_NPU_STATUSERR_NDAERR_MASK        (0x40U)
#define NEUTRON_NPU_STATUSERR_NDAERR_SHIFT       (6U)
/*! NDAERR - NDAERR */
#define NEUTRON_NPU_STATUSERR_NDAERR(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUSERR_NDAERR_SHIFT)) & NEUTRON_NPU_STATUSERR_NDAERR_MASK)

#define NEUTRON_NPU_STATUSERR_REQCONT_MASK       (0x100U)
#define NEUTRON_NPU_STATUSERR_REQCONT_SHIFT      (8U)
/*! REQCONT - REQCONT */
#define NEUTRON_NPU_STATUSERR_REQCONT(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUSERR_REQCONT_SHIFT)) & NEUTRON_NPU_STATUSERR_REQCONT_MASK)

#define NEUTRON_NPU_STATUSERR_REQCONTID_MASK     (0x1FE00U)
#define NEUTRON_NPU_STATUSERR_REQCONTID_SHIFT    (9U)
/*! REQCONTID - REQCONTID */
#define NEUTRON_NPU_STATUSERR_REQCONTID(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUSERR_REQCONTID_SHIFT)) & NEUTRON_NPU_STATUSERR_REQCONTID_MASK)

#define NEUTRON_NPU_STATUSERR_OCMECCCORR_MASK    (0xFF00000U)
#define NEUTRON_NPU_STATUSERR_OCMECCCORR_SHIFT   (20U)
/*! OCMECCCORR - OCMECCCORR */
#define NEUTRON_NPU_STATUSERR_OCMECCCORR(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUSERR_OCMECCCORR_SHIFT)) & NEUTRON_NPU_STATUSERR_OCMECCCORR_MASK)

#define NEUTRON_NPU_STATUSERR_OCMECCFATAL_MASK   (0x10000000U)
#define NEUTRON_NPU_STATUSERR_OCMECCFATAL_SHIFT  (28U)
/*! OCMECCFATAL - OCMECCFATAL */
#define NEUTRON_NPU_STATUSERR_OCMECCFATAL(x)     (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUSERR_OCMECCFATAL_SHIFT)) & NEUTRON_NPU_STATUSERR_OCMECCFATAL_MASK)

#define NEUTRON_NPU_STATUSERR_INFDONE_CLR_MASK   (0x40000000U)
#define NEUTRON_NPU_STATUSERR_INFDONE_CLR_SHIFT  (30U)
/*! INFDONE_CLR - Interrupt on clear Inference Done */
#define NEUTRON_NPU_STATUSERR_INFDONE_CLR(x)     (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUSERR_INFDONE_CLR_SHIFT)) & NEUTRON_NPU_STATUSERR_INFDONE_CLR_MASK)

#define NEUTRON_NPU_STATUSERR_MBOXINT_MASK       (0x80000000U)
#define NEUTRON_NPU_STATUSERR_MBOXINT_SHIFT      (31U)
/*! MBOXINT - Message Box Interrupt */
#define NEUTRON_NPU_STATUSERR_MBOXINT(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUSERR_MBOXINT_SHIFT)) & NEUTRON_NPU_STATUSERR_MBOXINT_MASK)
/*! @} */

/*! @name INTENA - Interrupt Enable For SoC */
/*! @{ */

#define NEUTRON_NPU_INTENA_ZVHALT_MASK           (0x1U)
#define NEUTRON_NPU_INTENA_ZVHALT_SHIFT          (0U)
/*! ZVHALT - Zen-V Halt */
#define NEUTRON_NPU_INTENA_ZVHALT(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTENA_ZVHALT_SHIFT)) & NEUTRON_NPU_INTENA_ZVHALT_MASK)

#define NEUTRON_NPU_INTENA_INFDONE_MASK          (0x2U)
#define NEUTRON_NPU_INTENA_INFDONE_SHIFT         (1U)
/*! INFDONE - Inference Done */
#define NEUTRON_NPU_INTENA_INFDONE(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTENA_INFDONE_SHIFT)) & NEUTRON_NPU_INTENA_INFDONE_MASK)

#define NEUTRON_NPU_INTENA_MBOX_MASK             (0x4U)
#define NEUTRON_NPU_INTENA_MBOX_SHIFT            (2U)
/*! MBOX - Mailbox */
#define NEUTRON_NPU_INTENA_MBOX(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTENA_MBOX_SHIFT)) & NEUTRON_NPU_INTENA_MBOX_MASK)

#define NEUTRON_NPU_INTENA_SHUTDOWN_MASK         (0x80U)
#define NEUTRON_NPU_INTENA_SHUTDOWN_SHIFT        (7U)
/*! SHUTDOWN - Shutdown */
#define NEUTRON_NPU_INTENA_SHUTDOWN(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTENA_SHUTDOWN_SHIFT)) & NEUTRON_NPU_INTENA_SHUTDOWN_MASK)

#define NEUTRON_NPU_INTENA_AERR_MASK             (0x10000U)
#define NEUTRON_NPU_INTENA_AERR_SHIFT            (16U)
/*! AERR - AERR */
#define NEUTRON_NPU_INTENA_AERR(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTENA_AERR_SHIFT)) & NEUTRON_NPU_INTENA_AERR_MASK)

#define NEUTRON_NPU_INTENA_REQCONT_MASK          (0x20000U)
#define NEUTRON_NPU_INTENA_REQCONT_SHIFT         (17U)
/*! REQCONT - REQCONT */
#define NEUTRON_NPU_INTENA_REQCONT(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTENA_REQCONT_SHIFT)) & NEUTRON_NPU_INTENA_REQCONT_MASK)

#define NEUTRON_NPU_INTENA_OCMECCSAT_MASK        (0x40000U)
#define NEUTRON_NPU_INTENA_OCMECCSAT_SHIFT       (18U)
/*! OCMECCSAT - OCMECCSAT */
#define NEUTRON_NPU_INTENA_OCMECCSAT(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTENA_OCMECCSAT_SHIFT)) & NEUTRON_NPU_INTENA_OCMECCSAT_MASK)

#define NEUTRON_NPU_INTENA_OCMECCFATAL_MASK      (0x80000U)
#define NEUTRON_NPU_INTENA_OCMECCFATAL_SHIFT     (19U)
/*! OCMECCFATAL - OCMECCFATAL */
#define NEUTRON_NPU_INTENA_OCMECCFATAL(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTENA_OCMECCFATAL_SHIFT)) & NEUTRON_NPU_INTENA_OCMECCFATAL_MASK)

#define NEUTRON_NPU_INTENA_ZVFAULT_MASK          (0x100000U)
#define NEUTRON_NPU_INTENA_ZVFAULT_SHIFT         (20U)
/*! ZVFAULT - ZVFAULT */
#define NEUTRON_NPU_INTENA_ZVFAULT(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTENA_ZVFAULT_SHIFT)) & NEUTRON_NPU_INTENA_ZVFAULT_MASK)
/*! @} */

/*! @name INTCLR - Interrupt Clear For SoC */
/*! @{ */

#define NEUTRON_NPU_INTCLR_ZVHALT_MASK           (0x1U)
#define NEUTRON_NPU_INTCLR_ZVHALT_SHIFT          (0U)
/*! ZVHALT - ZVHALT */
#define NEUTRON_NPU_INTCLR_ZVHALT(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTCLR_ZVHALT_SHIFT)) & NEUTRON_NPU_INTCLR_ZVHALT_MASK)

#define NEUTRON_NPU_INTCLR_INFDONE_MASK          (0x2U)
#define NEUTRON_NPU_INTCLR_INFDONE_SHIFT         (1U)
/*! INFDONE - Inference Done */
#define NEUTRON_NPU_INTCLR_INFDONE(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTCLR_INFDONE_SHIFT)) & NEUTRON_NPU_INTCLR_INFDONE_MASK)

#define NEUTRON_NPU_INTCLR_MBOX_MASK             (0x4U)
#define NEUTRON_NPU_INTCLR_MBOX_SHIFT            (2U)
/*! MBOX - Mailbox */
#define NEUTRON_NPU_INTCLR_MBOX(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTCLR_MBOX_SHIFT)) & NEUTRON_NPU_INTCLR_MBOX_MASK)

#define NEUTRON_NPU_INTCLR_SHUTDOWN_MASK         (0x80U)
#define NEUTRON_NPU_INTCLR_SHUTDOWN_SHIFT        (7U)
/*! SHUTDOWN - SHUTDOWN */
#define NEUTRON_NPU_INTCLR_SHUTDOWN(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTCLR_SHUTDOWN_SHIFT)) & NEUTRON_NPU_INTCLR_SHUTDOWN_MASK)

#define NEUTRON_NPU_INTCLR_AERR_MASK             (0x10000U)
#define NEUTRON_NPU_INTCLR_AERR_SHIFT            (16U)
/*! AERR - AERR */
#define NEUTRON_NPU_INTCLR_AERR(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTCLR_AERR_SHIFT)) & NEUTRON_NPU_INTCLR_AERR_MASK)

#define NEUTRON_NPU_INTCLR_REQCONT_MASK          (0x20000U)
#define NEUTRON_NPU_INTCLR_REQCONT_SHIFT         (17U)
/*! REQCONT - REQCONT */
#define NEUTRON_NPU_INTCLR_REQCONT(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTCLR_REQCONT_SHIFT)) & NEUTRON_NPU_INTCLR_REQCONT_MASK)

#define NEUTRON_NPU_INTCLR_OCMECCSAT_MASK        (0x40000U)
#define NEUTRON_NPU_INTCLR_OCMECCSAT_SHIFT       (18U)
/*! OCMECCSAT - OCMECCSAT */
#define NEUTRON_NPU_INTCLR_OCMECCSAT(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTCLR_OCMECCSAT_SHIFT)) & NEUTRON_NPU_INTCLR_OCMECCSAT_MASK)

#define NEUTRON_NPU_INTCLR_OCMECCFATAL_MASK      (0x80000U)
#define NEUTRON_NPU_INTCLR_OCMECCFATAL_SHIFT     (19U)
/*! OCMECCFATAL - OCMECCFATAL */
#define NEUTRON_NPU_INTCLR_OCMECCFATAL(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTCLR_OCMECCFATAL_SHIFT)) & NEUTRON_NPU_INTCLR_OCMECCFATAL_MASK)

#define NEUTRON_NPU_INTCLR_ZVFAULT_MASK          (0x100000U)
#define NEUTRON_NPU_INTCLR_ZVFAULT_SHIFT         (20U)
/*! ZVFAULT - ZVFAULT */
#define NEUTRON_NPU_INTCLR_ZVFAULT(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INTCLR_ZVFAULT_SHIFT)) & NEUTRON_NPU_INTCLR_ZVFAULT_MASK)
/*! @} */

/*! @name CYCLOW - Cycle Counter */
/*! @{ */

#define NEUTRON_NPU_CYCLOW_CNT_LOW_MASK          (0xFFFFFFFFU)
#define NEUTRON_NPU_CYCLOW_CNT_LOW_SHIFT         (0U)
/*! CNT_LOW - CNT_LOW */
#define NEUTRON_NPU_CYCLOW_CNT_LOW(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CYCLOW_CNT_LOW_SHIFT)) & NEUTRON_NPU_CYCLOW_CNT_LOW_MASK)
/*! @} */

/*! @name CYCHIGH - Cycle Counter */
/*! @{ */

#define NEUTRON_NPU_CYCHIGH_CNT_HIGH_MASK        (0xFFFFFFFFU)
#define NEUTRON_NPU_CYCHIGH_CNT_HIGH_SHIFT       (0U)
/*! CNT_HIGH - CNT_HIGH */
#define NEUTRON_NPU_CYCHIGH_CNT_HIGH(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CYCHIGH_CNT_HIGH_SHIFT)) & NEUTRON_NPU_CYCHIGH_CNT_HIGH_MASK)
/*! @} */

/*! @name DDRLATENT - DDR Latency Performance Counter */
/*! @{ */

#define NEUTRON_NPU_DDRLATENT_CNT_MASK           (0xFFFFFFFFU)
#define NEUTRON_NPU_DDRLATENT_CNT_SHIFT          (0U)
/*! CNT - CNT */
#define NEUTRON_NPU_DDRLATENT_CNT(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DDRLATENT_CNT_SHIFT)) & NEUTRON_NPU_DDRLATENT_CNT_MASK)
/*! @} */

/*! @name DDRSPREAD - DDR Data Read Spread Performance Counter */
/*! @{ */

#define NEUTRON_NPU_DDRSPREAD_CNT_MASK           (0xFFFFFFFFU)
#define NEUTRON_NPU_DDRSPREAD_CNT_SHIFT          (0U)
/*! CNT - CNT */
#define NEUTRON_NPU_DDRSPREAD_CNT(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DDRSPREAD_CNT_SHIFT)) & NEUTRON_NPU_DDRSPREAD_CNT_MASK)
/*! @} */

/*! @name DDRRCNTS - DDR Read Performance Counter */
/*! @{ */

#define NEUTRON_NPU_DDRRCNTS_CNT_DDRR_MASK       (0xFFFFFFFFU)
#define NEUTRON_NPU_DDRRCNTS_CNT_DDRR_SHIFT      (0U)
/*! CNT_DDRR - CNT_DDRR */
#define NEUTRON_NPU_DDRRCNTS_CNT_DDRR(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DDRRCNTS_CNT_DDRR_SHIFT)) & NEUTRON_NPU_DDRRCNTS_CNT_DDRR_MASK)
/*! @} */

/*! @name DDRWWORDS - DDR Write Performance Counter */
/*! @{ */

#define NEUTRON_NPU_DDRWWORDS_CNT_MASK           (0xFFFFFFFFU)
#define NEUTRON_NPU_DDRWWORDS_CNT_SHIFT          (0U)
/*! CNT - Count */
#define NEUTRON_NPU_DDRWWORDS_CNT(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DDRWWORDS_CNT_SHIFT)) & NEUTRON_NPU_DDRWWORDS_CNT_MASK)
/*! @} */

/*! @name DDRRWORDS - DDR Read Word Performance Counter */
/*! @{ */

#define NEUTRON_NPU_DDRRWORDS_CNT_MASK           (0xFFFFFFFFU)
#define NEUTRON_NPU_DDRRWORDS_CNT_SHIFT          (0U)
/*! CNT - CNT */
#define NEUTRON_NPU_DDRRWORDS_CNT(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DDRRWORDS_CNT_SHIFT)) & NEUTRON_NPU_DDRRWORDS_CNT_MASK)
/*! @} */

/*! @name DDRSTALL - DDR Stall Performance Counter */
/*! @{ */

#define NEUTRON_NPU_DDRSTALL_REQSTALLS_MASK      (0xFFFFU)
#define NEUTRON_NPU_DDRSTALL_REQSTALLS_SHIFT     (0U)
/*! REQSTALLS - REQSTALLS */
#define NEUTRON_NPU_DDRSTALL_REQSTALLS(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DDRSTALL_REQSTALLS_SHIFT)) & NEUTRON_NPU_DDRSTALL_REQSTALLS_MASK)

#define NEUTRON_NPU_DDRSTALL_WSTALLS_MASK        (0xFFFF0000U)
#define NEUTRON_NPU_DDRSTALL_WSTALLS_SHIFT       (16U)
/*! WSTALLS - WSTALLS */
#define NEUTRON_NPU_DDRSTALL_WSTALLS(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DDRSTALL_WSTALLS_SHIFT)) & NEUTRON_NPU_DDRSTALL_WSTALLS_MASK)
/*! @} */

/*! @name NSTALL - Neutron Stall Performance Counter */
/*! @{ */

#define NEUTRON_NPU_NSTALL_DSTALLS_MASK          (0xFFFFU)
#define NEUTRON_NPU_NSTALL_DSTALLS_SHIFT         (0U)
/*! DSTALLS - DSTALLS */
#define NEUTRON_NPU_NSTALL_DSTALLS(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_NSTALL_DSTALLS_SHIFT)) & NEUTRON_NPU_NSTALL_DSTALLS_MASK)

#define NEUTRON_NPU_NSTALL_WSTALLS_MASK          (0xFFFF0000U)
#define NEUTRON_NPU_NSTALL_WSTALLS_SHIFT         (16U)
/*! WSTALLS - WSTALLS */
#define NEUTRON_NPU_NSTALL_WSTALLS(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_NSTALL_WSTALLS_SHIFT)) & NEUTRON_NPU_NSTALL_WSTALLS_MASK)
/*! @} */

/*! @name NACT - Neutron active performance counter */
/*! @{ */

#define NEUTRON_NPU_NACT_CNT_MASK                (0xFFFFFFFFU)
#define NEUTRON_NPU_NACT_CNT_SHIFT               (0U)
/*! CNT - CNT */
#define NEUTRON_NPU_NACT_CNT(x)                  (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_NACT_CNT_SHIFT)) & NEUTRON_NPU_NACT_CNT_MASK)
/*! @} */

/*! @name EVTRCCFG - Optional Event Trace configure/control */
/*! @{ */

#define NEUTRON_NPU_EVTRCCFG_ENABLE_MASK         (0x1U)
#define NEUTRON_NPU_EVTRCCFG_ENABLE_SHIFT        (0U)
/*! ENABLE - Enable */
#define NEUTRON_NPU_EVTRCCFG_ENABLE(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_EVTRCCFG_ENABLE_SHIFT)) & NEUTRON_NPU_EVTRCCFG_ENABLE_MASK)

#define NEUTRON_NPU_EVTRCCFG_DIV_MASK            (0xCU)
#define NEUTRON_NPU_EVTRCCFG_DIV_SHIFT           (2U)
/*! DIV - Divider
 *  0b00..Cycle is one count. No divider
 *  0b01..Divide by 4
 *  0b10..Divide by 16
 *  0b11..Divide by 64
 */
#define NEUTRON_NPU_EVTRCCFG_DIV(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_EVTRCCFG_DIV_SHIFT)) & NEUTRON_NPU_EVTRCCFG_DIV_MASK)

#define NEUTRON_NPU_EVTRCCFG_TSTAMP_MASK         (0xFF0U)
#define NEUTRON_NPU_EVTRCCFG_TSTAMP_SHIFT        (4U)
/*! TSTAMP - Time stamp
 *  0b00000000..No timestamp, so just byte header
 *  0b00000001..1 byte relative timestamp, saturating at 0xFF
 *  0b00000010..2 byte relative timestamp, saturating as 0xFFFF
 *  0b00000011..Full absolute 32b word timestamp
 */
#define NEUTRON_NPU_EVTRCCFG_TSTAMP(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_EVTRCCFG_TSTAMP_SHIFT)) & NEUTRON_NPU_EVTRCCFG_TSTAMP_MASK)

#define NEUTRON_NPU_EVTRCCFG_RW_MASK             (0xF000U)
#define NEUTRON_NPU_EVTRCCFG_RW_SHIFT            (12U)
/*! RW - Read Write */
#define NEUTRON_NPU_EVTRCCFG_RW(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_EVTRCCFG_RW_SHIFT)) & NEUTRON_NPU_EVTRCCFG_RW_MASK)

#define NEUTRON_NPU_EVTRCCFG_START_MASK          (0xFF0000U)
#define NEUTRON_NPU_EVTRCCFG_START_SHIFT         (16U)
/*! START - Start trace event
 *  0b00000001..Neutron
 *  0b00000010..Data fetch by Data Mover
 *  0b00000011..Data push by Data Mover
 *  0b00000100..Weight fetch by Data Mover
 */
#define NEUTRON_NPU_EVTRCCFG_START(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_EVTRCCFG_START_SHIFT)) & NEUTRON_NPU_EVTRCCFG_START_MASK)

#define NEUTRON_NPU_EVTRCCFG_END_MASK            (0xF000000U)
#define NEUTRON_NPU_EVTRCCFG_END_SHIFT           (24U)
/*! END - End trace event */
#define NEUTRON_NPU_EVTRCCFG_END(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_EVTRCCFG_END_SHIFT)) & NEUTRON_NPU_EVTRCCFG_END_MASK)
/*! @} */

/*! @name EVTRCDATA - Optional Event Trace Software submission */
/*! @{ */

#define NEUTRON_NPU_EVTRCDATA_PUSH_MASK          (0x1U)
#define NEUTRON_NPU_EVTRCDATA_PUSH_SHIFT         (0U)
/*! PUSH - Push */
#define NEUTRON_NPU_EVTRCDATA_PUSH(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_EVTRCDATA_PUSH_SHIFT)) & NEUTRON_NPU_EVTRCDATA_PUSH_MASK)

#define NEUTRON_NPU_EVTRCDATA_TYPE_MASK          (0x70U)
#define NEUTRON_NPU_EVTRCDATA_TYPE_SHIFT         (4U)
/*! TYPE - Type
 *  0b000..Software Event only with no data or timestamp
 *  0b001..Software Event with 1 byte relative timestamp
 *  0b010..Software Event with 2 byte relative timestamp
 *  0b011..Software Event with absolute timestamp
 *  0b100..Software Event with 2 bytes of DATA
 *  0b101..Reserved
 *  0b110..Reserved
 *  0b111..Reserved
 */
#define NEUTRON_NPU_EVTRCDATA_TYPE(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_EVTRCDATA_TYPE_SHIFT)) & NEUTRON_NPU_EVTRCDATA_TYPE_MASK)

#define NEUTRON_NPU_EVTRCDATA_DATA_MASK          (0xFFFF0000U)
#define NEUTRON_NPU_EVTRCDATA_DATA_SHIFT         (16U)
/*! DATA - Optional data */
#define NEUTRON_NPU_EVTRCDATA_DATA(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_EVTRCDATA_DATA_SHIFT)) & NEUTRON_NPU_EVTRCDATA_DATA_MASK)
/*! @} */

/*! @name ZVIV2P0 - Zen-V Code Virtual to Physical */
/*! @{ */

#define NEUTRON_NPU_ZVIV2P0_ERROR_MASK           (0x1U)
#define NEUTRON_NPU_ZVIV2P0_ERROR_SHIFT          (0U)
/*! ERROR - ERROR */
#define NEUTRON_NPU_ZVIV2P0_ERROR(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P0_ERROR_SHIFT)) & NEUTRON_NPU_ZVIV2P0_ERROR_MASK)

#define NEUTRON_NPU_ZVIV2P0_DATA1_MASK           (0x2U)
#define NEUTRON_NPU_ZVIV2P0_DATA1_SHIFT          (1U)
/*! DATA1 - DATA1 */
#define NEUTRON_NPU_ZVIV2P0_DATA1(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P0_DATA1_SHIFT)) & NEUTRON_NPU_ZVIV2P0_DATA1_MASK)

#define NEUTRON_NPU_ZVIV2P0_DATA2_MASK           (0x4U)
#define NEUTRON_NPU_ZVIV2P0_DATA2_SHIFT          (2U)
/*! DATA2 - DATA2 */
#define NEUTRON_NPU_ZVIV2P0_DATA2(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P0_DATA2_SHIFT)) & NEUTRON_NPU_ZVIV2P0_DATA2_MASK)

#define NEUTRON_NPU_ZVIV2P0_DATA3_MASK           (0x8U)
#define NEUTRON_NPU_ZVIV2P0_DATA3_SHIFT          (3U)
/*! DATA3 - DATA3 */
#define NEUTRON_NPU_ZVIV2P0_DATA3(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P0_DATA3_SHIFT)) & NEUTRON_NPU_ZVIV2P0_DATA3_MASK)

#define NEUTRON_NPU_ZVIV2P0_MATCH1_MASK          (0xFF00U)
#define NEUTRON_NPU_ZVIV2P0_MATCH1_SHIFT         (8U)
/*! MATCH1 - MATCH1 */
#define NEUTRON_NPU_ZVIV2P0_MATCH1(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P0_MATCH1_SHIFT)) & NEUTRON_NPU_ZVIV2P0_MATCH1_MASK)

#define NEUTRON_NPU_ZVIV2P0_MATCH2_MASK          (0xFF0000U)
#define NEUTRON_NPU_ZVIV2P0_MATCH2_SHIFT         (16U)
/*! MATCH2 - MATCH2 */
#define NEUTRON_NPU_ZVIV2P0_MATCH2(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P0_MATCH2_SHIFT)) & NEUTRON_NPU_ZVIV2P0_MATCH2_MASK)

#define NEUTRON_NPU_ZVIV2P0_MATCH3_MASK          (0xFF000000U)
#define NEUTRON_NPU_ZVIV2P0_MATCH3_SHIFT         (24U)
/*! MATCH3 - MATCH2 */
#define NEUTRON_NPU_ZVIV2P0_MATCH3(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P0_MATCH3_SHIFT)) & NEUTRON_NPU_ZVIV2P0_MATCH3_MASK)
/*! @} */

/*! @name ZVIV2P1 - Zen-V Code Virtual to Physical */
/*! @{ */

#define NEUTRON_NPU_ZVIV2P1_MATCH0_MASK          (0xFFU)
#define NEUTRON_NPU_ZVIV2P1_MATCH0_SHIFT         (0U)
/*! MATCH0 - MATCH0 */
#define NEUTRON_NPU_ZVIV2P1_MATCH0(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P1_MATCH0_SHIFT)) & NEUTRON_NPU_ZVIV2P1_MATCH0_MASK)

#define NEUTRON_NPU_ZVIV2P1_MATCH1_MASK          (0xFF00U)
#define NEUTRON_NPU_ZVIV2P1_MATCH1_SHIFT         (8U)
/*! MATCH1 - MATCH1 */
#define NEUTRON_NPU_ZVIV2P1_MATCH1(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P1_MATCH1_SHIFT)) & NEUTRON_NPU_ZVIV2P1_MATCH1_MASK)

#define NEUTRON_NPU_ZVIV2P1_MATCH2_MASK          (0xFF0000U)
#define NEUTRON_NPU_ZVIV2P1_MATCH2_SHIFT         (16U)
/*! MATCH2 - MATCH2 */
#define NEUTRON_NPU_ZVIV2P1_MATCH2(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P1_MATCH2_SHIFT)) & NEUTRON_NPU_ZVIV2P1_MATCH2_MASK)

#define NEUTRON_NPU_ZVIV2P1_MATCH3_MASK          (0xFF000000U)
#define NEUTRON_NPU_ZVIV2P1_MATCH3_SHIFT         (24U)
/*! MATCH3 - MATCH3 */
#define NEUTRON_NPU_ZVIV2P1_MATCH3(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P1_MATCH3_SHIFT)) & NEUTRON_NPU_ZVIV2P1_MATCH3_MASK)
/*! @} */

/*! @name ZVIV2P2 - Zen-V Code Virtual to Physical */
/*! @{ */

#define NEUTRON_NPU_ZVIV2P2_MATCH0_MASK          (0xFFU)
#define NEUTRON_NPU_ZVIV2P2_MATCH0_SHIFT         (0U)
/*! MATCH0 - MATCH0 */
#define NEUTRON_NPU_ZVIV2P2_MATCH0(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P2_MATCH0_SHIFT)) & NEUTRON_NPU_ZVIV2P2_MATCH0_MASK)

#define NEUTRON_NPU_ZVIV2P2_MATCH1_MASK          (0xFF00U)
#define NEUTRON_NPU_ZVIV2P2_MATCH1_SHIFT         (8U)
/*! MATCH1 - MATCH1 */
#define NEUTRON_NPU_ZVIV2P2_MATCH1(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P2_MATCH1_SHIFT)) & NEUTRON_NPU_ZVIV2P2_MATCH1_MASK)

#define NEUTRON_NPU_ZVIV2P2_MATCH2_MASK          (0xFF0000U)
#define NEUTRON_NPU_ZVIV2P2_MATCH2_SHIFT         (16U)
/*! MATCH2 - MATCH2 */
#define NEUTRON_NPU_ZVIV2P2_MATCH2(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P2_MATCH2_SHIFT)) & NEUTRON_NPU_ZVIV2P2_MATCH2_MASK)

#define NEUTRON_NPU_ZVIV2P2_MATCH3_MASK          (0xFF000000U)
#define NEUTRON_NPU_ZVIV2P2_MATCH3_SHIFT         (24U)
/*! MATCH3 - MATCH3 */
#define NEUTRON_NPU_ZVIV2P2_MATCH3(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P2_MATCH3_SHIFT)) & NEUTRON_NPU_ZVIV2P2_MATCH3_MASK)
/*! @} */

/*! @name ZVIV2P3 - Zen-V Code Virtual to Physical */
/*! @{ */

#define NEUTRON_NPU_ZVIV2P3_MATCH0_MASK          (0xFFU)
#define NEUTRON_NPU_ZVIV2P3_MATCH0_SHIFT         (0U)
/*! MATCH0 - MATCH0 */
#define NEUTRON_NPU_ZVIV2P3_MATCH0(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P3_MATCH0_SHIFT)) & NEUTRON_NPU_ZVIV2P3_MATCH0_MASK)

#define NEUTRON_NPU_ZVIV2P3_MATCH1_MASK          (0xFF00U)
#define NEUTRON_NPU_ZVIV2P3_MATCH1_SHIFT         (8U)
/*! MATCH1 - MATCH1 */
#define NEUTRON_NPU_ZVIV2P3_MATCH1(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P3_MATCH1_SHIFT)) & NEUTRON_NPU_ZVIV2P3_MATCH1_MASK)

#define NEUTRON_NPU_ZVIV2P3_MATCH2_MASK          (0xFF0000U)
#define NEUTRON_NPU_ZVIV2P3_MATCH2_SHIFT         (16U)
/*! MATCH2 - MATCH2 */
#define NEUTRON_NPU_ZVIV2P3_MATCH2(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P3_MATCH2_SHIFT)) & NEUTRON_NPU_ZVIV2P3_MATCH2_MASK)

#define NEUTRON_NPU_ZVIV2P3_MATCH3_MASK          (0xFF000000U)
#define NEUTRON_NPU_ZVIV2P3_MATCH3_SHIFT         (24U)
/*! MATCH3 - MATCH3 */
#define NEUTRON_NPU_ZVIV2P3_MATCH3(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_ZVIV2P3_MATCH3_SHIFT)) & NEUTRON_NPU_ZVIV2P3_MATCH3_MASK)
/*! @} */

/*! @name TTCTRL - TCM-to-TCM Control */
/*! @{ */

#define NEUTRON_NPU_TTCTRL_STRIDE_MASK           (0xFFU)
#define NEUTRON_NPU_TTCTRL_STRIDE_SHIFT          (0U)
/*! STRIDE - Stride */
#define NEUTRON_NPU_TTCTRL_STRIDE(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_TTCTRL_STRIDE_SHIFT)) & NEUTRON_NPU_TTCTRL_STRIDE_MASK)

#define NEUTRON_NPU_TTCTRL_SIZE_MASK             (0x3FFF00U)
#define NEUTRON_NPU_TTCTRL_SIZE_SHIFT            (8U)
/*! SIZE - Size */
#define NEUTRON_NPU_TTCTRL_SIZE(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_TTCTRL_SIZE_SHIFT)) & NEUTRON_NPU_TTCTRL_SIZE_MASK)

#define NEUTRON_NPU_TTCTRL_ITER_MASK             (0xFFC00000U)
#define NEUTRON_NPU_TTCTRL_ITER_SHIFT            (22U)
/*! ITER - Iterations */
#define NEUTRON_NPU_TTCTRL_ITER(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_TTCTRL_ITER_SHIFT)) & NEUTRON_NPU_TTCTRL_ITER_MASK)
/*! @} */

/*! @name TTSADDR - TCM-to-TCM Source Address */
/*! @{ */

#define NEUTRON_NPU_TTSADDR_ADDR_MASK            (0xFFFFFFFFU)
#define NEUTRON_NPU_TTSADDR_ADDR_SHIFT           (0U)
/*! ADDR - Address */
#define NEUTRON_NPU_TTSADDR_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_TTSADDR_ADDR_SHIFT)) & NEUTRON_NPU_TTSADDR_ADDR_MASK)
/*! @} */

/*! @name TTDADDR - TCM-to-TCM Destination Address */
/*! @{ */

#define NEUTRON_NPU_TTDADDR_ADDR_MASK            (0xFFFFFFFFU)
#define NEUTRON_NPU_TTDADDR_ADDR_SHIFT           (0U)
/*! ADDR - Address */
#define NEUTRON_NPU_TTDADDR_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_TTDADDR_ADDR_SHIFT)) & NEUTRON_NPU_TTDADDR_ADDR_MASK)
/*! @} */

/*! @name TTCTRL2 - TCM-to-TCM Control 2 */
/*! @{ */

#define NEUTRON_NPU_TTCTRL2_DSTLEN_MASK          (0x7FFFFU)
#define NEUTRON_NPU_TTCTRL2_DSTLEN_SHIFT         (0U)
/*! DSTLEN - Destination Length */
#define NEUTRON_NPU_TTCTRL2_DSTLEN(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_TTCTRL2_DSTLEN_SHIFT)) & NEUTRON_NPU_TTCTRL2_DSTLEN_MASK)

#define NEUTRON_NPU_TTCTRL2_MODE_MASK            (0xC00000U)
#define NEUTRON_NPU_TTCTRL2_MODE_SHIFT           (22U)
/*! MODE - Mode
 *  0b00..Normal slice (src_stride)
 *  0b01..Destination stride (using {pad,src_stride})
 *  0b10..Inject padding (using src_stride)
 */
#define NEUTRON_NPU_TTCTRL2_MODE(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_TTCTRL2_MODE_SHIFT)) & NEUTRON_NPU_TTCTRL2_MODE_MASK)

#define NEUTRON_NPU_TTCTRL2_PAD_MASK             (0xFF000000U)
#define NEUTRON_NPU_TTCTRL2_PAD_SHIFT            (24U)
/*! PAD - Pad */
#define NEUTRON_NPU_TTCTRL2_PAD(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_TTCTRL2_PAD_SHIFT)) & NEUTRON_NPU_TTCTRL2_PAD_MASK)
/*! @} */

/*! @name CONFIG - Configuration */
/*! @{ */

#define NEUTRON_NPU_CONFIG_TTINTENA_MASK         (0x1U)
#define NEUTRON_NPU_CONFIG_TTINTENA_SHIFT        (0U)
/*! TTINTENA - Enable TCM-to-TCM Channel Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define NEUTRON_NPU_CONFIG_TTINTENA(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CONFIG_TTINTENA_SHIFT)) & NEUTRON_NPU_CONFIG_TTINTENA_MASK)

#define NEUTRON_NPU_CONFIG_FINTENA_MASK          (0x2U)
#define NEUTRON_NPU_CONFIG_FINTENA_SHIFT         (1U)
/*! FINTENA - Enable Fetch Channel Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define NEUTRON_NPU_CONFIG_FINTENA(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CONFIG_FINTENA_SHIFT)) & NEUTRON_NPU_CONFIG_FINTENA_MASK)

#define NEUTRON_NPU_CONFIG_PINTENA_MASK          (0x4U)
#define NEUTRON_NPU_CONFIG_PINTENA_SHIFT         (2U)
/*! PINTENA - Enable Push Channel Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define NEUTRON_NPU_CONFIG_PINTENA(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CONFIG_PINTENA_SHIFT)) & NEUTRON_NPU_CONFIG_PINTENA_MASK)

#define NEUTRON_NPU_CONFIG_WINTENA_MASK          (0x8U)
#define NEUTRON_NPU_CONFIG_WINTENA_SHIFT         (3U)
/*! WINTENA - Enable Weight Channel Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define NEUTRON_NPU_CONFIG_WINTENA(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CONFIG_WINTENA_SHIFT)) & NEUTRON_NPU_CONFIG_WINTENA_MASK)

#define NEUTRON_NPU_CONFIG_ERRENA_MASK           (0x10U)
#define NEUTRON_NPU_CONFIG_ERRENA_SHIFT          (4U)
/*! ERRENA - Enable Error Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define NEUTRON_NPU_CONFIG_ERRENA(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CONFIG_ERRENA_SHIFT)) & NEUTRON_NPU_CONFIG_ERRENA_MASK)

#define NEUTRON_NPU_CONFIG_RELEASE_MASK          (0x80U)
#define NEUTRON_NPU_CONFIG_RELEASE_SHIFT         (7U)
/*! RELEASE - Zen-V Release
 *  0b0..No action
 *  0b1..Release from reset
 */
#define NEUTRON_NPU_CONFIG_RELEASE(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CONFIG_RELEASE_SHIFT)) & NEUTRON_NPU_CONFIG_RELEASE_MASK)

#define NEUTRON_NPU_CONFIG_TTINT_MASK            (0x100U)
#define NEUTRON_NPU_CONFIG_TTINT_SHIFT           (8U)
/*! TTINT - TCM-to-TCM Channel Interrupt Status
 *  0b0..No effect
 *  0b0..No interrupt generated
 *  0b1..Clear
 *  0b1..Interrupt generated
 */
#define NEUTRON_NPU_CONFIG_TTINT(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CONFIG_TTINT_SHIFT)) & NEUTRON_NPU_CONFIG_TTINT_MASK)

#define NEUTRON_NPU_CONFIG_FINT_MASK             (0x200U)
#define NEUTRON_NPU_CONFIG_FINT_SHIFT            (9U)
/*! FINT - Fetch Channel Interrupt Status
 *  0b0..No effect
 *  0b0..No interrupt generated
 *  0b1..Clear
 *  0b1..Interrupt generated
 */
#define NEUTRON_NPU_CONFIG_FINT(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CONFIG_FINT_SHIFT)) & NEUTRON_NPU_CONFIG_FINT_MASK)

#define NEUTRON_NPU_CONFIG_PINT_MASK             (0x400U)
#define NEUTRON_NPU_CONFIG_PINT_SHIFT            (10U)
/*! PINT - Push Channel Interrupt Status
 *  0b0..No effect
 *  0b0..No interrupt generated
 *  0b1..Clear
 *  0b1..Interrupt generated
 */
#define NEUTRON_NPU_CONFIG_PINT(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CONFIG_PINT_SHIFT)) & NEUTRON_NPU_CONFIG_PINT_MASK)

#define NEUTRON_NPU_CONFIG_WINT_MASK             (0x800U)
#define NEUTRON_NPU_CONFIG_WINT_SHIFT            (11U)
/*! WINT - Data Mover Weight Channel Interrupt
 *  0b0..No effect
 *  0b0..No interrupt generated
 *  0b1..Clear
 *  0b1..Interrupt generated
 */
#define NEUTRON_NPU_CONFIG_WINT(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CONFIG_WINT_SHIFT)) & NEUTRON_NPU_CONFIG_WINT_MASK)

#define NEUTRON_NPU_CONFIG_EINT_MASK             (0x1000U)
#define NEUTRON_NPU_CONFIG_EINT_SHIFT            (12U)
/*! EINT - Data Mover Error Interrupt
 *  0b0..No effect
 *  0b0..No interrupt generated
 *  0b1..Clear
 *  0b1..Interrupt generated
 */
#define NEUTRON_NPU_CONFIG_EINT(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CONFIG_EINT_SHIFT)) & NEUTRON_NPU_CONFIG_EINT_MASK)

#define NEUTRON_NPU_CONFIG_TTWFIENA_MASK         (0x10000U)
#define NEUTRON_NPU_CONFIG_TTWFIENA_SHIFT        (16U)
/*! TTWFIENA - TCM-to-TCM Chanel Exit Wait For Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define NEUTRON_NPU_CONFIG_TTWFIENA(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CONFIG_TTWFIENA_SHIFT)) & NEUTRON_NPU_CONFIG_TTWFIENA_MASK)

#define NEUTRON_NPU_CONFIG_FWFIENA_MASK          (0x20000U)
#define NEUTRON_NPU_CONFIG_FWFIENA_SHIFT         (17U)
/*! FWFIENA - Fetch Channel Wait For Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define NEUTRON_NPU_CONFIG_FWFIENA(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CONFIG_FWFIENA_SHIFT)) & NEUTRON_NPU_CONFIG_FWFIENA_MASK)

#define NEUTRON_NPU_CONFIG_PWFIENA_MASK          (0x40000U)
#define NEUTRON_NPU_CONFIG_PWFIENA_SHIFT         (18U)
/*! PWFIENA - Push Channel Wait For Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define NEUTRON_NPU_CONFIG_PWFIENA(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CONFIG_PWFIENA_SHIFT)) & NEUTRON_NPU_CONFIG_PWFIENA_MASK)

#define NEUTRON_NPU_CONFIG_WWFIENA_MASK          (0x80000U)
#define NEUTRON_NPU_CONFIG_WWFIENA_SHIFT         (19U)
/*! WWFIENA - Weight Channel Wait For Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define NEUTRON_NPU_CONFIG_WWFIENA(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CONFIG_WWFIENA_SHIFT)) & NEUTRON_NPU_CONFIG_WWFIENA_MASK)
/*! @} */

/*! @name STATUS - Data mover status */
/*! @{ */

#define NEUTRON_NPU_STATUS_TTERRD_MASK           (0x1U)
#define NEUTRON_NPU_STATUS_TTERRD_SHIFT          (0U)
/*! TTERRD - TCM-to-TCM Channel Error: Destination
 *  0b0..No error
 *  0b1..Error
 */
#define NEUTRON_NPU_STATUS_TTERRD(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUS_TTERRD_SHIFT)) & NEUTRON_NPU_STATUS_TTERRD_MASK)

#define NEUTRON_NPU_STATUS_TTERRS_MASK           (0x2U)
#define NEUTRON_NPU_STATUS_TTERRS_SHIFT          (1U)
/*! TTERRS - TCM-to-TCM Channel Error: Source
 *  0b0..No error
 *  0b1..Error
 */
#define NEUTRON_NPU_STATUS_TTERRS(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUS_TTERRS_SHIFT)) & NEUTRON_NPU_STATUS_TTERRS_MASK)

#define NEUTRON_NPU_STATUS_DERRD_MASK            (0xF0U)
#define NEUTRON_NPU_STATUS_DERRD_SHIFT           (4U)
/*! DERRD - Data Channel Error: Destination */
#define NEUTRON_NPU_STATUS_DERRD(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUS_DERRD_SHIFT)) & NEUTRON_NPU_STATUS_DERRD_MASK)

#define NEUTRON_NPU_STATUS_DERRS_MASK            (0xF00U)
#define NEUTRON_NPU_STATUS_DERRS_SHIFT           (8U)
/*! DERRS - Data Channel Error Source */
#define NEUTRON_NPU_STATUS_DERRS(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUS_DERRS_SHIFT)) & NEUTRON_NPU_STATUS_DERRS_MASK)

#define NEUTRON_NPU_STATUS_WERRD_MASK            (0x1000U)
#define NEUTRON_NPU_STATUS_WERRD_SHIFT           (12U)
/*! WERRD - Weight Channel Error: Destination
 *  0b0..No error
 *  0b1..Error
 */
#define NEUTRON_NPU_STATUS_WERRD(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUS_WERRD_SHIFT)) & NEUTRON_NPU_STATUS_WERRD_MASK)

#define NEUTRON_NPU_STATUS_WERRS_MASK            (0x2000U)
#define NEUTRON_NPU_STATUS_WERRS_SHIFT           (13U)
/*! WERRS - Weight Channel Error: Source
 *  0b0..No error
 *  0b1..Error
 */
#define NEUTRON_NPU_STATUS_WERRS(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUS_WERRS_SHIFT)) & NEUTRON_NPU_STATUS_WERRS_MASK)

#define NEUTRON_NPU_STATUS_XERR_MASK             (0x8000U)
#define NEUTRON_NPU_STATUS_XERR_SHIFT            (15U)
/*! XERR - DxORDER Register Error
 *  0b0..No error
 *  0b1..Error
 */
#define NEUTRON_NPU_STATUS_XERR(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUS_XERR_SHIFT)) & NEUTRON_NPU_STATUS_XERR_MASK)

#define NEUTRON_NPU_STATUS_LRDSTALL_MASK         (0x10000U)
#define NEUTRON_NPU_STATUS_LRDSTALL_SHIFT        (16U)
/*! LRDSTALL - Local Read Stall
 *  0b0..No read stall
 *  0b1..Read stall
 */
#define NEUTRON_NPU_STATUS_LRDSTALL(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUS_LRDSTALL_SHIFT)) & NEUTRON_NPU_STATUS_LRDSTALL_MASK)

#define NEUTRON_NPU_STATUS_LWRSTALL_MASK         (0x20000U)
#define NEUTRON_NPU_STATUS_LWRSTALL_SHIFT        (17U)
/*! LWRSTALL - Local Write Stall
 *  0b0..No write stall
 *  0b1..Write stall
 */
#define NEUTRON_NPU_STATUS_LWRSTALL(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUS_LWRSTALL_SHIFT)) & NEUTRON_NPU_STATUS_LWRSTALL_MASK)

#define NEUTRON_NPU_STATUS_XRDSTALL_MASK         (0x40000U)
#define NEUTRON_NPU_STATUS_XRDSTALL_SHIFT        (18U)
/*! XRDSTALL - AXI Read Stall
 *  0b0..No AXI read stall
 *  0b1..AXI read stall
 */
#define NEUTRON_NPU_STATUS_XRDSTALL(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUS_XRDSTALL_SHIFT)) & NEUTRON_NPU_STATUS_XRDSTALL_MASK)

#define NEUTRON_NPU_STATUS_XWRSTALL_MASK         (0x80000U)
#define NEUTRON_NPU_STATUS_XWRSTALL_SHIFT        (19U)
/*! XWRSTALL - AXI Write Stall
 *  0b0..No AXI write stall
 *  0b1..AXI write stall
 */
#define NEUTRON_NPU_STATUS_XWRSTALL(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUS_XWRSTALL_SHIFT)) & NEUTRON_NPU_STATUS_XWRSTALL_MASK)

#define NEUTRON_NPU_STATUS_DECOMPERR_MASK        (0x100000U)
#define NEUTRON_NPU_STATUS_DECOMPERR_SHIFT       (20U)
/*! DECOMPERR - Decompressor Error
 *  0b0..No error
 *  0b1..Error
 */
#define NEUTRON_NPU_STATUS_DECOMPERR(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUS_DECOMPERR_SHIFT)) & NEUTRON_NPU_STATUS_DECOMPERR_MASK)

#define NEUTRON_NPU_STATUS_RERR_MASK             (0x40000000U)
#define NEUTRON_NPU_STATUS_RERR_SHIFT            (30U)
/*! RERR - Bus Read Response Error
 *  0b0..No error
 *  0b1..DMA read transaction received an error response
 */
#define NEUTRON_NPU_STATUS_RERR(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUS_RERR_SHIFT)) & NEUTRON_NPU_STATUS_RERR_MASK)

#define NEUTRON_NPU_STATUS_WERR_MASK             (0x80000000U)
#define NEUTRON_NPU_STATUS_WERR_SHIFT            (31U)
/*! WERR - Bus Write Response Error
 *  0b0..No error
 *  0b1..DMA write transaction received an error response
 */
#define NEUTRON_NPU_STATUS_WERR(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_STATUS_WERR_SHIFT)) & NEUTRON_NPU_STATUS_WERR_MASK)
/*! @} */

/*! @name DFORDER - Data Fetch Order Manager */
/*! @{ */

#define NEUTRON_NPU_DFORDER_INDEX_MASK           (0x3U)
#define NEUTRON_NPU_DFORDER_INDEX_SHIFT          (0U)
/*! INDEX - Index */
#define NEUTRON_NPU_DFORDER_INDEX(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DFORDER_INDEX_SHIFT)) & NEUTRON_NPU_DFORDER_INDEX_MASK)

#define NEUTRON_NPU_DFORDER_STALL_MASK           (0x4U)
#define NEUTRON_NPU_DFORDER_STALL_SHIFT          (2U)
/*! STALL - Stall
 *  0b0..No stall
 *  0b1..Stall
 */
#define NEUTRON_NPU_DFORDER_STALL(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DFORDER_STALL_SHIFT)) & NEUTRON_NPU_DFORDER_STALL_MASK)

#define NEUTRON_NPU_DFORDER_LIST0_MASK           (0x70U)
#define NEUTRON_NPU_DFORDER_LIST0_SHIFT          (4U)
/*! LIST0 - List 0 */
#define NEUTRON_NPU_DFORDER_LIST0(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DFORDER_LIST0_SHIFT)) & NEUTRON_NPU_DFORDER_LIST0_MASK)

#define NEUTRON_NPU_DFORDER_LIST1_MASK           (0x700U)
#define NEUTRON_NPU_DFORDER_LIST1_SHIFT          (8U)
/*! LIST1 - List 1 */
#define NEUTRON_NPU_DFORDER_LIST1(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DFORDER_LIST1_SHIFT)) & NEUTRON_NPU_DFORDER_LIST1_MASK)

#define NEUTRON_NPU_DFORDER_LIST2_MASK           (0x7000U)
#define NEUTRON_NPU_DFORDER_LIST2_SHIFT          (12U)
/*! LIST2 - List 2 */
#define NEUTRON_NPU_DFORDER_LIST2(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DFORDER_LIST2_SHIFT)) & NEUTRON_NPU_DFORDER_LIST2_MASK)

#define NEUTRON_NPU_DFORDER_LIST3_MASK           (0x70000U)
#define NEUTRON_NPU_DFORDER_LIST3_SHIFT          (16U)
/*! LIST3 - List 3 */
#define NEUTRON_NPU_DFORDER_LIST3(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DFORDER_LIST3_SHIFT)) & NEUTRON_NPU_DFORDER_LIST3_MASK)

#define NEUTRON_NPU_DFORDER_ADD_MASK             (0x7000000U)
#define NEUTRON_NPU_DFORDER_ADD_SHIFT            (24U)
/*! ADD - ADD */
#define NEUTRON_NPU_DFORDER_ADD(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DFORDER_ADD_SHIFT)) & NEUTRON_NPU_DFORDER_ADD_MASK)
/*! @} */

/*! @name DPORDER - Data Push Order Manager */
/*! @{ */

#define NEUTRON_NPU_DPORDER_INDEX_MASK           (0x3U)
#define NEUTRON_NPU_DPORDER_INDEX_SHIFT          (0U)
/*! INDEX - Index */
#define NEUTRON_NPU_DPORDER_INDEX(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DPORDER_INDEX_SHIFT)) & NEUTRON_NPU_DPORDER_INDEX_MASK)

#define NEUTRON_NPU_DPORDER_STALL_MASK           (0x4U)
#define NEUTRON_NPU_DPORDER_STALL_SHIFT          (2U)
/*! STALL - Stall
 *  0b0..No stall
 *  0b1..Stall
 */
#define NEUTRON_NPU_DPORDER_STALL(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DPORDER_STALL_SHIFT)) & NEUTRON_NPU_DPORDER_STALL_MASK)

#define NEUTRON_NPU_DPORDER_LIST0_MASK           (0x70U)
#define NEUTRON_NPU_DPORDER_LIST0_SHIFT          (4U)
/*! LIST0 - List 0 */
#define NEUTRON_NPU_DPORDER_LIST0(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DPORDER_LIST0_SHIFT)) & NEUTRON_NPU_DPORDER_LIST0_MASK)

#define NEUTRON_NPU_DPORDER_LIST1_MASK           (0x700U)
#define NEUTRON_NPU_DPORDER_LIST1_SHIFT          (8U)
/*! LIST1 - List 1 */
#define NEUTRON_NPU_DPORDER_LIST1(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DPORDER_LIST1_SHIFT)) & NEUTRON_NPU_DPORDER_LIST1_MASK)

#define NEUTRON_NPU_DPORDER_LIST2_MASK           (0x7000U)
#define NEUTRON_NPU_DPORDER_LIST2_SHIFT          (12U)
/*! LIST2 - List 2 */
#define NEUTRON_NPU_DPORDER_LIST2(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DPORDER_LIST2_SHIFT)) & NEUTRON_NPU_DPORDER_LIST2_MASK)

#define NEUTRON_NPU_DPORDER_LIST3_MASK           (0x70000U)
#define NEUTRON_NPU_DPORDER_LIST3_SHIFT          (16U)
/*! LIST3 - List 3 */
#define NEUTRON_NPU_DPORDER_LIST3(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DPORDER_LIST3_SHIFT)) & NEUTRON_NPU_DPORDER_LIST3_MASK)

#define NEUTRON_NPU_DPORDER_ADD_MASK             (0x7000000U)
#define NEUTRON_NPU_DPORDER_ADD_SHIFT            (24U)
/*! ADD - ADD */
#define NEUTRON_NPU_DPORDER_ADD(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DPORDER_ADD_SHIFT)) & NEUTRON_NPU_DPORDER_ADD_MASK)
/*! @} */

/*! @name DCTRL0_FETCH - Push and Fetch Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL0_FETCH_MODE_MASK       (0x3U)
#define NEUTRON_NPU_DCTRL0_FETCH_MODE_SHIFT      (0U)
/*! MODE - Mode */
#define NEUTRON_NPU_DCTRL0_FETCH_MODE(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL0_FETCH_MODE_SHIFT)) & NEUTRON_NPU_DCTRL0_FETCH_MODE_MASK)

#define NEUTRON_NPU_DCTRL0_FETCH_SRCEQDST_MASK   (0x4U)
#define NEUTRON_NPU_DCTRL0_FETCH_SRCEQDST_SHIFT  (2U)
/*! SRCEQDST - SRCEQDST */
#define NEUTRON_NPU_DCTRL0_FETCH_SRCEQDST(x)     (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL0_FETCH_SRCEQDST_SHIFT)) & NEUTRON_NPU_DCTRL0_FETCH_SRCEQDST_MASK)

#define NEUTRON_NPU_DCTRL0_FETCH_PADINSERT_MASK  (0x8U)
#define NEUTRON_NPU_DCTRL0_FETCH_PADINSERT_SHIFT (3U)
/*! PADINSERT - Pad Insert */
#define NEUTRON_NPU_DCTRL0_FETCH_PADINSERT(x)    (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL0_FETCH_PADINSERT_SHIFT)) & NEUTRON_NPU_DCTRL0_FETCH_PADINSERT_MASK)

#define NEUTRON_NPU_DCTRL0_FETCH_DESTLEN_MASK    (0xFFFF0U)
#define NEUTRON_NPU_DCTRL0_FETCH_DESTLEN_SHIFT   (4U)
/*! DESTLEN - Destination Length */
#define NEUTRON_NPU_DCTRL0_FETCH_DESTLEN(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL0_FETCH_DESTLEN_SHIFT)) & NEUTRON_NPU_DCTRL0_FETCH_DESTLEN_MASK)

#define NEUTRON_NPU_DCTRL0_FETCH_PADCNT_MASK     (0xF00000U)
#define NEUTRON_NPU_DCTRL0_FETCH_PADCNT_SHIFT    (20U)
/*! PADCNT - Pad Count */
#define NEUTRON_NPU_DCTRL0_FETCH_PADCNT(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL0_FETCH_PADCNT_SHIFT)) & NEUTRON_NPU_DCTRL0_FETCH_PADCNT_MASK)

#define NEUTRON_NPU_DCTRL0_FETCH_PADBYTE_MASK    (0xFF000000U)
#define NEUTRON_NPU_DCTRL0_FETCH_PADBYTE_SHIFT   (24U)
/*! PADBYTE - Pad Byte */
#define NEUTRON_NPU_DCTRL0_FETCH_PADBYTE(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL0_FETCH_PADBYTE_SHIFT)) & NEUTRON_NPU_DCTRL0_FETCH_PADBYTE_MASK)
/*! @} */

/*! @name DCTRL0_PUSH - Push and Fetch Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL0_PUSH_MODE_MASK        (0x3U)
#define NEUTRON_NPU_DCTRL0_PUSH_MODE_SHIFT       (0U)
/*! MODE - Mode
 *  0b00..Disabled
 *  0b01..Activate
 *  0b10..Push packed
 *  0b11..Reserved
 */
#define NEUTRON_NPU_DCTRL0_PUSH_MODE(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL0_PUSH_MODE_SHIFT)) & NEUTRON_NPU_DCTRL0_PUSH_MODE_MASK)

#define NEUTRON_NPU_DCTRL0_PUSH_SRCEQDST_MASK    (0x4U)
#define NEUTRON_NPU_DCTRL0_PUSH_SRCEQDST_SHIFT   (2U)
/*! SRCEQDST - SRCEQDST */
#define NEUTRON_NPU_DCTRL0_PUSH_SRCEQDST(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL0_PUSH_SRCEQDST_SHIFT)) & NEUTRON_NPU_DCTRL0_PUSH_SRCEQDST_MASK)

#define NEUTRON_NPU_DCTRL0_PUSH_DESTLEN_MASK     (0xFFFF0U)
#define NEUTRON_NPU_DCTRL0_PUSH_DESTLEN_SHIFT    (4U)
/*! DESTLEN - Destination Length */
#define NEUTRON_NPU_DCTRL0_PUSH_DESTLEN(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL0_PUSH_DESTLEN_SHIFT)) & NEUTRON_NPU_DCTRL0_PUSH_DESTLEN_MASK)
/*! @} */

/*! @name DCTRL1_FETCH - Push and Fetch Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL1_FETCH_MODE_MASK       (0x3U)
#define NEUTRON_NPU_DCTRL1_FETCH_MODE_SHIFT      (0U)
/*! MODE - Mode */
#define NEUTRON_NPU_DCTRL1_FETCH_MODE(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL1_FETCH_MODE_SHIFT)) & NEUTRON_NPU_DCTRL1_FETCH_MODE_MASK)

#define NEUTRON_NPU_DCTRL1_FETCH_SRCEQDST_MASK   (0x4U)
#define NEUTRON_NPU_DCTRL1_FETCH_SRCEQDST_SHIFT  (2U)
/*! SRCEQDST - SRCEQDST */
#define NEUTRON_NPU_DCTRL1_FETCH_SRCEQDST(x)     (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL1_FETCH_SRCEQDST_SHIFT)) & NEUTRON_NPU_DCTRL1_FETCH_SRCEQDST_MASK)

#define NEUTRON_NPU_DCTRL1_FETCH_PADINSERT_MASK  (0x8U)
#define NEUTRON_NPU_DCTRL1_FETCH_PADINSERT_SHIFT (3U)
/*! PADINSERT - Pad Insert */
#define NEUTRON_NPU_DCTRL1_FETCH_PADINSERT(x)    (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL1_FETCH_PADINSERT_SHIFT)) & NEUTRON_NPU_DCTRL1_FETCH_PADINSERT_MASK)

#define NEUTRON_NPU_DCTRL1_FETCH_DESTLEN_MASK    (0xFFFF0U)
#define NEUTRON_NPU_DCTRL1_FETCH_DESTLEN_SHIFT   (4U)
/*! DESTLEN - Destination Length */
#define NEUTRON_NPU_DCTRL1_FETCH_DESTLEN(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL1_FETCH_DESTLEN_SHIFT)) & NEUTRON_NPU_DCTRL1_FETCH_DESTLEN_MASK)

#define NEUTRON_NPU_DCTRL1_FETCH_PADCNT_MASK     (0xF00000U)
#define NEUTRON_NPU_DCTRL1_FETCH_PADCNT_SHIFT    (20U)
/*! PADCNT - Pad Count */
#define NEUTRON_NPU_DCTRL1_FETCH_PADCNT(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL1_FETCH_PADCNT_SHIFT)) & NEUTRON_NPU_DCTRL1_FETCH_PADCNT_MASK)

#define NEUTRON_NPU_DCTRL1_FETCH_PADBYTE_MASK    (0xFF000000U)
#define NEUTRON_NPU_DCTRL1_FETCH_PADBYTE_SHIFT   (24U)
/*! PADBYTE - Pad Byte */
#define NEUTRON_NPU_DCTRL1_FETCH_PADBYTE(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL1_FETCH_PADBYTE_SHIFT)) & NEUTRON_NPU_DCTRL1_FETCH_PADBYTE_MASK)
/*! @} */

/*! @name DCTRL1_PUSH - Push and Fetch Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL1_PUSH_MODE_MASK        (0x3U)
#define NEUTRON_NPU_DCTRL1_PUSH_MODE_SHIFT       (0U)
/*! MODE - Mode
 *  0b00..Disabled
 *  0b01..Activate
 */
#define NEUTRON_NPU_DCTRL1_PUSH_MODE(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL1_PUSH_MODE_SHIFT)) & NEUTRON_NPU_DCTRL1_PUSH_MODE_MASK)

#define NEUTRON_NPU_DCTRL1_PUSH_SRCEQDST_MASK    (0x4U)
#define NEUTRON_NPU_DCTRL1_PUSH_SRCEQDST_SHIFT   (2U)
/*! SRCEQDST - SRCEQDST */
#define NEUTRON_NPU_DCTRL1_PUSH_SRCEQDST(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL1_PUSH_SRCEQDST_SHIFT)) & NEUTRON_NPU_DCTRL1_PUSH_SRCEQDST_MASK)

#define NEUTRON_NPU_DCTRL1_PUSH_DESTLEN_MASK     (0xFFFF0U)
#define NEUTRON_NPU_DCTRL1_PUSH_DESTLEN_SHIFT    (4U)
/*! DESTLEN - Destination Length */
#define NEUTRON_NPU_DCTRL1_PUSH_DESTLEN(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL1_PUSH_DESTLEN_SHIFT)) & NEUTRON_NPU_DCTRL1_PUSH_DESTLEN_MASK)
/*! @} */

/*! @name DCTRL2_FETCH - Push and Fetch Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL2_FETCH_MODE_MASK       (0x3U)
#define NEUTRON_NPU_DCTRL2_FETCH_MODE_SHIFT      (0U)
/*! MODE - Mode */
#define NEUTRON_NPU_DCTRL2_FETCH_MODE(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_FETCH_MODE_SHIFT)) & NEUTRON_NPU_DCTRL2_FETCH_MODE_MASK)

#define NEUTRON_NPU_DCTRL2_FETCH_SRCEQDST_MASK   (0x4U)
#define NEUTRON_NPU_DCTRL2_FETCH_SRCEQDST_SHIFT  (2U)
/*! SRCEQDST - SRCEQDST */
#define NEUTRON_NPU_DCTRL2_FETCH_SRCEQDST(x)     (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_FETCH_SRCEQDST_SHIFT)) & NEUTRON_NPU_DCTRL2_FETCH_SRCEQDST_MASK)

#define NEUTRON_NPU_DCTRL2_FETCH_PADINSERT_MASK  (0x8U)
#define NEUTRON_NPU_DCTRL2_FETCH_PADINSERT_SHIFT (3U)
/*! PADINSERT - Pad Insert */
#define NEUTRON_NPU_DCTRL2_FETCH_PADINSERT(x)    (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_FETCH_PADINSERT_SHIFT)) & NEUTRON_NPU_DCTRL2_FETCH_PADINSERT_MASK)

#define NEUTRON_NPU_DCTRL2_FETCH_DESTLEN_MASK    (0xFFFF0U)
#define NEUTRON_NPU_DCTRL2_FETCH_DESTLEN_SHIFT   (4U)
/*! DESTLEN - Destination Length */
#define NEUTRON_NPU_DCTRL2_FETCH_DESTLEN(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_FETCH_DESTLEN_SHIFT)) & NEUTRON_NPU_DCTRL2_FETCH_DESTLEN_MASK)

#define NEUTRON_NPU_DCTRL2_FETCH_PADCNT_MASK     (0xF00000U)
#define NEUTRON_NPU_DCTRL2_FETCH_PADCNT_SHIFT    (20U)
/*! PADCNT - Pad Count */
#define NEUTRON_NPU_DCTRL2_FETCH_PADCNT(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_FETCH_PADCNT_SHIFT)) & NEUTRON_NPU_DCTRL2_FETCH_PADCNT_MASK)

#define NEUTRON_NPU_DCTRL2_FETCH_PADBYTE_MASK    (0xFF000000U)
#define NEUTRON_NPU_DCTRL2_FETCH_PADBYTE_SHIFT   (24U)
/*! PADBYTE - Pad Byte */
#define NEUTRON_NPU_DCTRL2_FETCH_PADBYTE(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_FETCH_PADBYTE_SHIFT)) & NEUTRON_NPU_DCTRL2_FETCH_PADBYTE_MASK)
/*! @} */

/*! @name DCTRL2_PUSH - Push and Fetch Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL2_PUSH_MODE_MASK        (0x3U)
#define NEUTRON_NPU_DCTRL2_PUSH_MODE_SHIFT       (0U)
/*! MODE - Mode
 *  0b00..Disabled
 *  0b01..Activate
 */
#define NEUTRON_NPU_DCTRL2_PUSH_MODE(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_PUSH_MODE_SHIFT)) & NEUTRON_NPU_DCTRL2_PUSH_MODE_MASK)

#define NEUTRON_NPU_DCTRL2_PUSH_SRCEQDST_MASK    (0x4U)
#define NEUTRON_NPU_DCTRL2_PUSH_SRCEQDST_SHIFT   (2U)
/*! SRCEQDST - SRCEQDST */
#define NEUTRON_NPU_DCTRL2_PUSH_SRCEQDST(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_PUSH_SRCEQDST_SHIFT)) & NEUTRON_NPU_DCTRL2_PUSH_SRCEQDST_MASK)

#define NEUTRON_NPU_DCTRL2_PUSH_PADINSERT_MASK   (0x8U)
#define NEUTRON_NPU_DCTRL2_PUSH_PADINSERT_SHIFT  (3U)
/*! PADINSERT - Pad Insert */
#define NEUTRON_NPU_DCTRL2_PUSH_PADINSERT(x)     (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_PUSH_PADINSERT_SHIFT)) & NEUTRON_NPU_DCTRL2_PUSH_PADINSERT_MASK)

#define NEUTRON_NPU_DCTRL2_PUSH_DESTLEN_MASK     (0xFFFF0U)
#define NEUTRON_NPU_DCTRL2_PUSH_DESTLEN_SHIFT    (4U)
/*! DESTLEN - Destination Length */
#define NEUTRON_NPU_DCTRL2_PUSH_DESTLEN(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_PUSH_DESTLEN_SHIFT)) & NEUTRON_NPU_DCTRL2_PUSH_DESTLEN_MASK)

#define NEUTRON_NPU_DCTRL2_PUSH_PADCNT_MASK      (0xF00000U)
#define NEUTRON_NPU_DCTRL2_PUSH_PADCNT_SHIFT     (20U)
/*! PADCNT - Pad Count */
#define NEUTRON_NPU_DCTRL2_PUSH_PADCNT(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_PUSH_PADCNT_SHIFT)) & NEUTRON_NPU_DCTRL2_PUSH_PADCNT_MASK)

#define NEUTRON_NPU_DCTRL2_PUSH_PADBYTE_MASK     (0xFF000000U)
#define NEUTRON_NPU_DCTRL2_PUSH_PADBYTE_SHIFT    (24U)
/*! PADBYTE - Pad Byte */
#define NEUTRON_NPU_DCTRL2_PUSH_PADBYTE(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_PUSH_PADBYTE_SHIFT)) & NEUTRON_NPU_DCTRL2_PUSH_PADBYTE_MASK)
/*! @} */

/*! @name DCTRL3_FETCH - Push and Fetch Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL3_FETCH_MODE_MASK       (0x3U)
#define NEUTRON_NPU_DCTRL3_FETCH_MODE_SHIFT      (0U)
/*! MODE - Mode */
#define NEUTRON_NPU_DCTRL3_FETCH_MODE(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_FETCH_MODE_SHIFT)) & NEUTRON_NPU_DCTRL3_FETCH_MODE_MASK)

#define NEUTRON_NPU_DCTRL3_FETCH_SRCEQDST_MASK   (0x4U)
#define NEUTRON_NPU_DCTRL3_FETCH_SRCEQDST_SHIFT  (2U)
/*! SRCEQDST - SRCEQDST */
#define NEUTRON_NPU_DCTRL3_FETCH_SRCEQDST(x)     (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_FETCH_SRCEQDST_SHIFT)) & NEUTRON_NPU_DCTRL3_FETCH_SRCEQDST_MASK)

#define NEUTRON_NPU_DCTRL3_FETCH_PADINSERT_MASK  (0x8U)
#define NEUTRON_NPU_DCTRL3_FETCH_PADINSERT_SHIFT (3U)
/*! PADINSERT - Pad Insert */
#define NEUTRON_NPU_DCTRL3_FETCH_PADINSERT(x)    (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_FETCH_PADINSERT_SHIFT)) & NEUTRON_NPU_DCTRL3_FETCH_PADINSERT_MASK)

#define NEUTRON_NPU_DCTRL3_FETCH_DESTLEN_MASK    (0xFFFF0U)
#define NEUTRON_NPU_DCTRL3_FETCH_DESTLEN_SHIFT   (4U)
/*! DESTLEN - Destination Length */
#define NEUTRON_NPU_DCTRL3_FETCH_DESTLEN(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_FETCH_DESTLEN_SHIFT)) & NEUTRON_NPU_DCTRL3_FETCH_DESTLEN_MASK)

#define NEUTRON_NPU_DCTRL3_FETCH_PADCNT_MASK     (0xF00000U)
#define NEUTRON_NPU_DCTRL3_FETCH_PADCNT_SHIFT    (20U)
/*! PADCNT - Pad Count */
#define NEUTRON_NPU_DCTRL3_FETCH_PADCNT(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_FETCH_PADCNT_SHIFT)) & NEUTRON_NPU_DCTRL3_FETCH_PADCNT_MASK)

#define NEUTRON_NPU_DCTRL3_FETCH_PADBYTE_MASK    (0xFF000000U)
#define NEUTRON_NPU_DCTRL3_FETCH_PADBYTE_SHIFT   (24U)
/*! PADBYTE - Pad Byte */
#define NEUTRON_NPU_DCTRL3_FETCH_PADBYTE(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_FETCH_PADBYTE_SHIFT)) & NEUTRON_NPU_DCTRL3_FETCH_PADBYTE_MASK)
/*! @} */

/*! @name DCTRL3_PUSH - Push and Fetch Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL3_PUSH_MODE_MASK        (0x3U)
#define NEUTRON_NPU_DCTRL3_PUSH_MODE_SHIFT       (0U)
/*! MODE - Mode
 *  0b00..Disabled
 *  0b01..Activate
 *  0b10..Reserved.
 *  0b11..Reserved
 */
#define NEUTRON_NPU_DCTRL3_PUSH_MODE(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_PUSH_MODE_SHIFT)) & NEUTRON_NPU_DCTRL3_PUSH_MODE_MASK)

#define NEUTRON_NPU_DCTRL3_PUSH_SRCEQDST_MASK    (0x4U)
#define NEUTRON_NPU_DCTRL3_PUSH_SRCEQDST_SHIFT   (2U)
/*! SRCEQDST - SRCEQDST */
#define NEUTRON_NPU_DCTRL3_PUSH_SRCEQDST(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_PUSH_SRCEQDST_SHIFT)) & NEUTRON_NPU_DCTRL3_PUSH_SRCEQDST_MASK)

#define NEUTRON_NPU_DCTRL3_PUSH_PADINSERT_MASK   (0x8U)
#define NEUTRON_NPU_DCTRL3_PUSH_PADINSERT_SHIFT  (3U)
/*! PADINSERT - Pad Insert */
#define NEUTRON_NPU_DCTRL3_PUSH_PADINSERT(x)     (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_PUSH_PADINSERT_SHIFT)) & NEUTRON_NPU_DCTRL3_PUSH_PADINSERT_MASK)

#define NEUTRON_NPU_DCTRL3_PUSH_DESTLEN_MASK     (0xFFFF0U)
#define NEUTRON_NPU_DCTRL3_PUSH_DESTLEN_SHIFT    (4U)
/*! DESTLEN - Destination Length */
#define NEUTRON_NPU_DCTRL3_PUSH_DESTLEN(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_PUSH_DESTLEN_SHIFT)) & NEUTRON_NPU_DCTRL3_PUSH_DESTLEN_MASK)

#define NEUTRON_NPU_DCTRL3_PUSH_PADCNT_MASK      (0xF00000U)
#define NEUTRON_NPU_DCTRL3_PUSH_PADCNT_SHIFT     (20U)
/*! PADCNT - Pad Count */
#define NEUTRON_NPU_DCTRL3_PUSH_PADCNT(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_PUSH_PADCNT_SHIFT)) & NEUTRON_NPU_DCTRL3_PUSH_PADCNT_MASK)

#define NEUTRON_NPU_DCTRL3_PUSH_PADBYTE_MASK     (0xFF000000U)
#define NEUTRON_NPU_DCTRL3_PUSH_PADBYTE_SHIFT    (24U)
/*! PADBYTE - Pad Byte */
#define NEUTRON_NPU_DCTRL3_PUSH_PADBYTE(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_PUSH_PADBYTE_SHIFT)) & NEUTRON_NPU_DCTRL3_PUSH_PADBYTE_MASK)
/*! @} */

/*! @name DSADDR0 - Push and Fetch Source Address */
/*! @{ */

#define NEUTRON_NPU_DSADDR0_DSADDR0_MASK         (0xFFFFFFFFU)
#define NEUTRON_NPU_DSADDR0_DSADDR0_SHIFT        (0U)
/*! DSADDR0 - DSADDR0 */
#define NEUTRON_NPU_DSADDR0_DSADDR0(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DSADDR0_DSADDR0_SHIFT)) & NEUTRON_NPU_DSADDR0_DSADDR0_MASK)
/*! @} */

/*! @name DSADDR1 - Push and Fetch Source Address */
/*! @{ */

#define NEUTRON_NPU_DSADDR1_DSADDR1_MASK         (0xFFFFFFFFU)
#define NEUTRON_NPU_DSADDR1_DSADDR1_SHIFT        (0U)
/*! DSADDR1 - DSADDR1 */
#define NEUTRON_NPU_DSADDR1_DSADDR1(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DSADDR1_DSADDR1_SHIFT)) & NEUTRON_NPU_DSADDR1_DSADDR1_MASK)
/*! @} */

/*! @name DSADDR2 - Push and Fetch Source Address */
/*! @{ */

#define NEUTRON_NPU_DSADDR2_DSADDR2_MASK         (0xFFFFFFFFU)
#define NEUTRON_NPU_DSADDR2_DSADDR2_SHIFT        (0U)
/*! DSADDR2 - DSADDR2 */
#define NEUTRON_NPU_DSADDR2_DSADDR2(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DSADDR2_DSADDR2_SHIFT)) & NEUTRON_NPU_DSADDR2_DSADDR2_MASK)
/*! @} */

/*! @name DSADDR3 - Push and Fetch Source Address */
/*! @{ */

#define NEUTRON_NPU_DSADDR3_DSADDR3_MASK         (0xFFFFFFFFU)
#define NEUTRON_NPU_DSADDR3_DSADDR3_SHIFT        (0U)
/*! DSADDR3 - DSADDR3 */
#define NEUTRON_NPU_DSADDR3_DSADDR3(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DSADDR3_DSADDR3_SHIFT)) & NEUTRON_NPU_DSADDR3_DSADDR3_MASK)
/*! @} */

/*! @name DDADDR0 - Push and Fetch Destination Address */
/*! @{ */

#define NEUTRON_NPU_DDADDR0_DDADDR0_MASK         (0xFFFFFFFFU)
#define NEUTRON_NPU_DDADDR0_DDADDR0_SHIFT        (0U)
/*! DDADDR0 - DDADDR0 */
#define NEUTRON_NPU_DDADDR0_DDADDR0(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DDADDR0_DDADDR0_SHIFT)) & NEUTRON_NPU_DDADDR0_DDADDR0_MASK)
/*! @} */

/*! @name DDADDR1 - Push and Fetch Destination Address */
/*! @{ */

#define NEUTRON_NPU_DDADDR1_DDADDR1_MASK         (0xFFFFFFFFU)
#define NEUTRON_NPU_DDADDR1_DDADDR1_SHIFT        (0U)
/*! DDADDR1 - DDADDR1 */
#define NEUTRON_NPU_DDADDR1_DDADDR1(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DDADDR1_DDADDR1_SHIFT)) & NEUTRON_NPU_DDADDR1_DDADDR1_MASK)
/*! @} */

/*! @name DDADDR2 - Push and Fetch Destination Address */
/*! @{ */

#define NEUTRON_NPU_DDADDR2_DDADDR2_MASK         (0xFFFFFFFFU)
#define NEUTRON_NPU_DDADDR2_DDADDR2_SHIFT        (0U)
/*! DDADDR2 - DDADDR2 */
#define NEUTRON_NPU_DDADDR2_DDADDR2(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DDADDR2_DDADDR2_SHIFT)) & NEUTRON_NPU_DDADDR2_DDADDR2_MASK)
/*! @} */

/*! @name DDADDR3 - Push and Fetch Destination Address */
/*! @{ */

#define NEUTRON_NPU_DDADDR3_DDADDR3_MASK         (0xFFFFFFFFU)
#define NEUTRON_NPU_DDADDR3_DDADDR3_SHIFT        (0U)
/*! DDADDR3 - DDADDR3 */
#define NEUTRON_NPU_DDADDR3_DDADDR3(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DDADDR3_DDADDR3_SHIFT)) & NEUTRON_NPU_DDADDR3_DDADDR3_MASK)
/*! @} */

/*! @name DCTRL2_0 - Push_packed and Fetch Second Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL2_0_SRCLEN_MASK         (0x3FFFU)
#define NEUTRON_NPU_DCTRL2_0_SRCLEN_SHIFT        (0U)
/*! SRCLEN - SRCLEN */
#define NEUTRON_NPU_DCTRL2_0_SRCLEN(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_0_SRCLEN_SHIFT)) & NEUTRON_NPU_DCTRL2_0_SRCLEN_MASK)

#define NEUTRON_NPU_DCTRL2_0_SBIT_MASK           (0x10000U)
#define NEUTRON_NPU_DCTRL2_0_SBIT_SHIFT          (16U)
/*! SBIT - SBIT */
#define NEUTRON_NPU_DCTRL2_0_SBIT(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_0_SBIT_SHIFT)) & NEUTRON_NPU_DCTRL2_0_SBIT_MASK)

#define NEUTRON_NPU_DCTRL2_0_ITER_MASK           (0xFFF00000U)
#define NEUTRON_NPU_DCTRL2_0_ITER_SHIFT          (20U)
/*! ITER - ITER */
#define NEUTRON_NPU_DCTRL2_0_ITER(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_0_ITER_SHIFT)) & NEUTRON_NPU_DCTRL2_0_ITER_MASK)
/*! @} */

/*! @name DCTRL2_1 - Push_packed and Fetch Second Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL2_1_SRCLEN1_MASK        (0x3FFFU)
#define NEUTRON_NPU_DCTRL2_1_SRCLEN1_SHIFT       (0U)
/*! SRCLEN1 - SRCLEN1 */
#define NEUTRON_NPU_DCTRL2_1_SRCLEN1(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_1_SRCLEN1_SHIFT)) & NEUTRON_NPU_DCTRL2_1_SRCLEN1_MASK)

#define NEUTRON_NPU_DCTRL2_1_SBIT_MASK           (0x10000U)
#define NEUTRON_NPU_DCTRL2_1_SBIT_SHIFT          (16U)
/*! SBIT - SBIT */
#define NEUTRON_NPU_DCTRL2_1_SBIT(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_1_SBIT_SHIFT)) & NEUTRON_NPU_DCTRL2_1_SBIT_MASK)

#define NEUTRON_NPU_DCTRL2_1_ITER1_MASK          (0xFFF00000U)
#define NEUTRON_NPU_DCTRL2_1_ITER1_SHIFT         (20U)
/*! ITER1 - ITER1 */
#define NEUTRON_NPU_DCTRL2_1_ITER1(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_1_ITER1_SHIFT)) & NEUTRON_NPU_DCTRL2_1_ITER1_MASK)
/*! @} */

/*! @name DCTRL2_2 - Push_packed and Fetch Second Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL2_2_SRCLEN2_MASK        (0x3FFFU)
#define NEUTRON_NPU_DCTRL2_2_SRCLEN2_SHIFT       (0U)
/*! SRCLEN2 - SRCLEN2 */
#define NEUTRON_NPU_DCTRL2_2_SRCLEN2(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_2_SRCLEN2_SHIFT)) & NEUTRON_NPU_DCTRL2_2_SRCLEN2_MASK)

#define NEUTRON_NPU_DCTRL2_2_SBIT_MASK           (0x10000U)
#define NEUTRON_NPU_DCTRL2_2_SBIT_SHIFT          (16U)
/*! SBIT - SBIT */
#define NEUTRON_NPU_DCTRL2_2_SBIT(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_2_SBIT_SHIFT)) & NEUTRON_NPU_DCTRL2_2_SBIT_MASK)

#define NEUTRON_NPU_DCTRL2_2_ITER2_MASK          (0xFFF00000U)
#define NEUTRON_NPU_DCTRL2_2_ITER2_SHIFT         (20U)
/*! ITER2 - ITER2 */
#define NEUTRON_NPU_DCTRL2_2_ITER2(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_2_ITER2_SHIFT)) & NEUTRON_NPU_DCTRL2_2_ITER2_MASK)
/*! @} */

/*! @name DCTRL2_3 - Push_packed and Fetch Second Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL2_3_SRCLEN3_MASK        (0x3FFFU)
#define NEUTRON_NPU_DCTRL2_3_SRCLEN3_SHIFT       (0U)
/*! SRCLEN3 - SRCLEN3 */
#define NEUTRON_NPU_DCTRL2_3_SRCLEN3(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_3_SRCLEN3_SHIFT)) & NEUTRON_NPU_DCTRL2_3_SRCLEN3_MASK)

#define NEUTRON_NPU_DCTRL2_3_SBIT_MASK           (0x10000U)
#define NEUTRON_NPU_DCTRL2_3_SBIT_SHIFT          (16U)
/*! SBIT - SBIT */
#define NEUTRON_NPU_DCTRL2_3_SBIT(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_3_SBIT_SHIFT)) & NEUTRON_NPU_DCTRL2_3_SBIT_MASK)

#define NEUTRON_NPU_DCTRL2_3_ITER3_MASK          (0xFFF00000U)
#define NEUTRON_NPU_DCTRL2_3_ITER3_SHIFT         (20U)
/*! ITER3 - ITER3 */
#define NEUTRON_NPU_DCTRL2_3_ITER3(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL2_3_ITER3_SHIFT)) & NEUTRON_NPU_DCTRL2_3_ITER3_MASK)
/*! @} */

/*! @name WCTRL - Weight Fetch Control */
/*! @{ */

#define NEUTRON_NPU_WCTRL_MODE_MASK              (0x3U)
#define NEUTRON_NPU_WCTRL_MODE_SHIFT             (0U)
/*! MODE - Mode
 *  0b00..Reserved
 *  0b01..Activate
 *  0b10..Fetch unpack
 *  0b11..Clears all pend-ready bits (see WPENDx).
 */
#define NEUTRON_NPU_WCTRL_MODE(x)                (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WCTRL_MODE_SHIFT)) & NEUTRON_NPU_WCTRL_MODE_MASK)

#define NEUTRON_NPU_WCTRL_SRCEQDST_MASK          (0x4U)
#define NEUTRON_NPU_WCTRL_SRCEQDST_SHIFT         (2U)
/*! SRCEQDST - SRCEQDST */
#define NEUTRON_NPU_WCTRL_SRCEQDST(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WCTRL_SRCEQDST_SHIFT)) & NEUTRON_NPU_WCTRL_SRCEQDST_MASK)

#define NEUTRON_NPU_WCTRL_PADINSERT_MASK         (0x8U)
#define NEUTRON_NPU_WCTRL_PADINSERT_SHIFT        (3U)
/*! PADINSERT - Pad Insert */
#define NEUTRON_NPU_WCTRL_PADINSERT(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WCTRL_PADINSERT_SHIFT)) & NEUTRON_NPU_WCTRL_PADINSERT_MASK)

#define NEUTRON_NPU_WCTRL_LEN_MASK               (0xFFFF0U)
#define NEUTRON_NPU_WCTRL_LEN_SHIFT              (4U)
/*! LEN - LEN */
#define NEUTRON_NPU_WCTRL_LEN(x)                 (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WCTRL_LEN_SHIFT)) & NEUTRON_NPU_WCTRL_LEN_MASK)

#define NEUTRON_NPU_WCTRL_PADCNT_MASK            (0xF00000U)
#define NEUTRON_NPU_WCTRL_PADCNT_SHIFT           (20U)
/*! PADCNT - Pad Count */
#define NEUTRON_NPU_WCTRL_PADCNT(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WCTRL_PADCNT_SHIFT)) & NEUTRON_NPU_WCTRL_PADCNT_MASK)

#define NEUTRON_NPU_WCTRL_PADBYTE_MASK           (0xFF000000U)
#define NEUTRON_NPU_WCTRL_PADBYTE_SHIFT          (24U)
/*! PADBYTE - Pad Byte */
#define NEUTRON_NPU_WCTRL_PADBYTE(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WCTRL_PADBYTE_SHIFT)) & NEUTRON_NPU_WCTRL_PADBYTE_MASK)
/*! @} */

/*! @name WSADDR - Weight Fetch Source Address */
/*! @{ */

#define NEUTRON_NPU_WSADDR_ADDR_MASK             (0xFFFFFFF0U)
#define NEUTRON_NPU_WSADDR_ADDR_SHIFT            (4U)
/*! ADDR - ADDR */
#define NEUTRON_NPU_WSADDR_ADDR(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WSADDR_ADDR_SHIFT)) & NEUTRON_NPU_WSADDR_ADDR_MASK)
/*! @} */

/*! @name WDADDR - Weight Fetch Destination Address */
/*! @{ */

#define NEUTRON_NPU_WDADDR_ADDR_MASK             (0xFFFFFFF0U)
#define NEUTRON_NPU_WDADDR_ADDR_SHIFT            (4U)
/*! ADDR - ADDR */
#define NEUTRON_NPU_WDADDR_ADDR(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WDADDR_ADDR_SHIFT)) & NEUTRON_NPU_WDADDR_ADDR_MASK)
/*! @} */

/*! @name DCTRL3_0 - Fetch Unpack Third Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL3_0_SRCSTRIDE_MASK      (0xFFFFU)
#define NEUTRON_NPU_DCTRL3_0_SRCSTRIDE_SHIFT     (0U)
/*! SRCSTRIDE - SRCSTRIDE */
#define NEUTRON_NPU_DCTRL3_0_SRCSTRIDE(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_0_SRCSTRIDE_SHIFT)) & NEUTRON_NPU_DCTRL3_0_SRCSTRIDE_MASK)

#define NEUTRON_NPU_DCTRL3_0_DSTSTRIDE_MASK      (0xFFFF0000U)
#define NEUTRON_NPU_DCTRL3_0_DSTSTRIDE_SHIFT     (16U)
/*! DSTSTRIDE - DSTSTRIDE */
#define NEUTRON_NPU_DCTRL3_0_DSTSTRIDE(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_0_DSTSTRIDE_SHIFT)) & NEUTRON_NPU_DCTRL3_0_DSTSTRIDE_MASK)
/*! @} */

/*! @name DCTRL3_1 - Fetch Unpack Third Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL3_1_SRCSTRIDE_MASK      (0xFFFFU)
#define NEUTRON_NPU_DCTRL3_1_SRCSTRIDE_SHIFT     (0U)
/*! SRCSTRIDE - SRCSTRIDE */
#define NEUTRON_NPU_DCTRL3_1_SRCSTRIDE(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_1_SRCSTRIDE_SHIFT)) & NEUTRON_NPU_DCTRL3_1_SRCSTRIDE_MASK)

#define NEUTRON_NPU_DCTRL3_1_DSTSTRIDE_MASK      (0xFFFF0000U)
#define NEUTRON_NPU_DCTRL3_1_DSTSTRIDE_SHIFT     (16U)
/*! DSTSTRIDE - DSTSTRIDE */
#define NEUTRON_NPU_DCTRL3_1_DSTSTRIDE(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_1_DSTSTRIDE_SHIFT)) & NEUTRON_NPU_DCTRL3_1_DSTSTRIDE_MASK)
/*! @} */

/*! @name DCTRL3_2 - Push pack Third Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL3_2_SRCSTRIDE_MASK      (0xFFFFU)
#define NEUTRON_NPU_DCTRL3_2_SRCSTRIDE_SHIFT     (0U)
/*! SRCSTRIDE - SRCSTRIDE */
#define NEUTRON_NPU_DCTRL3_2_SRCSTRIDE(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_2_SRCSTRIDE_SHIFT)) & NEUTRON_NPU_DCTRL3_2_SRCSTRIDE_MASK)

#define NEUTRON_NPU_DCTRL3_2_DSTSTRIDE_MASK      (0xFFFF0000U)
#define NEUTRON_NPU_DCTRL3_2_DSTSTRIDE_SHIFT     (16U)
/*! DSTSTRIDE - DSTSTRIDE */
#define NEUTRON_NPU_DCTRL3_2_DSTSTRIDE(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_2_DSTSTRIDE_SHIFT)) & NEUTRON_NPU_DCTRL3_2_DSTSTRIDE_MASK)
/*! @} */

/*! @name DCTRL3_3 - Push pack Third Control */
/*! @{ */

#define NEUTRON_NPU_DCTRL3_3_SRCSTRIDE_MASK      (0xFFFFU)
#define NEUTRON_NPU_DCTRL3_3_SRCSTRIDE_SHIFT     (0U)
/*! SRCSTRIDE - SRCSTRIDE */
#define NEUTRON_NPU_DCTRL3_3_SRCSTRIDE(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_3_SRCSTRIDE_SHIFT)) & NEUTRON_NPU_DCTRL3_3_SRCSTRIDE_MASK)

#define NEUTRON_NPU_DCTRL3_3_DSTSTRIDE_MASK      (0xFFFF0000U)
#define NEUTRON_NPU_DCTRL3_3_DSTSTRIDE_SHIFT     (16U)
/*! DSTSTRIDE - DSTSTRIDE */
#define NEUTRON_NPU_DCTRL3_3_DSTSTRIDE(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DCTRL3_3_DSTSTRIDE_SHIFT)) & NEUTRON_NPU_DCTRL3_3_DSTSTRIDE_MASK)
/*! @} */

/*! @name WCTRL2_0 - Weight Fetch Second Control */
/*! @{ */

#define NEUTRON_NPU_WCTRL2_0_SRCLEN_MASK         (0x3FFFU)
#define NEUTRON_NPU_WCTRL2_0_SRCLEN_SHIFT        (0U)
/*! SRCLEN - SRCLEN */
#define NEUTRON_NPU_WCTRL2_0_SRCLEN(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WCTRL2_0_SRCLEN_SHIFT)) & NEUTRON_NPU_WCTRL2_0_SRCLEN_MASK)

#define NEUTRON_NPU_WCTRL2_0_SBIT_MASK           (0x10000U)
#define NEUTRON_NPU_WCTRL2_0_SBIT_SHIFT          (16U)
/*! SBIT - SBIT */
#define NEUTRON_NPU_WCTRL2_0_SBIT(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WCTRL2_0_SBIT_SHIFT)) & NEUTRON_NPU_WCTRL2_0_SBIT_MASK)

#define NEUTRON_NPU_WCTRL2_0_ITER_MASK           (0xFFF00000U)
#define NEUTRON_NPU_WCTRL2_0_ITER_SHIFT          (20U)
/*! ITER - ITER */
#define NEUTRON_NPU_WCTRL2_0_ITER(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WCTRL2_0_ITER_SHIFT)) & NEUTRON_NPU_WCTRL2_0_ITER_MASK)
/*! @} */

/*! @name WCTRL3_0 - Weight Fetch Unpack Third Control */
/*! @{ */

#define NEUTRON_NPU_WCTRL3_0_SRCSTRIDE_MASK      (0xFFFFU)
#define NEUTRON_NPU_WCTRL3_0_SRCSTRIDE_SHIFT     (0U)
/*! SRCSTRIDE - SRCSTRIDE */
#define NEUTRON_NPU_WCTRL3_0_SRCSTRIDE(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WCTRL3_0_SRCSTRIDE_SHIFT)) & NEUTRON_NPU_WCTRL3_0_SRCSTRIDE_MASK)

#define NEUTRON_NPU_WCTRL3_0_DSTSTRIDE_MASK      (0xFFFF0000U)
#define NEUTRON_NPU_WCTRL3_0_DSTSTRIDE_SHIFT     (16U)
/*! DSTSTRIDE - DSTSTRIDE */
#define NEUTRON_NPU_WCTRL3_0_DSTSTRIDE(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WCTRL3_0_DSTSTRIDE_SHIFT)) & NEUTRON_NPU_WCTRL3_0_DSTSTRIDE_MASK)
/*! @} */

/*! @name WPEND1 - Weight Pend/Ready set */
/*! @{ */

#define NEUTRON_NPU_WPEND1_WPEND1_ZONE0_MASK     (0xFFFFU)
#define NEUTRON_NPU_WPEND1_WPEND1_ZONE0_SHIFT    (0U)
/*! WPEND1_ZONE0 - WPEND1_ZONE0 */
#define NEUTRON_NPU_WPEND1_WPEND1_ZONE0(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WPEND1_WPEND1_ZONE0_SHIFT)) & NEUTRON_NPU_WPEND1_WPEND1_ZONE0_MASK)

#define NEUTRON_NPU_WPEND1_WPEND1_ZONE1_MASK     (0xFFFF0000U)
#define NEUTRON_NPU_WPEND1_WPEND1_ZONE1_SHIFT    (16U)
/*! WPEND1_ZONE1 - WPEND1_ZONE0 */
#define NEUTRON_NPU_WPEND1_WPEND1_ZONE1(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WPEND1_WPEND1_ZONE1_SHIFT)) & NEUTRON_NPU_WPEND1_WPEND1_ZONE1_MASK)
/*! @} */

/*! @name WPEND2 - Weight Pend/Ready set */
/*! @{ */

#define NEUTRON_NPU_WPEND2_WPEND2_ZONE2_MASK     (0xFFFFU)
#define NEUTRON_NPU_WPEND2_WPEND2_ZONE2_SHIFT    (0U)
/*! WPEND2_ZONE2 - WPEND1_ZONE0 */
#define NEUTRON_NPU_WPEND2_WPEND2_ZONE2(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WPEND2_WPEND2_ZONE2_SHIFT)) & NEUTRON_NPU_WPEND2_WPEND2_ZONE2_MASK)

#define NEUTRON_NPU_WPEND2_WPEND2_ZONE3_MASK     (0xFFFF0000U)
#define NEUTRON_NPU_WPEND2_WPEND2_ZONE3_SHIFT    (16U)
/*! WPEND2_ZONE3 - WPEND1_ZONE0 */
#define NEUTRON_NPU_WPEND2_WPEND2_ZONE3(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_WPEND2_WPEND2_ZONE3_SHIFT)) & NEUTRON_NPU_WPEND2_WPEND2_ZONE3_MASK)
/*! @} */

/*! @name APPCTRL_SOC - Application Control */
/*! @{ */

#define NEUTRON_NPU_APPCTRL_SOC_INFCONT_MASK     (0x1U)
#define NEUTRON_NPU_APPCTRL_SOC_INFCONT_SHIFT    (0U)
/*! INFCONT - INFCONT */
#define NEUTRON_NPU_APPCTRL_SOC_INFCONT(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_SOC_INFCONT_SHIFT)) & NEUTRON_NPU_APPCTRL_SOC_INFCONT_MASK)

#define NEUTRON_NPU_APPCTRL_SOC_INFHALT_MASK     (0x2U)
#define NEUTRON_NPU_APPCTRL_SOC_INFHALT_SHIFT    (1U)
/*! INFHALT - INFHALT */
#define NEUTRON_NPU_APPCTRL_SOC_INFHALT(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_SOC_INFHALT_SHIFT)) & NEUTRON_NPU_APPCTRL_SOC_INFHALT_MASK)

#define NEUTRON_NPU_APPCTRL_SOC_SYS_SHUTDOWN_MASK (0x4U)
#define NEUTRON_NPU_APPCTRL_SOC_SYS_SHUTDOWN_SHIFT (2U)
/*! SYS_SHUTDOWN - SYS_SHUTDOWN */
#define NEUTRON_NPU_APPCTRL_SOC_SYS_SHUTDOWN(x)  (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_SOC_SYS_SHUTDOWN_SHIFT)) & NEUTRON_NPU_APPCTRL_SOC_SYS_SHUTDOWN_MASK)

#define NEUTRON_NPU_APPCTRL_SOC_IMGPONG_MASK     (0x10U)
#define NEUTRON_NPU_APPCTRL_SOC_IMGPONG_SHIFT    (4U)
/*! IMGPONG - IMGPONG */
#define NEUTRON_NPU_APPCTRL_SOC_IMGPONG(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_SOC_IMGPONG_SHIFT)) & NEUTRON_NPU_APPCTRL_SOC_IMGPONG_MASK)

#define NEUTRON_NPU_APPCTRL_SOC_RESDONE_MASK     (0x20U)
#define NEUTRON_NPU_APPCTRL_SOC_RESDONE_SHIFT    (5U)
/*! RESDONE - RESDONE */
#define NEUTRON_NPU_APPCTRL_SOC_RESDONE(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_SOC_RESDONE_SHIFT)) & NEUTRON_NPU_APPCTRL_SOC_RESDONE_MASK)

#define NEUTRON_NPU_APPCTRL_SOC_RINGSTALL_MASK   (0x100U)
#define NEUTRON_NPU_APPCTRL_SOC_RINGSTALL_SHIFT  (8U)
/*! RINGSTALL - RINGSTALL */
#define NEUTRON_NPU_APPCTRL_SOC_RINGSTALL(x)     (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_SOC_RINGSTALL_SHIFT)) & NEUTRON_NPU_APPCTRL_SOC_RINGSTALL_MASK)

#define NEUTRON_NPU_APPCTRL_SOC_INTDONEENA2_MASK (0x200U)
#define NEUTRON_NPU_APPCTRL_SOC_INTDONEENA2_SHIFT (9U)
/*! INTDONEENA2 - INTDONEENA */
#define NEUTRON_NPU_APPCTRL_SOC_INTDONEENA2(x)   (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_SOC_INTDONEENA2_SHIFT)) & NEUTRON_NPU_APPCTRL_SOC_INTDONEENA2_MASK)

#define NEUTRON_NPU_APPCTRL_SOC_INTMBOXENA2_MASK (0x400U)
#define NEUTRON_NPU_APPCTRL_SOC_INTMBOXENA2_SHIFT (10U)
/*! INTMBOXENA2 - INTMBOXENA */
#define NEUTRON_NPU_APPCTRL_SOC_INTMBOXENA2(x)   (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_SOC_INTMBOXENA2_SHIFT)) & NEUTRON_NPU_APPCTRL_SOC_INTMBOXENA2_MASK)

#define NEUTRON_NPU_APPCTRL_SOC_MBZVWR_MASK      (0xFF0000U)
#define NEUTRON_NPU_APPCTRL_SOC_MBZVWR_SHIFT     (16U)
/*! MBZVWR - MBZVWR */
#define NEUTRON_NPU_APPCTRL_SOC_MBZVWR(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_SOC_MBZVWR_SHIFT)) & NEUTRON_NPU_APPCTRL_SOC_MBZVWR_MASK)

#define NEUTRON_NPU_APPCTRL_SOC_MBSOCWR_MASK     (0xFF000000U)
#define NEUTRON_NPU_APPCTRL_SOC_MBSOCWR_SHIFT    (24U)
/*! MBSOCWR - MBSOCWR */
#define NEUTRON_NPU_APPCTRL_SOC_MBSOCWR(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_SOC_MBSOCWR_SHIFT)) & NEUTRON_NPU_APPCTRL_SOC_MBSOCWR_MASK)
/*! @} */

/*! @name APPCTRL_ZV - Application Control */
/*! @{ */

#define NEUTRON_NPU_APPCTRL_ZV_INFCONT_MASK      (0x1U)
#define NEUTRON_NPU_APPCTRL_ZV_INFCONT_SHIFT     (0U)
/*! INFCONT - INFCONT */
#define NEUTRON_NPU_APPCTRL_ZV_INFCONT(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_ZV_INFCONT_SHIFT)) & NEUTRON_NPU_APPCTRL_ZV_INFCONT_MASK)

#define NEUTRON_NPU_APPCTRL_ZV_INFHALT_MASK      (0x2U)
#define NEUTRON_NPU_APPCTRL_ZV_INFHALT_SHIFT     (1U)
/*! INFHALT - INFHALT */
#define NEUTRON_NPU_APPCTRL_ZV_INFHALT(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_ZV_INFHALT_SHIFT)) & NEUTRON_NPU_APPCTRL_ZV_INFHALT_MASK)

#define NEUTRON_NPU_APPCTRL_ZV_SYS_SHUTDOWN_MASK (0x4U)
#define NEUTRON_NPU_APPCTRL_ZV_SYS_SHUTDOWN_SHIFT (2U)
/*! SYS_SHUTDOWN - SYS_SHUTDOWN */
#define NEUTRON_NPU_APPCTRL_ZV_SYS_SHUTDOWN(x)   (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_ZV_SYS_SHUTDOWN_SHIFT)) & NEUTRON_NPU_APPCTRL_ZV_SYS_SHUTDOWN_MASK)

#define NEUTRON_NPU_APPCTRL_ZV_IMGPONG_MASK      (0x10U)
#define NEUTRON_NPU_APPCTRL_ZV_IMGPONG_SHIFT     (4U)
/*! IMGPONG - IMGPONG */
#define NEUTRON_NPU_APPCTRL_ZV_IMGPONG(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_ZV_IMGPONG_SHIFT)) & NEUTRON_NPU_APPCTRL_ZV_IMGPONG_MASK)

#define NEUTRON_NPU_APPCTRL_ZV_RESDONE_MASK      (0x20U)
#define NEUTRON_NPU_APPCTRL_ZV_RESDONE_SHIFT     (5U)
/*! RESDONE - RESDONE */
#define NEUTRON_NPU_APPCTRL_ZV_RESDONE(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_ZV_RESDONE_SHIFT)) & NEUTRON_NPU_APPCTRL_ZV_RESDONE_MASK)

#define NEUTRON_NPU_APPCTRL_ZV_RINGSTALL_MASK    (0x100U)
#define NEUTRON_NPU_APPCTRL_ZV_RINGSTALL_SHIFT   (8U)
/*! RINGSTALL - RINGSTALL */
#define NEUTRON_NPU_APPCTRL_ZV_RINGSTALL(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_ZV_RINGSTALL_SHIFT)) & NEUTRON_NPU_APPCTRL_ZV_RINGSTALL_MASK)

#define NEUTRON_NPU_APPCTRL_ZV_INTDONEENA1_MASK  (0x200U)
#define NEUTRON_NPU_APPCTRL_ZV_INTDONEENA1_SHIFT (9U)
/*! INTDONEENA1 - INTDONEENA */
#define NEUTRON_NPU_APPCTRL_ZV_INTDONEENA1(x)    (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_ZV_INTDONEENA1_SHIFT)) & NEUTRON_NPU_APPCTRL_ZV_INTDONEENA1_MASK)

#define NEUTRON_NPU_APPCTRL_ZV_INTMBOXENA1_MASK  (0x400U)
#define NEUTRON_NPU_APPCTRL_ZV_INTMBOXENA1_SHIFT (10U)
/*! INTMBOXENA1 - INTMBOXENA */
#define NEUTRON_NPU_APPCTRL_ZV_INTMBOXENA1(x)    (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_ZV_INTMBOXENA1_SHIFT)) & NEUTRON_NPU_APPCTRL_ZV_INTMBOXENA1_MASK)

#define NEUTRON_NPU_APPCTRL_ZV_MBZVWR_MASK       (0xFF0000U)
#define NEUTRON_NPU_APPCTRL_ZV_MBZVWR_SHIFT      (16U)
/*! MBZVWR - MBZVWR */
#define NEUTRON_NPU_APPCTRL_ZV_MBZVWR(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_ZV_MBZVWR_SHIFT)) & NEUTRON_NPU_APPCTRL_ZV_MBZVWR_MASK)

#define NEUTRON_NPU_APPCTRL_ZV_MBSOCWR_MASK      (0xFF000000U)
#define NEUTRON_NPU_APPCTRL_ZV_MBSOCWR_SHIFT     (24U)
/*! MBSOCWR - MBSOCWR */
#define NEUTRON_NPU_APPCTRL_ZV_MBSOCWR(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPCTRL_ZV_MBSOCWR_SHIFT)) & NEUTRON_NPU_APPCTRL_ZV_MBSOCWR_MASK)
/*! @} */

/*! @name APPSTATUS - Messages to SoC by Zen-V App using W1S */
/*! @{ */

#define NEUTRON_NPU_APPSTATUS_INFDONE_MASK       (0x1U)
#define NEUTRON_NPU_APPSTATUS_INFDONE_SHIFT      (0U)
/*! INFDONE - Inference Done */
#define NEUTRON_NPU_APPSTATUS_INFDONE(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPSTATUS_INFDONE_SHIFT)) & NEUTRON_NPU_APPSTATUS_INFDONE_MASK)

#define NEUTRON_NPU_APPSTATUS_INFHALTED_MASK     (0x2U)
#define NEUTRON_NPU_APPSTATUS_INFHALTED_SHIFT    (1U)
/*! INFHALTED - INFHALTED */
#define NEUTRON_NPU_APPSTATUS_INFHALTED(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPSTATUS_INFHALTED_SHIFT)) & NEUTRON_NPU_APPSTATUS_INFHALTED_MASK)

#define NEUTRON_NPU_APPSTATUS_INFBUFFHALF_MASK   (0x4U)
#define NEUTRON_NPU_APPSTATUS_INFBUFFHALF_SHIFT  (2U)
/*! INFBUFFHALF - INFBUFFHALF */
#define NEUTRON_NPU_APPSTATUS_INFBUFFHALF(x)     (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPSTATUS_INFBUFFHALF_SHIFT)) & NEUTRON_NPU_APPSTATUS_INFBUFFHALF_MASK)

#define NEUTRON_NPU_APPSTATUS_INFOUTHALF_MASK    (0x8U)
#define NEUTRON_NPU_APPSTATUS_INFOUTHALF_SHIFT   (3U)
/*! INFOUTHALF - INFOUTHALF */
#define NEUTRON_NPU_APPSTATUS_INFOUTHALF(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPSTATUS_INFOUTHALF_SHIFT)) & NEUTRON_NPU_APPSTATUS_INFOUTHALF_MASK)

#define NEUTRON_NPU_APPSTATUS_MBOX_MASK          (0x10U)
#define NEUTRON_NPU_APPSTATUS_MBOX_SHIFT         (4U)
/*! MBOX - Mailbox */
#define NEUTRON_NPU_APPSTATUS_MBOX(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPSTATUS_MBOX_SHIFT)) & NEUTRON_NPU_APPSTATUS_MBOX_MASK)

#define NEUTRON_NPU_APPSTATUS_FAULTCAUSE_MASK    (0x3F0000U)
#define NEUTRON_NPU_APPSTATUS_FAULTCAUSE_SHIFT   (16U)
/*! FAULTCAUSE - Fault case */
#define NEUTRON_NPU_APPSTATUS_FAULTCAUSE(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_APPSTATUS_FAULTCAUSE_SHIFT)) & NEUTRON_NPU_APPSTATUS_FAULTCAUSE_MASK)
/*! @} */

/*! @name BASEDDRL - Base physical address in DDR */
/*! @{ */

#define NEUTRON_NPU_BASEDDRL_SPLITPRIV_MASK      (0x1U)
#define NEUTRON_NPU_BASEDDRL_SPLITPRIV_SHIFT     (0U)
/*! SPLITPRIV - SPLITPRIV */
#define NEUTRON_NPU_BASEDDRL_SPLITPRIV(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_BASEDDRL_SPLITPRIV_SHIFT)) & NEUTRON_NPU_BASEDDRL_SPLITPRIV_MASK)

#define NEUTRON_NPU_BASEDDRL_LIMITMB_MASK        (0x1FF00U)
#define NEUTRON_NPU_BASEDDRL_LIMITMB_SHIFT       (8U)
/*! LIMITMB - LIMITMB */
#define NEUTRON_NPU_BASEDDRL_LIMITMB(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_BASEDDRL_LIMITMB_SHIFT)) & NEUTRON_NPU_BASEDDRL_LIMITMB_MASK)

#define NEUTRON_NPU_BASEDDRL_BASEDDRL_MASK       (0xFFF00000U)
#define NEUTRON_NPU_BASEDDRL_BASEDDRL_SHIFT      (20U)
/*! BASEDDRL - BASEDDRL */
#define NEUTRON_NPU_BASEDDRL_BASEDDRL(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_BASEDDRL_BASEDDRL_SHIFT)) & NEUTRON_NPU_BASEDDRL_BASEDDRL_MASK)
/*! @} */

/*! @name BASEDDRH - Base physical address in DDR */
/*! @{ */

#define NEUTRON_NPU_BASEDDRH_BASEDDRH_1_MASK     (0x1FFFFU)
#define NEUTRON_NPU_BASEDDRH_BASEDDRH_1_SHIFT    (0U)
/*! BASEDDRH_1 - BASEDDRH */
#define NEUTRON_NPU_BASEDDRH_BASEDDRH_1(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_BASEDDRH_BASEDDRH_1_SHIFT)) & NEUTRON_NPU_BASEDDRH_BASEDDRH_1_MASK)

#define NEUTRON_NPU_BASEDDRH_BASEDDRH_2_MASK     (0x20000U)
#define NEUTRON_NPU_BASEDDRH_BASEDDRH_2_SHIFT    (17U)
/*! BASEDDRH_2 - BASEDDRH */
#define NEUTRON_NPU_BASEDDRH_BASEDDRH_2(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_BASEDDRH_BASEDDRH_2_SHIFT)) & NEUTRON_NPU_BASEDDRH_BASEDDRH_2_MASK)
/*! @} */

/*! @name INPUT - Offset of Input image from DDR Base */
/*! @{ */

#define NEUTRON_NPU_INPUT_INPUT_MASK             (0x3FFFFF0U)
#define NEUTRON_NPU_INPUT_INPUT_SHIFT            (4U)
/*! INPUT - INPUT */
#define NEUTRON_NPU_INPUT_INPUT(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INPUT_INPUT_SHIFT)) & NEUTRON_NPU_INPUT_INPUT_MASK)

#define NEUTRON_NPU_INPUT_INOUT_MASK             (0x80000000U)
#define NEUTRON_NPU_INPUT_INOUT_SHIFT            (31U)
/*! INOUT - INOUT */
#define NEUTRON_NPU_INPUT_INOUT(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INPUT_INOUT_SHIFT)) & NEUTRON_NPU_INPUT_INOUT_MASK)
/*! @} */

/*! @name INPUT2 - Offset of Input image from DDR Base */
/*! @{ */

#define NEUTRON_NPU_INPUT2_INPUT2_MASK           (0x3FFFFF0U)
#define NEUTRON_NPU_INPUT2_INPUT2_SHIFT          (4U)
/*! INPUT2 - INPUT2 */
#define NEUTRON_NPU_INPUT2_INPUT2(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INPUT2_INPUT2_SHIFT)) & NEUTRON_NPU_INPUT2_INPUT2_MASK)

#define NEUTRON_NPU_INPUT2_INOUT_MASK            (0x80000000U)
#define NEUTRON_NPU_INPUT2_INOUT_SHIFT           (31U)
/*! INOUT - INOUT */
#define NEUTRON_NPU_INPUT2_INOUT(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INPUT2_INOUT_SHIFT)) & NEUTRON_NPU_INPUT2_INOUT_MASK)
/*! @} */

/*! @name OUTPUT - Offset of Output results from DDR Base */
/*! @{ */

#define NEUTRON_NPU_OUTPUT_OUTPUT_MASK           (0x3FFFFF0U)
#define NEUTRON_NPU_OUTPUT_OUTPUT_SHIFT          (4U)
/*! OUTPUT - OUTPUT */
#define NEUTRON_NPU_OUTPUT_OUTPUT(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_OUTPUT_OUTPUT_SHIFT)) & NEUTRON_NPU_OUTPUT_OUTPUT_MASK)

#define NEUTRON_NPU_OUTPUT_INOUT_MASK            (0x80000000U)
#define NEUTRON_NPU_OUTPUT_INOUT_SHIFT           (31U)
/*! INOUT - INOUT */
#define NEUTRON_NPU_OUTPUT_INOUT(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_OUTPUT_INOUT_SHIFT)) & NEUTRON_NPU_OUTPUT_INOUT_MASK)
/*! @} */

/*! @name OUTPUT2 - Offset of Output results from DDR Base */
/*! @{ */

#define NEUTRON_NPU_OUTPUT2_OUTPUT2_MASK         (0x3FFFFF0U)
#define NEUTRON_NPU_OUTPUT2_OUTPUT2_SHIFT        (4U)
/*! OUTPUT2 - OUTPUT2 */
#define NEUTRON_NPU_OUTPUT2_OUTPUT2(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_OUTPUT2_OUTPUT2_SHIFT)) & NEUTRON_NPU_OUTPUT2_OUTPUT2_MASK)

#define NEUTRON_NPU_OUTPUT2_INOUT_MASK           (0x80000000U)
#define NEUTRON_NPU_OUTPUT2_INOUT_SHIFT          (31U)
/*! INOUT - INOUT */
#define NEUTRON_NPU_OUTPUT2_INOUT(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_OUTPUT2_INOUT_SHIFT)) & NEUTRON_NPU_OUTPUT2_INOUT_MASK)
/*! @} */

/*! @name CODEOFF - Offset of Zen-V code from BASEDDRn */
/*! @{ */

#define NEUTRON_NPU_CODEOFF_CODEOFF_MASK         (0x7FFFFF0U)
#define NEUTRON_NPU_CODEOFF_CODEOFF_SHIFT        (4U)
/*! CODEOFF - CODEOFF */
#define NEUTRON_NPU_CODEOFF_CODEOFF(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CODEOFF_CODEOFF_SHIFT)) & NEUTRON_NPU_CODEOFF_CODEOFF_MASK)
/*! @} */

/*! @name DATAOFF - Offset of Zen-V data from BASEDDRn */
/*! @{ */

#define NEUTRON_NPU_DATAOFF_DATAOFF_MASK         (0x7FFFFF0U)
#define NEUTRON_NPU_DATAOFF_DATAOFF_SHIFT        (4U)
/*! DATAOFF - DATAOFF */
#define NEUTRON_NPU_DATAOFF_DATAOFF(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DATAOFF_DATAOFF_SHIFT)) & NEUTRON_NPU_DATAOFF_DATAOFF_MASK)
/*! @} */

/*! @name RINGCTRL - Ring buffer control by Zen-V */
/*! @{ */

#define NEUTRON_NPU_RINGCTRL_RINGSZ_MASK         (0xFFU)
#define NEUTRON_NPU_RINGCTRL_RINGSZ_SHIFT        (0U)
/*! RINGSZ - RINGSZ */
#define NEUTRON_NPU_RINGCTRL_RINGSZ(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_RINGCTRL_RINGSZ_SHIFT)) & NEUTRON_NPU_RINGCTRL_RINGSZ_MASK)

#define NEUTRON_NPU_RINGCTRL_RINGADDR_MASK       (0x3F00U)
#define NEUTRON_NPU_RINGCTRL_RINGADDR_SHIFT      (8U)
/*! RINGADDR - RINGADDR */
#define NEUTRON_NPU_RINGCTRL_RINGADDR(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_RINGCTRL_RINGADDR_SHIFT)) & NEUTRON_NPU_RINGCTRL_RINGADDR_MASK)
/*! @} */

/*! @name TAIL - Tail of ring buffer written by Zen-V */
/*! @{ */

#define NEUTRON_NPU_TAIL_TAIL_MASK               (0xFFFFU)
#define NEUTRON_NPU_TAIL_TAIL_SHIFT              (0U)
/*! TAIL - TAIL */
#define NEUTRON_NPU_TAIL_TAIL(x)                 (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_TAIL_TAIL_SHIFT)) & NEUTRON_NPU_TAIL_TAIL_MASK)
/*! @} */

/*! @name HEAD - Head of ring buffer written by SoC */
/*! @{ */

#define NEUTRON_NPU_HEAD_HEAD_MASK               (0xFFFFU)
#define NEUTRON_NPU_HEAD_HEAD_SHIFT              (0U)
/*! HEAD - HEAD */
#define NEUTRON_NPU_HEAD_HEAD(x)                 (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_HEAD_HEAD_SHIFT)) & NEUTRON_NPU_HEAD_HEAD_MASK)
/*! @} */

/*! @name MBOX - Mailboxes For SoC/Zen-V Communications */
/*! @{ */

#define NEUTRON_NPU_MBOX_MBOX_MASK               (0xFFFFFFFFU)
#define NEUTRON_NPU_MBOX_MBOX_SHIFT              (0U)
/*! MBOX - Mailbox */
#define NEUTRON_NPU_MBOX_MBOX(x)                 (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_MBOX_MBOX_SHIFT)) & NEUTRON_NPU_MBOX_MBOX_MASK)
/*! @} */

/*! @name BASEINOUTL - Base physical address for Input/Output fetch/push */
/*! @{ */

#define NEUTRON_NPU_BASEINOUTL_LIMITMB_MASK      (0x1FF00U)
#define NEUTRON_NPU_BASEINOUTL_LIMITMB_SHIFT     (8U)
/*! LIMITMB - LIMITMB */
#define NEUTRON_NPU_BASEINOUTL_LIMITMB(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_BASEINOUTL_LIMITMB_SHIFT)) & NEUTRON_NPU_BASEINOUTL_LIMITMB_MASK)

#define NEUTRON_NPU_BASEINOUTL_BASEINOUTL_MASK   (0xFFF00000U)
#define NEUTRON_NPU_BASEINOUTL_BASEINOUTL_SHIFT  (20U)
/*! BASEINOUTL - BASESPILLL */
#define NEUTRON_NPU_BASEINOUTL_BASEINOUTL(x)     (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_BASEINOUTL_BASEINOUTL_SHIFT)) & NEUTRON_NPU_BASEINOUTL_BASEINOUTL_MASK)
/*! @} */

/*! @name BASEINOUTH - Base physical address for Spill fetch/push */
/*! @{ */

#define NEUTRON_NPU_BASEINOUTH_BASEINOUTH_1_MASK (0x1FFFFU)
#define NEUTRON_NPU_BASEINOUTH_BASEINOUTH_1_SHIFT (0U)
/*! BASEINOUTH_1 - BASEINOUTH */
#define NEUTRON_NPU_BASEINOUTH_BASEINOUTH_1(x)   (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_BASEINOUTH_BASEINOUTH_1_SHIFT)) & NEUTRON_NPU_BASEINOUTH_BASEINOUTH_1_MASK)

#define NEUTRON_NPU_BASEINOUTH_BASEINOUTH_2_MASK (0x20000U)
#define NEUTRON_NPU_BASEINOUTH_BASEINOUTH_2_SHIFT (17U)
/*! BASEINOUTH_2 - BASEINOUTH */
#define NEUTRON_NPU_BASEINOUTH_BASEINOUTH_2(x)   (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_BASEINOUTH_BASEINOUTH_2_SHIFT)) & NEUTRON_NPU_BASEINOUTH_BASEINOUTH_2_MASK)
/*! @} */

/*! @name BASESPILLL - Base physical address for Spill fetch/push */
/*! @{ */

#define NEUTRON_NPU_BASESPILLL_SPLITPRIV_MASK    (0x1U)
#define NEUTRON_NPU_BASESPILLL_SPLITPRIV_SHIFT   (0U)
/*! SPLITPRIV - SPLITPRIV */
#define NEUTRON_NPU_BASESPILLL_SPLITPRIV(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_BASESPILLL_SPLITPRIV_SHIFT)) & NEUTRON_NPU_BASESPILLL_SPLITPRIV_MASK)

#define NEUTRON_NPU_BASESPILLL_LIMITMB_MASK      (0x1FF00U)
#define NEUTRON_NPU_BASESPILLL_LIMITMB_SHIFT     (8U)
/*! LIMITMB - LIMITMB */
#define NEUTRON_NPU_BASESPILLL_LIMITMB(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_BASESPILLL_LIMITMB_SHIFT)) & NEUTRON_NPU_BASESPILLL_LIMITMB_MASK)

#define NEUTRON_NPU_BASESPILLL_BASESPILLL_MASK   (0xFFF00000U)
#define NEUTRON_NPU_BASESPILLL_BASESPILLL_SHIFT  (20U)
/*! BASESPILLL - BASESPILLL */
#define NEUTRON_NPU_BASESPILLL_BASESPILLL(x)     (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_BASESPILLL_BASESPILLL_SHIFT)) & NEUTRON_NPU_BASESPILLL_BASESPILLL_MASK)
/*! @} */

/*! @name BASESPILLH - Base physical address for Spill fetch/push */
/*! @{ */

#define NEUTRON_NPU_BASESPILLH_BASESPILLH_MASK   (0x1FFFFU)
#define NEUTRON_NPU_BASESPILLH_BASESPILLH_SHIFT  (0U)
/*! BASESPILLH - BASESPILLH */
#define NEUTRON_NPU_BASESPILLH_BASESPILLH(x)     (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_BASESPILLH_BASESPILLH_SHIFT)) & NEUTRON_NPU_BASESPILLH_BASESPILLH_MASK)
/*! @} */

/*! @name DECOMPCTRL - Control For Weight Decompressor */
/*! @{ */

#define NEUTRON_NPU_DECOMPCTRL_ENABLE_MASK       (0x1U)
#define NEUTRON_NPU_DECOMPCTRL_ENABLE_SHIFT      (0U)
/*! ENABLE - Enable */
#define NEUTRON_NPU_DECOMPCTRL_ENABLE(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DECOMPCTRL_ENABLE_SHIFT)) & NEUTRON_NPU_DECOMPCTRL_ENABLE_MASK)

#define NEUTRON_NPU_DECOMPCTRL_BYPASS_MASK       (0x2U)
#define NEUTRON_NPU_DECOMPCTRL_BYPASS_SHIFT      (1U)
/*! BYPASS - Bypass */
#define NEUTRON_NPU_DECOMPCTRL_BYPASS(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DECOMPCTRL_BYPASS_SHIFT)) & NEUTRON_NPU_DECOMPCTRL_BYPASS_MASK)

#define NEUTRON_NPU_DECOMPCTRL_NEW_META_MASK     (0x30U)
#define NEUTRON_NPU_DECOMPCTRL_NEW_META_SHIFT    (4U)
/*! NEW_META - NEW_META */
#define NEUTRON_NPU_DECOMPCTRL_NEW_META(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DECOMPCTRL_NEW_META_SHIFT)) & NEUTRON_NPU_DECOMPCTRL_NEW_META_MASK)

#define NEUTRON_NPU_DECOMPCTRL_NEW_GROUP_MASK    (0x100U)
#define NEUTRON_NPU_DECOMPCTRL_NEW_GROUP_SHIFT   (8U)
/*! NEW_GROUP - NEW_GROUP */
#define NEUTRON_NPU_DECOMPCTRL_NEW_GROUP(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DECOMPCTRL_NEW_GROUP_SHIFT)) & NEUTRON_NPU_DECOMPCTRL_NEW_GROUP_MASK)

#define NEUTRON_NPU_DECOMPCTRL_SKIP_LEN_MASK     (0xFFF00000U)
#define NEUTRON_NPU_DECOMPCTRL_SKIP_LEN_SHIFT    (20U)
/*! SKIP_LEN - Skip Length */
#define NEUTRON_NPU_DECOMPCTRL_SKIP_LEN(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DECOMPCTRL_SKIP_LEN_SHIFT)) & NEUTRON_NPU_DECOMPCTRL_SKIP_LEN_MASK)
/*! @} */

/*! @name DECOMPSTAT - state for Weight Decompressor */
/*! @{ */

#define NEUTRON_NPU_DECOMPSTAT_DONE_MASK         (0x1U)
#define NEUTRON_NPU_DECOMPSTAT_DONE_SHIFT        (0U)
/*! DONE - DONE */
#define NEUTRON_NPU_DECOMPSTAT_DONE(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DECOMPSTAT_DONE_SHIFT)) & NEUTRON_NPU_DECOMPSTAT_DONE_MASK)

#define NEUTRON_NPU_DECOMPSTAT_ACTIVE_MASK       (0x2U)
#define NEUTRON_NPU_DECOMPSTAT_ACTIVE_SHIFT      (1U)
/*! ACTIVE - ACTIVE */
#define NEUTRON_NPU_DECOMPSTAT_ACTIVE(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DECOMPSTAT_ACTIVE_SHIFT)) & NEUTRON_NPU_DECOMPSTAT_ACTIVE_MASK)

#define NEUTRON_NPU_DECOMPSTAT_ERR_DECOMP_MASK   (0x4U)
#define NEUTRON_NPU_DECOMPSTAT_ERR_DECOMP_SHIFT  (2U)
/*! ERR_DECOMP - ERR_DECOMP */
#define NEUTRON_NPU_DECOMPSTAT_ERR_DECOMP(x)     (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DECOMPSTAT_ERR_DECOMP_SHIFT)) & NEUTRON_NPU_DECOMPSTAT_ERR_DECOMP_MASK)

#define NEUTRON_NPU_DECOMPSTAT_ERR_BUS_MASK      (0x8U)
#define NEUTRON_NPU_DECOMPSTAT_ERR_BUS_SHIFT     (3U)
/*! ERR_BUS - ERR_BUS */
#define NEUTRON_NPU_DECOMPSTAT_ERR_BUS(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DECOMPSTAT_ERR_BUS_SHIFT)) & NEUTRON_NPU_DECOMPSTAT_ERR_BUS_MASK)

#define NEUTRON_NPU_DECOMPSTAT_ERR_OVER_MASK     (0x10U)
#define NEUTRON_NPU_DECOMPSTAT_ERR_OVER_SHIFT    (4U)
/*! ERR_OVER - ERR_OVER */
#define NEUTRON_NPU_DECOMPSTAT_ERR_OVER(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DECOMPSTAT_ERR_OVER_SHIFT)) & NEUTRON_NPU_DECOMPSTAT_ERR_OVER_MASK)

#define NEUTRON_NPU_DECOMPSTAT_ERR_UNDER_MASK    (0x20U)
#define NEUTRON_NPU_DECOMPSTAT_ERR_UNDER_SHIFT   (5U)
/*! ERR_UNDER - ERR_UNDER */
#define NEUTRON_NPU_DECOMPSTAT_ERR_UNDER(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_DECOMPSTAT_ERR_UNDER_SHIFT)) & NEUTRON_NPU_DECOMPSTAT_ERR_UNDER_MASK)
/*! @} */

/*! @name GROUP_BASE - DDR offset from base for Weight Decompressor */
/*! @{ */

#define NEUTRON_NPU_GROUP_BASE_OFFSET_MASK       (0x7FFFFFF0U)
#define NEUTRON_NPU_GROUP_BASE_OFFSET_SHIFT      (4U)
/*! OFFSET - OFFSET */
#define NEUTRON_NPU_GROUP_BASE_OFFSET(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_GROUP_BASE_OFFSET_SHIFT)) & NEUTRON_NPU_GROUP_BASE_OFFSET_MASK)
/*! @} */

/*! @name GROUP_LEN - Length in bytes of current Decompressor Group in External memory */
/*! @{ */

#define NEUTRON_NPU_GROUP_LEN_LEN_MASK           (0x3FFF0U)
#define NEUTRON_NPU_GROUP_LEN_LEN_SHIFT          (4U)
/*! LEN - LEN */
#define NEUTRON_NPU_GROUP_LEN_LEN(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_GROUP_LEN_LEN_SHIFT)) & NEUTRON_NPU_GROUP_LEN_LEN_MASK)
/*! @} */

/*! @name CRYPTO - Control for Cryptographic protection of models by SoC security */
/*! @{ */

#define NEUTRON_NPU_CRYPTO_CRYPTOLOCK_MASK       (0x1U)
#define NEUTRON_NPU_CRYPTO_CRYPTOLOCK_SHIFT      (0U)
/*! CRYPTOLOCK - CRYPTOLOCK */
#define NEUTRON_NPU_CRYPTO_CRYPTOLOCK(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CRYPTO_CRYPTOLOCK_SHIFT)) & NEUTRON_NPU_CRYPTO_CRYPTOLOCK_MASK)

#define NEUTRON_NPU_CRYPTO_DBGLOCK_MASK          (0x2U)
#define NEUTRON_NPU_CRYPTO_DBGLOCK_SHIFT         (1U)
/*! DBGLOCK - DBGLOCK */
#define NEUTRON_NPU_CRYPTO_DBGLOCK(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CRYPTO_DBGLOCK_SHIFT)) & NEUTRON_NPU_CRYPTO_DBGLOCK_MASK)

#define NEUTRON_NPU_CRYPTO_PCLOCK_MASK           (0x4U)
#define NEUTRON_NPU_CRYPTO_PCLOCK_SHIFT          (2U)
/*! PCLOCK - PCLOCK */
#define NEUTRON_NPU_CRYPTO_PCLOCK(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CRYPTO_PCLOCK_SHIFT)) & NEUTRON_NPU_CRYPTO_PCLOCK_MASK)

#define NEUTRON_NPU_CRYPTO_CRYPTOMODEL_MASK      (0x100U)
#define NEUTRON_NPU_CRYPTO_CRYPTOMODEL_SHIFT     (8U)
/*! CRYPTOMODEL - CRYPTOMODEL */
#define NEUTRON_NPU_CRYPTO_CRYPTOMODEL(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CRYPTO_CRYPTOMODEL_SHIFT)) & NEUTRON_NPU_CRYPTO_CRYPTOMODEL_MASK)

#define NEUTRON_NPU_CRYPTO_ZERORAM_MASK          (0x200U)
#define NEUTRON_NPU_CRYPTO_ZERORAM_SHIFT         (9U)
/*! ZERORAM - ZERORAM */
#define NEUTRON_NPU_CRYPTO_ZERORAM(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_CRYPTO_ZERORAM_SHIFT)) & NEUTRON_NPU_CRYPTO_ZERORAM_MASK)
/*! @} */

/*! @name PRIVDDRL - Physical address in DDR of model when secure */
/*! @{ */

#define NEUTRON_NPU_PRIVDDRL_SPLITPRIV_MASK      (0x1U)
#define NEUTRON_NPU_PRIVDDRL_SPLITPRIV_SHIFT     (0U)
/*! SPLITPRIV - SPLITPRIV */
#define NEUTRON_NPU_PRIVDDRL_SPLITPRIV(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_PRIVDDRL_SPLITPRIV_SHIFT)) & NEUTRON_NPU_PRIVDDRL_SPLITPRIV_MASK)

#define NEUTRON_NPU_PRIVDDRL_LIMITMB_MASK        (0x1FF00U)
#define NEUTRON_NPU_PRIVDDRL_LIMITMB_SHIFT       (8U)
/*! LIMITMB - LIMITMB */
#define NEUTRON_NPU_PRIVDDRL_LIMITMB(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_PRIVDDRL_LIMITMB_SHIFT)) & NEUTRON_NPU_PRIVDDRL_LIMITMB_MASK)

#define NEUTRON_NPU_PRIVDDRL_PRIVDDRL_MASK       (0xFFF00000U)
#define NEUTRON_NPU_PRIVDDRL_PRIVDDRL_SHIFT      (20U)
/*! PRIVDDRL - PRIVDDRL */
#define NEUTRON_NPU_PRIVDDRL_PRIVDDRL(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_PRIVDDRL_PRIVDDRL_SHIFT)) & NEUTRON_NPU_PRIVDDRL_PRIVDDRL_MASK)
/*! @} */

/*! @name PRIVDDRH - Physical address in DDR of model when secure */
/*! @{ */

#define NEUTRON_NPU_PRIVDDRH_BASEDDRH1_MASK      (0x1FFFFU)
#define NEUTRON_NPU_PRIVDDRH_BASEDDRH1_SHIFT     (0U)
/*! BASEDDRH1 - BASEDDRH */
#define NEUTRON_NPU_PRIVDDRH_BASEDDRH1(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_PRIVDDRH_BASEDDRH1_SHIFT)) & NEUTRON_NPU_PRIVDDRH_BASEDDRH1_MASK)

#define NEUTRON_NPU_PRIVDDRH_BASEDDRH2_MASK      (0x20000U)
#define NEUTRON_NPU_PRIVDDRH_BASEDDRH2_SHIFT     (17U)
/*! BASEDDRH2 - BASEDDRH */
#define NEUTRON_NPU_PRIVDDRH_BASEDDRH2(x)        (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_PRIVDDRH_BASEDDRH2_SHIFT)) & NEUTRON_NPU_PRIVDDRH_BASEDDRH2_MASK)
/*! @} */

/*! @name SESSIONIV - Unique IV for Protected models */
/*! @{ */

#define NEUTRON_NPU_SESSIONIV_NONCE_MASK         (0xFFFFFFFFU)
#define NEUTRON_NPU_SESSIONIV_NONCE_SHIFT        (0U)
/*! NONCE - NONCE */
#define NEUTRON_NPU_SESSIONIV_NONCE(x)           (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_SESSIONIV_NONCE_SHIFT)) & NEUTRON_NPU_SESSIONIV_NONCE_MASK)
/*! @} */

/*! @name INFCOUNT - Infocount */
/*! @{ */

#define NEUTRON_NPU_INFCOUNT_COUNT_MASK          (0xFFFFFFFFU)
#define NEUTRON_NPU_INFCOUNT_COUNT_SHIFT         (0U)
/*! COUNT - COUNT */
#define NEUTRON_NPU_INFCOUNT_COUNT(x)            (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_INFCOUNT_COUNT_SHIFT)) & NEUTRON_NPU_INFCOUNT_COUNT_MASK)
/*! @} */

/*! @name FLAYERNUM - Layer number for Fetch */
/*! @{ */

#define NEUTRON_NPU_FLAYERNUM_NUM_MASK           (0xFFFFU)
#define NEUTRON_NPU_FLAYERNUM_NUM_SHIFT          (0U)
/*! NUM - NUM */
#define NEUTRON_NPU_FLAYERNUM_NUM(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_FLAYERNUM_NUM_SHIFT)) & NEUTRON_NPU_FLAYERNUM_NUM_MASK)
/*! @} */

/*! @name PLAYERNUM - Layer number for Push */
/*! @{ */

#define NEUTRON_NPU_PLAYERNUM_NUM_MASK           (0xFFFFU)
#define NEUTRON_NPU_PLAYERNUM_NUM_SHIFT          (0U)
/*! NUM - NUM */
#define NEUTRON_NPU_PLAYERNUM_NUM(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_PLAYERNUM_NUM_SHIFT)) & NEUTRON_NPU_PLAYERNUM_NUM_MASK)
/*! @} */

/*! @name AXIOPT - Boot SoC setting for AXI optimization */
/*! @{ */

#define NEUTRON_NPU_AXIOPT_ARLEN_MASK            (0xFFU)
#define NEUTRON_NPU_AXIOPT_ARLEN_SHIFT           (0U)
/*! ARLEN - ARLEN */
#define NEUTRON_NPU_AXIOPT_ARLEN(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_AXIOPT_ARLEN_SHIFT)) & NEUTRON_NPU_AXIOPT_ARLEN_MASK)

#define NEUTRON_NPU_AXIOPT_AWLEN_MASK            (0xFF00U)
#define NEUTRON_NPU_AXIOPT_AWLEN_SHIFT           (8U)
/*! AWLEN - AWLEN */
#define NEUTRON_NPU_AXIOPT_AWLEN(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_AXIOPT_AWLEN_SHIFT)) & NEUTRON_NPU_AXIOPT_AWLEN_MASK)

#define NEUTRON_NPU_AXIOPT_ARTRIG_MASK           (0xFF0000U)
#define NEUTRON_NPU_AXIOPT_ARTRIG_SHIFT          (16U)
/*! ARTRIG - ARTRIG */
#define NEUTRON_NPU_AXIOPT_ARTRIG(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_AXIOPT_ARTRIG_SHIFT)) & NEUTRON_NPU_AXIOPT_ARTRIG_MASK)

#define NEUTRON_NPU_AXIOPT_USEOT_MASK            (0x1000000U)
#define NEUTRON_NPU_AXIOPT_USEOT_SHIFT           (24U)
/*! USEOT - Use Out Standing */
#define NEUTRON_NPU_AXIOPT_USEOT(x)              (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_AXIOPT_USEOT_SHIFT)) & NEUTRON_NPU_AXIOPT_USEOT_MASK)

#define NEUTRON_NPU_AXIOPT_RRDCNT_MASK           (0xF0000000U)
#define NEUTRON_NPU_AXIOPT_RRDCNT_SHIFT          (28U)
/*! RRDCNT - ARTRIG */
#define NEUTRON_NPU_AXIOPT_RRDCNT(x)             (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_AXIOPT_RRDCNT_SHIFT)) & NEUTRON_NPU_AXIOPT_RRDCNT_MASK)
/*! @} */

/*! @name V2P_DATA - Virtual to Physical registers */
/*! @{ */

#define NEUTRON_NPU_V2P_DATA_D_VMAP0_MASK        (0x3FU)
#define NEUTRON_NPU_V2P_DATA_D_VMAP0_SHIFT       (0U)
/*! D_VMAP0 - VMAP0 */
#define NEUTRON_NPU_V2P_DATA_D_VMAP0(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_DATA_D_VMAP0_SHIFT)) & NEUTRON_NPU_V2P_DATA_D_VMAP0_MASK)

#define NEUTRON_NPU_V2P_DATA_D_WRUPD0_MASK       (0x80U)
#define NEUTRON_NPU_V2P_DATA_D_WRUPD0_SHIFT      (7U)
/*! D_WRUPD0 - WRUPD0 */
#define NEUTRON_NPU_V2P_DATA_D_WRUPD0(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_DATA_D_WRUPD0_SHIFT)) & NEUTRON_NPU_V2P_DATA_D_WRUPD0_MASK)

#define NEUTRON_NPU_V2P_DATA_D_VMAP1_MASK        (0x3F00U)
#define NEUTRON_NPU_V2P_DATA_D_VMAP1_SHIFT       (8U)
/*! D_VMAP1 - VMAP1 */
#define NEUTRON_NPU_V2P_DATA_D_VMAP1(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_DATA_D_VMAP1_SHIFT)) & NEUTRON_NPU_V2P_DATA_D_VMAP1_MASK)

#define NEUTRON_NPU_V2P_DATA_D_WRUPD1_MASK       (0x8000U)
#define NEUTRON_NPU_V2P_DATA_D_WRUPD1_SHIFT      (15U)
/*! D_WRUPD1 - WRUPD1 */
#define NEUTRON_NPU_V2P_DATA_D_WRUPD1(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_DATA_D_WRUPD1_SHIFT)) & NEUTRON_NPU_V2P_DATA_D_WRUPD1_MASK)

#define NEUTRON_NPU_V2P_DATA_D_VMAP2_MASK        (0x3F0000U)
#define NEUTRON_NPU_V2P_DATA_D_VMAP2_SHIFT       (16U)
/*! D_VMAP2 - VMAP2 */
#define NEUTRON_NPU_V2P_DATA_D_VMAP2(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_DATA_D_VMAP2_SHIFT)) & NEUTRON_NPU_V2P_DATA_D_VMAP2_MASK)

#define NEUTRON_NPU_V2P_DATA_D_WRUP2_MASK        (0x800000U)
#define NEUTRON_NPU_V2P_DATA_D_WRUP2_SHIFT       (23U)
/*! D_WRUP2 - WRUP2 */
#define NEUTRON_NPU_V2P_DATA_D_WRUP2(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_DATA_D_WRUP2_SHIFT)) & NEUTRON_NPU_V2P_DATA_D_WRUP2_MASK)

#define NEUTRON_NPU_V2P_DATA_D_VMAP3_MASK        (0x3F000000U)
#define NEUTRON_NPU_V2P_DATA_D_VMAP3_SHIFT       (24U)
/*! D_VMAP3 - VMAP3 */
#define NEUTRON_NPU_V2P_DATA_D_VMAP3(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_DATA_D_VMAP3_SHIFT)) & NEUTRON_NPU_V2P_DATA_D_VMAP3_MASK)

#define NEUTRON_NPU_V2P_DATA_D_WRUPD3_MASK       (0x80000000U)
#define NEUTRON_NPU_V2P_DATA_D_WRUPD3_SHIFT      (31U)
/*! D_WRUPD3 - WRUPD3 */
#define NEUTRON_NPU_V2P_DATA_D_WRUPD3(x)         (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_DATA_D_WRUPD3_SHIFT)) & NEUTRON_NPU_V2P_DATA_D_WRUPD3_MASK)
/*! @} */

/*! @name V2P_WEIGHTS - Virtual to Physical registers */
/*! @{ */

#define NEUTRON_NPU_V2P_WEIGHTS_W_VMAP0_MASK     (0x3FU)
#define NEUTRON_NPU_V2P_WEIGHTS_W_VMAP0_SHIFT    (0U)
/*! W_VMAP0 - VMAP0 */
#define NEUTRON_NPU_V2P_WEIGHTS_W_VMAP0(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_WEIGHTS_W_VMAP0_SHIFT)) & NEUTRON_NPU_V2P_WEIGHTS_W_VMAP0_MASK)

#define NEUTRON_NPU_V2P_WEIGHTS_W_WRUPD0_MASK    (0x80U)
#define NEUTRON_NPU_V2P_WEIGHTS_W_WRUPD0_SHIFT   (7U)
/*! W_WRUPD0 - WRUPD0 */
#define NEUTRON_NPU_V2P_WEIGHTS_W_WRUPD0(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_WEIGHTS_W_WRUPD0_SHIFT)) & NEUTRON_NPU_V2P_WEIGHTS_W_WRUPD0_MASK)

#define NEUTRON_NPU_V2P_WEIGHTS_W_VMAP1_MASK     (0x3F00U)
#define NEUTRON_NPU_V2P_WEIGHTS_W_VMAP1_SHIFT    (8U)
/*! W_VMAP1 - VMAP1 */
#define NEUTRON_NPU_V2P_WEIGHTS_W_VMAP1(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_WEIGHTS_W_VMAP1_SHIFT)) & NEUTRON_NPU_V2P_WEIGHTS_W_VMAP1_MASK)

#define NEUTRON_NPU_V2P_WEIGHTS_W_WRUPD1_MASK    (0x8000U)
#define NEUTRON_NPU_V2P_WEIGHTS_W_WRUPD1_SHIFT   (15U)
/*! W_WRUPD1 - WRUPD1 */
#define NEUTRON_NPU_V2P_WEIGHTS_W_WRUPD1(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_WEIGHTS_W_WRUPD1_SHIFT)) & NEUTRON_NPU_V2P_WEIGHTS_W_WRUPD1_MASK)

#define NEUTRON_NPU_V2P_WEIGHTS_W_VMAP2_MASK     (0x3F0000U)
#define NEUTRON_NPU_V2P_WEIGHTS_W_VMAP2_SHIFT    (16U)
/*! W_VMAP2 - VMAP2 */
#define NEUTRON_NPU_V2P_WEIGHTS_W_VMAP2(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_WEIGHTS_W_VMAP2_SHIFT)) & NEUTRON_NPU_V2P_WEIGHTS_W_VMAP2_MASK)

#define NEUTRON_NPU_V2P_WEIGHTS_W_WRUP2_MASK     (0x800000U)
#define NEUTRON_NPU_V2P_WEIGHTS_W_WRUP2_SHIFT    (23U)
/*! W_WRUP2 - WRUP2 */
#define NEUTRON_NPU_V2P_WEIGHTS_W_WRUP2(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_WEIGHTS_W_WRUP2_SHIFT)) & NEUTRON_NPU_V2P_WEIGHTS_W_WRUP2_MASK)

#define NEUTRON_NPU_V2P_WEIGHTS_W_VMAP3_MASK     (0x3F000000U)
#define NEUTRON_NPU_V2P_WEIGHTS_W_VMAP3_SHIFT    (24U)
/*! W_VMAP3 - VMAP3 */
#define NEUTRON_NPU_V2P_WEIGHTS_W_VMAP3(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_WEIGHTS_W_VMAP3_SHIFT)) & NEUTRON_NPU_V2P_WEIGHTS_W_VMAP3_MASK)

#define NEUTRON_NPU_V2P_WEIGHTS_W_WRUPD3_MASK    (0x80000000U)
#define NEUTRON_NPU_V2P_WEIGHTS_W_WRUPD3_SHIFT   (31U)
/*! W_WRUPD3 - WRUPD3 */
#define NEUTRON_NPU_V2P_WEIGHTS_W_WRUPD3(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_WEIGHTS_W_WRUPD3_SHIFT)) & NEUTRON_NPU_V2P_WEIGHTS_W_WRUPD3_MASK)
/*! @} */

/*! @name V2P_RESULTS - Virtual to Physical registers */
/*! @{ */

#define NEUTRON_NPU_V2P_RESULTS_R_VMAP0_MASK     (0x3FU)
#define NEUTRON_NPU_V2P_RESULTS_R_VMAP0_SHIFT    (0U)
/*! R_VMAP0 - VMAP0 */
#define NEUTRON_NPU_V2P_RESULTS_R_VMAP0(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_RESULTS_R_VMAP0_SHIFT)) & NEUTRON_NPU_V2P_RESULTS_R_VMAP0_MASK)

#define NEUTRON_NPU_V2P_RESULTS_R_WRUPD0_MASK    (0x80U)
#define NEUTRON_NPU_V2P_RESULTS_R_WRUPD0_SHIFT   (7U)
/*! R_WRUPD0 - WRUPD0 */
#define NEUTRON_NPU_V2P_RESULTS_R_WRUPD0(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_RESULTS_R_WRUPD0_SHIFT)) & NEUTRON_NPU_V2P_RESULTS_R_WRUPD0_MASK)

#define NEUTRON_NPU_V2P_RESULTS_R_VMAP1_MASK     (0x3F00U)
#define NEUTRON_NPU_V2P_RESULTS_R_VMAP1_SHIFT    (8U)
/*! R_VMAP1 - VMAP1 */
#define NEUTRON_NPU_V2P_RESULTS_R_VMAP1(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_RESULTS_R_VMAP1_SHIFT)) & NEUTRON_NPU_V2P_RESULTS_R_VMAP1_MASK)

#define NEUTRON_NPU_V2P_RESULTS_R_WRUPD1_MASK    (0x8000U)
#define NEUTRON_NPU_V2P_RESULTS_R_WRUPD1_SHIFT   (15U)
/*! R_WRUPD1 - WRUPD1 */
#define NEUTRON_NPU_V2P_RESULTS_R_WRUPD1(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_RESULTS_R_WRUPD1_SHIFT)) & NEUTRON_NPU_V2P_RESULTS_R_WRUPD1_MASK)

#define NEUTRON_NPU_V2P_RESULTS_R_VMAP2_MASK     (0x3F0000U)
#define NEUTRON_NPU_V2P_RESULTS_R_VMAP2_SHIFT    (16U)
/*! R_VMAP2 - VMAP2 */
#define NEUTRON_NPU_V2P_RESULTS_R_VMAP2(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_RESULTS_R_VMAP2_SHIFT)) & NEUTRON_NPU_V2P_RESULTS_R_VMAP2_MASK)

#define NEUTRON_NPU_V2P_RESULTS_R_WRUP2_MASK     (0x800000U)
#define NEUTRON_NPU_V2P_RESULTS_R_WRUP2_SHIFT    (23U)
/*! R_WRUP2 - WRUP2 */
#define NEUTRON_NPU_V2P_RESULTS_R_WRUP2(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_RESULTS_R_WRUP2_SHIFT)) & NEUTRON_NPU_V2P_RESULTS_R_WRUP2_MASK)

#define NEUTRON_NPU_V2P_RESULTS_R_VMAP3_MASK     (0x3F000000U)
#define NEUTRON_NPU_V2P_RESULTS_R_VMAP3_SHIFT    (24U)
/*! R_VMAP3 - VMAP3 */
#define NEUTRON_NPU_V2P_RESULTS_R_VMAP3(x)       (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_RESULTS_R_VMAP3_SHIFT)) & NEUTRON_NPU_V2P_RESULTS_R_VMAP3_MASK)

#define NEUTRON_NPU_V2P_RESULTS_R_WRUPD3_MASK    (0x80000000U)
#define NEUTRON_NPU_V2P_RESULTS_R_WRUPD3_SHIFT   (31U)
/*! R_WRUPD3 - WRUPD3 */
#define NEUTRON_NPU_V2P_RESULTS_R_WRUPD3(x)      (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_V2P_RESULTS_R_WRUPD3_SHIFT)) & NEUTRON_NPU_V2P_RESULTS_R_WRUPD3_MASK)
/*! @} */

/*! @name LISTEN - Listener Mode Enable */
/*! @{ */

#define NEUTRON_NPU_LISTEN_MODE_MASK             (0x3U)
#define NEUTRON_NPU_LISTEN_MODE_SHIFT            (0U)
/*! MODE - Mode
 *  0b00..None. No listener mode
 *  0b01..Data listening
 *  0b10..Weight listening
 */
#define NEUTRON_NPU_LISTEN_MODE(x)               (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_LISTEN_MODE_SHIFT)) & NEUTRON_NPU_LISTEN_MODE_MASK)

#define NEUTRON_NPU_LISTEN_LISTENER1_MASK        (0x20U)
#define NEUTRON_NPU_LISTEN_LISTENER1_SHIFT       (5U)
/*! LISTENER1 - Listener 1
 *  0b0..Disable
 *  0b1..Enable
 */
#define NEUTRON_NPU_LISTEN_LISTENER1(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_LISTEN_LISTENER1_SHIFT)) & NEUTRON_NPU_LISTEN_LISTENER1_MASK)

#define NEUTRON_NPU_LISTEN_LISTENER2_MASK        (0x40U)
#define NEUTRON_NPU_LISTEN_LISTENER2_SHIFT       (6U)
/*! LISTENER2 - Listener 2
 *  0b0..Disable
 *  0b1..Enable
 */
#define NEUTRON_NPU_LISTEN_LISTENER2(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_LISTEN_LISTENER2_SHIFT)) & NEUTRON_NPU_LISTEN_LISTENER2_MASK)

#define NEUTRON_NPU_LISTEN_LISTENER3_MASK        (0x80U)
#define NEUTRON_NPU_LISTEN_LISTENER3_SHIFT       (7U)
/*! LISTENER3 - Listener 3
 *  0b0..Disable
 *  0b1..Enable
 */
#define NEUTRON_NPU_LISTEN_LISTENER3(x)          (((uint32_t)(((uint32_t)(x)) << NEUTRON_NPU_LISTEN_LISTENER3_SHIFT)) & NEUTRON_NPU_LISTEN_LISTENER3_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group NEUTRON_NPU_Register_Masks */


/*!
 * @}
 */ /* end of group NEUTRON_NPU_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_NEUTRON_NPU_H_ */

