<def f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='48' ll='89' type='bool matchExtractVecEltPairwiseAdd(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, std::tuple&lt;unsigned int, LLT, Register&gt; &amp; MatchInfo)'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc' l='397' u='c' c='_ZNK12_GLOBAL__N_137AArch64GenPostLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE'/>
<doc f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='40'>/// This combine tries do what performExtractVectorEltCombine does in SDAG.
/// Rewrite for pairwise fadd pattern
///   (s32 (g_extract_vector_elt
///           (g_fadd (vXs32 Other)
///                  (g_vector_shuffle (vXs32 Other) undef &lt;1,X,...&gt; )) 0))
/// -&gt;
///   (s32 (g_fadd (g_extract_vector_elt (vXs32 Other) 0)
///              (g_extract_vector_elt (vXs32 Other) 1))</doc>
