set_property PACKAGE_PIN AF10 [get_ports {Dout_2[0]}]
set_property PACKAGE_PIN AF15 [get_ports {Dout_1[0]}]
set_property PACKAGE_PIN AF17 [get_ports {Dout_0[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {Dout_0[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {Dout_1[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {Dout_2[0]}]

set_property PACKAGE_PIN H13 [get_ports {data_in_from_pins_p_0[11]}]
set_property PACKAGE_PIN K15 [get_ports {data_in_from_pins_p_0[10]}]
set_property PACKAGE_PIN F13 [get_ports {data_in_from_pins_p_0[9]}]
set_property PACKAGE_PIN G16 [get_ports {data_in_from_pins_p_0[8]}]
set_property PACKAGE_PIN K13 [get_ports {data_in_from_pins_p_0[7]}]
set_property PACKAGE_PIN G12 [get_ports {data_in_from_pins_p_0[6]}]
set_property PACKAGE_PIN J14 [get_ports {data_in_from_pins_p_0[5]}]
set_property PACKAGE_PIN G14 [get_ports {data_in_from_pins_p_0[4]}]
set_property PACKAGE_PIN C14 [get_ports {data_in_from_pins_p_0[3]}]
set_property PACKAGE_PIN C17 [get_ports {data_in_from_pins_p_0[2]}]
set_property PACKAGE_PIN B16 [get_ports {data_in_from_pins_p_0[1]}]
set_property PACKAGE_PIN B17 [get_ports {data_in_from_pins_p_0[0]}]
set_property PACKAGE_PIN F12 [get_ports {data_in_from_pins_p_0[12]}]
set_property PACKAGE_PIN D15 [get_ports CLK_IN_D_0_clk_p]
set_property IOSTANDARD LVDS [get_ports CLK_IN_D_0_clk_p]


set_property PACKAGE_PIN AC14 [get_ports intr_p_0]
set_property PACKAGE_PIN AF23 [get_ports loadb_sc_pc_0]
set_property PACKAGE_PIN AA15 [get_ports miso_p_0]
set_property PACKAGE_PIN AF22 [get_ports resetb_pc_0]
set_property PACKAGE_PIN AE22 [get_ports select_din_pc_0]
set_property PACKAGE_PIN AF20 [get_ports select_sc_probe_pc_0]
set_property PACKAGE_PIN AE17 [get_ports sr_ck_pc_0]
set_property PACKAGE_PIN Y17 [get_ports sr_ck_pc_1]
set_property PACKAGE_PIN AF14 [get_ports sr_ck_pc_2]
set_property PACKAGE_PIN AE20 [get_ports sr_rstb_pc_0]
set_property PACKAGE_PIN AC24 [get_ports {sr_in_pc_0[1]}]
set_property PACKAGE_PIN AB24 [get_ports {sr_in_pc_0[0]}]
set_property PACKAGE_PIN AB20 [get_ports {sr_in_pc_0[3]}]
set_property PACKAGE_PIN AB21 [get_ports {sr_in_pc_0[2]}]
set_property PACKAGE_PIN AA18 [get_ports {sr_in_pc_0[5]}]
set_property PACKAGE_PIN AB19 [get_ports {sr_in_pc_0[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sr_in_pc_0[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sr_in_pc_0[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sr_in_pc_0[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sr_in_pc_0[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sr_in_pc_0[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sr_in_pc_0[0]}]
set_property IOSTANDARD LVDS_25 [get_ports CLK_HV_p_0]
set_property IOSTANDARD LVDS_25 [get_ports CLK_HV_n_0]
set_property PACKAGE_PIN AA13 [get_ports CLK_HV_p_0]
set_property IOSTANDARD LVDS_25 [get_ports cs_dac_p_0]
set_property IOSTANDARD LVDS_25 [get_ports cs_dac_n_0]
set_property PACKAGE_PIN W13 [get_ports cs_dac_p_0]
set_property IOSTANDARD LVDS_25 [get_ports cs_exp_p_0]
set_property IOSTANDARD LVDS_25 [get_ports cs_exp_n_0]
set_property PACKAGE_PIN AE10 [get_ports cs_exp_p_0]
set_property IOSTANDARD LVDS_25 [get_ports DATA_HV_p_0]
set_property IOSTANDARD LVDS_25 [get_ports DATA_HV_n_0]
set_property PACKAGE_PIN AB12 [get_ports DATA_HV_p_0]
set_property IOSTANDARD LVDS_25 [get_ports GTU_HV_p_0]
set_property IOSTANDARD LVDS_25 [get_ports GTU_HV_n_0]
set_property IOSTANDARD LVDS_25 [get_ports intr_p_0]
set_property IOSTANDARD LVDS_25 [get_ports intr_n_0]
set_property IOSTANDARD LVDS_25 [get_ports miso_p_0]
set_property IOSTANDARD LVDS_25 [get_ports miso_n_0]
set_property IOSTANDARD LVDS_25 [get_ports mosi_p_0]
set_property IOSTANDARD LVDS_25 [get_ports mosi_n_0]
set_property PACKAGE_PIN Y10 [get_ports mosi_p_0]
set_property IOSTANDARD LVDS_25 [get_ports sck_p_0]
set_property IOSTANDARD LVDS_25 [get_ports sck_n_0]
set_property IOSTANDARD LVCMOS33 [get_ports loadb_sc_pc_0]
set_property IOSTANDARD LVCMOS33 [get_ports resetb_pc_0]
set_property IOSTANDARD LVCMOS33 [get_ports select_din_pc_0]
set_property IOSTANDARD LVCMOS33 [get_ports select_sc_probe_pc_0]
set_property IOSTANDARD LVCMOS33 [get_ports sr_rstb_pc_0]
set_property IOSTANDARD LVCMOS25 [get_ports sr_ck_pc_0]
set_property IOSTANDARD LVCMOS25 [get_ports sr_ck_pc_1]
set_property IOSTANDARD LVCMOS25 [get_ports sr_ck_pc_2]

set_property PACKAGE_PIN AE25 [get_ports {Dout_3[2]}]
set_property PACKAGE_PIN AC23 [get_ports {Dout_3[1]}]
set_property PACKAGE_PIN AC21 [get_ports {Dout_3[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Dout_3[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Dout_3[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Dout_3[0]}]

set_property PACKAGE_PIN AA19 [get_ports artx_initb_io_0_tri_io]
set_property IOSTANDARD LVCMOS33 [get_ports artx_initb_io_0_tri_io]
set_property PACKAGE_PIN AE18 [get_ports artx_programb_io_0_tri_io]
set_property IOSTANDARD LVCMOS33 [get_ports artx_programb_io_0_tri_io]
set_property PACKAGE_PIN W20 [get_ports artx_done_0]
set_property IOSTANDARD LVCMOS33 [get_ports artx_done_0]
set_property PACKAGE_PIN V19 [get_ports sck_o_0]
set_property IOSTANDARD LVCMOS33 [get_ports sck_o_0]
set_property IOSTANDARD LVCMOS33 [get_ports io0_o_0]
set_property PACKAGE_PIN V18 [get_ports io0_o_0]


set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_0[13]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_0[13]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_0[12]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_0[12]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_0[11]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_0[11]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_0[10]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_0[10]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_0[9]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_0[9]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_0[8]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_0[8]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_0[7]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_0[7]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_0[6]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_0[6]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_0[5]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_0[5]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_0[4]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_0[4]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_0[3]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_0[3]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_0[2]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_0[2]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_0[1]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_0[1]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_0[0]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_0[0]}]

set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_1[13]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_1[13]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_1[12]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_1[12]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_1[11]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_1[11]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_1[10]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_1[10]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_1[9]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_1[9]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_1[8]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_1[8]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_1[7]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_1[7]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_1[6]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_1[6]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_1[5]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_1[5]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_1[4]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_1[4]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_1[3]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_1[3]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_1[2]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_1[2]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_1[1]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_1[1]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_1[0]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_1[0]}]

set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_2[13]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_2[13]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_2[12]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_2[12]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_2[11]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_2[11]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_2[10]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_2[10]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_2[9]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_2[9]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_2[8]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_2[8]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_2[7]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_2[7]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_2[6]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_2[6]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_2[5]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_2[5]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_2[4]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_2[4]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_2[3]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_2[3]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_2[2]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_2[2]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_2[1]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_2[1]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_p_2[0]}]
set_property DIFF_TERM TRUE [get_ports {data_in_from_pins_n_2[0]}]


set_property PACKAGE_PIN F9 [get_ports {data_in_from_pins_p_1[12]}]
set_property PACKAGE_PIN F8 [get_ports {data_in_from_pins_p_1[11]}]
set_property PACKAGE_PIN J10 [get_ports {data_in_from_pins_p_1[10]}]
set_property PACKAGE_PIN C9 [get_ports {data_in_from_pins_p_1[9]}]
set_property PACKAGE_PIN B2 [get_ports {data_in_from_pins_p_1[8]}]
set_property PACKAGE_PIN G6 [get_ports {data_in_from_pins_p_1[7]}]
set_property PACKAGE_PIN F5 [get_ports {data_in_from_pins_p_1[6]}]
set_property PACKAGE_PIN H7 [get_ports {data_in_from_pins_p_1[5]}]
set_property PACKAGE_PIN E6 [get_ports {data_in_from_pins_p_1[4]}]
set_property PACKAGE_PIN D9 [get_ports {data_in_from_pins_p_1[3]}]
set_property PACKAGE_PIN J11 [get_ports {data_in_from_pins_p_1[2]}]
set_property PACKAGE_PIN B10 [get_ports {data_in_from_pins_p_1[1]}]
set_property PACKAGE_PIN C2 [get_ports {data_in_from_pins_p_1[0]}]
set_property PACKAGE_PIN L3 [get_ports {data_in_from_pins_p_2[11]}]
set_property PACKAGE_PIN N4 [get_ports {data_in_from_pins_p_2[10]}]
set_property PACKAGE_PIN K8 [get_ports {data_in_from_pins_p_2[9]}]
set_property PACKAGE_PIN N7 [get_ports {data_in_from_pins_p_2[8]}]
set_property PACKAGE_PIN E2 [get_ports {data_in_from_pins_p_2[7]}]
set_property PACKAGE_PIN G2 [get_ports {data_in_from_pins_p_2[6]}]
set_property PACKAGE_PIN J1 [get_ports {data_in_from_pins_p_2[5]}]
set_property PACKAGE_PIN H2 [get_ports {data_in_from_pins_p_2[4]}]
set_property PACKAGE_PIN G4 [get_ports {data_in_from_pins_p_2[3]}]
set_property PACKAGE_PIN H4 [get_ports {data_in_from_pins_p_2[2]}]
set_property PACKAGE_PIN J4 [get_ports {data_in_from_pins_p_2[1]}]
set_property PACKAGE_PIN K5 [get_ports {data_in_from_pins_p_2[0]}]
set_property PACKAGE_PIN M8 [get_ports {data_in_from_pins_p_2[12]}]
set_property PACKAGE_PIN G7 [get_ports diff_clk_in_0_clk_p]
set_property PACKAGE_PIN L5 [get_ports diff_clk_in_1_clk_p]

set_property PACKAGE_PIN C11 [get_ports {data_in_from_pins_p_0[13]}]
set_property PACKAGE_PIN C4 [get_ports {data_in_from_pins_p_1[13]}]
set_property PACKAGE_PIN M6 [get_ports {data_in_from_pins_p_2[13]}]

set_property PACKAGE_PIN AE15 [get_ports {Dout_4[0]}]
set_property IOSTANDARD LVDS [get_ports diff_clk_in_0_clk_p]
set_property IOSTANDARD LVCMOS25 [get_ports {Dout_4[0]}]

set_property PACKAGE_PIN AF12 [get_ports {Dout_5[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {Dout_5[0]}]

set_property PACKAGE_PIN AE25 [get_ports {sck_o_1[0]}]
set_property PACKAGE_PIN AC23 [get_ports {sck_o_2[0]}]
set_property PACKAGE_PIN AC21 [get_ports {sck_o_3[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sck_o_1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sck_o_2[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sck_o_3[0]}]


set_property PACKAGE_PIN AF24 [get_ports io0_o_1]
set_property PACKAGE_PIN Y20 [get_ports io0_o_2]
set_property PACKAGE_PIN AE21 [get_ports io0_o_3]
set_property IOSTANDARD LVCMOS33 [get_ports io0_o_1]
set_property IOSTANDARD LVCMOS33 [get_ports io0_o_2]
set_property IOSTANDARD LVCMOS33 [get_ports io0_o_3]

set_property PACKAGE_PIN AE18 [get_ports {artx_programb[0]}]
set_property PACKAGE_PIN AA19 [get_ports {artx_initb[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {artx_initb[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {artx_programb[0]}]

set_property PACKAGE_PIN AD19 [get_ports {sr_out_pc_0[0]}]
set_property PACKAGE_PIN AC19 [get_ports {sr_out_pc_0[1]}]
set_property PACKAGE_PIN AE23 [get_ports {sr_out_pc_0[2]}]
set_property PACKAGE_PIN AD23 [get_ports {sr_out_pc_0[3]}]
set_property PACKAGE_PIN AB25 [get_ports {sr_out_pc_0[4]}]
set_property PACKAGE_PIN AD24 [get_ports {sr_out_pc_0[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sr_out_pc_0[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sr_out_pc_0[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sr_out_pc_0[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sr_out_pc_0[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sr_out_pc_0[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sr_out_pc_0[0]}]

set_property PACKAGE_PIN AA25 [get_ports art_gtu_0]
set_property PACKAGE_PIN AA20 [get_ports art_gtu_1]
set_property PACKAGE_PIN AD18 [get_ports art_gtu_2]
set_property IOSTANDARD LVCMOS33 [get_ports art_gtu_0]
set_property IOSTANDARD LVCMOS33 [get_ports art_gtu_1]
set_property IOSTANDARD LVCMOS33 [get_ports art_gtu_2]


set_property PACKAGE_PIN AC18 [get_ports m_axis_tlast_trg]
set_property IOSTANDARD LVCMOS33 [get_ports m_axis_tlast_trg]

set_property PACKAGE_PIN AE26 [get_ports {artx_latch_3[0]}]
set_property PACKAGE_PIN AA24 [get_ports {artx_latch_3[1]}]
set_property PACKAGE_PIN AC22 [get_ports {artx_latch_3[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {artx_latch_3[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {artx_latch_3[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {artx_latch_3[0]}]

set_property PACKAGE_PIN AD16 [get_ports spb_1pps_p_0]
set_property PACKAGE_PIN AC12 [get_ports SPB_Busy_P_0]
set_property PACKAGE_PIN AE13 [get_ports SPB_CLK_40_p_0]
set_property PACKAGE_PIN AE12 [get_ports SPB_Ext_trig_IN_P_0]
set_property PACKAGE_PIN AC13 [get_ports SPB_Trig_L1_out_0]
set_property PACKAGE_PIN AB11 [get_ports GTU_HV_p_0]
set_property IOSTANDARD LVDS_25 [get_ports spb_1pps_p_0]
set_property IOSTANDARD LVDS_25 [get_ports SPB_Busy_P_0]
set_property IOSTANDARD LVDS_25 [get_ports SPB_CLK_40_p_0]

set_property IOSTANDARD LVDS_25 [get_ports SPB_Ext_trig_IN_P_0]
set_property IOSTANDARD LVDS_25 [get_ports SPB_Ext_trig_IN_N_0]
set_property IOSTANDARD LVDS_25 [get_ports SPB_Trig_L1_out_P_0]
set_property PACKAGE_PIN AC13 [get_ports SPB_Trig_L1_out_P_0]

set_property PACKAGE_PIN Y12 [get_ports sck_p_0]
set_property PACKAGE_PIN AE16 [get_ports spb_gtu_clk_p_0]
set_property IOSTANDARD LVDS_25 [get_ports spb_gtu_clk_p_0]
set_property IOSTANDARD LVDS_25 [get_ports spb_gtu_clk_n_0]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
