{
  "module_name": "pinctrl-amlogic-c3.c",
  "hash_id": "e1f152204100b909bfee9b4306f2f6f2eb1829f4063e02b2f7bb28ac2b5f3f2e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/meson/pinctrl-amlogic-c3.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/gpio/amlogic-c3-gpio.h>\n#include \"pinctrl-meson.h\"\n#include \"pinctrl-meson-axg-pmx.h\"\n\nstatic const struct pinctrl_pin_desc c3_periphs_pins[] = {\n\tMESON_PIN(GPIOE_0),\n\tMESON_PIN(GPIOE_1),\n\tMESON_PIN(GPIOE_2),\n\tMESON_PIN(GPIOE_3),\n\tMESON_PIN(GPIOE_4),\n\tMESON_PIN(GPIOB_0),\n\tMESON_PIN(GPIOB_1),\n\tMESON_PIN(GPIOB_2),\n\tMESON_PIN(GPIOB_3),\n\tMESON_PIN(GPIOB_4),\n\tMESON_PIN(GPIOB_5),\n\tMESON_PIN(GPIOB_6),\n\tMESON_PIN(GPIOB_7),\n\tMESON_PIN(GPIOB_8),\n\tMESON_PIN(GPIOB_9),\n\tMESON_PIN(GPIOB_10),\n\tMESON_PIN(GPIOB_11),\n\tMESON_PIN(GPIOB_12),\n\tMESON_PIN(GPIOB_13),\n\tMESON_PIN(GPIOB_14),\n\tMESON_PIN(GPIOC_0),\n\tMESON_PIN(GPIOC_1),\n\tMESON_PIN(GPIOC_2),\n\tMESON_PIN(GPIOC_3),\n\tMESON_PIN(GPIOC_4),\n\tMESON_PIN(GPIOC_5),\n\tMESON_PIN(GPIOC_6),\n\tMESON_PIN(GPIOX_0),\n\tMESON_PIN(GPIOX_1),\n\tMESON_PIN(GPIOX_2),\n\tMESON_PIN(GPIOX_3),\n\tMESON_PIN(GPIOX_4),\n\tMESON_PIN(GPIOX_5),\n\tMESON_PIN(GPIOX_6),\n\tMESON_PIN(GPIOX_7),\n\tMESON_PIN(GPIOX_8),\n\tMESON_PIN(GPIOX_9),\n\tMESON_PIN(GPIOX_10),\n\tMESON_PIN(GPIOX_11),\n\tMESON_PIN(GPIOX_12),\n\tMESON_PIN(GPIOX_13),\n\tMESON_PIN(GPIOD_0),\n\tMESON_PIN(GPIOD_1),\n\tMESON_PIN(GPIOD_2),\n\tMESON_PIN(GPIOD_3),\n\tMESON_PIN(GPIOD_4),\n\tMESON_PIN(GPIOD_5),\n\tMESON_PIN(GPIOD_6),\n\tMESON_PIN(GPIOA_0),\n\tMESON_PIN(GPIOA_1),\n\tMESON_PIN(GPIOA_2),\n\tMESON_PIN(GPIOA_3),\n\tMESON_PIN(GPIOA_4),\n\tMESON_PIN(GPIOA_5),\n\tMESON_PIN(GPIO_TEST_N),\n};\n\n \nstatic const unsigned int pwm_a_pins[]\t\t\t= { GPIOE_0 };\nstatic const unsigned int pwm_b_pins[]\t\t\t= { GPIOE_1 };\nstatic const unsigned int i2c2_sda_pins[]\t\t= { GPIOE_2 };\nstatic const unsigned int i2c2_scl_pins[]\t\t= { GPIOE_3 };\nstatic const unsigned int gen_clk_e_pins[]\t\t= { GPIOE_4 };\n\n \nstatic const unsigned int i2c0_sda_e_pins[]\t\t= { GPIOE_0 };\nstatic const unsigned int i2c0_scl_e_pins[]\t\t= { GPIOE_1 };\nstatic const unsigned int clk_32k_in_pins[]\t\t= { GPIOE_4 };\n\n \nstatic const unsigned int i2c_slave_scl_pins[]\t\t= { GPIOE_0 };\nstatic const unsigned int i2c_slave_sda_pins[]\t\t= { GPIOE_1 };\nstatic const unsigned int clk12_24_e_pins[]\t\t= { GPIOE_4 };\n\n \nstatic const unsigned int emmc_nand_d0_pins[]\t\t= { GPIOB_0 };\nstatic const unsigned int emmc_nand_d1_pins[]\t\t= { GPIOB_1 };\nstatic const unsigned int emmc_nand_d2_pins[]\t\t= { GPIOB_2 };\nstatic const unsigned int emmc_nand_d3_pins[]\t\t= { GPIOB_3 };\nstatic const unsigned int emmc_nand_d4_pins[]\t\t= { GPIOB_4 };\nstatic const unsigned int emmc_nand_d5_pins[]\t\t= { GPIOB_5 };\nstatic const unsigned int emmc_nand_d6_pins[]\t\t= { GPIOB_6 };\nstatic const unsigned int emmc_nand_d7_pins[]\t\t= { GPIOB_7 };\nstatic const unsigned int emmc_clk_pins[]\t\t= { GPIOB_8 };\nstatic const unsigned int emmc_rst_pins[]\t\t= { GPIOB_9 };\nstatic const unsigned int emmc_cmd_pins[]\t\t= { GPIOB_10 };\nstatic const unsigned int emmc_nand_ds_pins[]\t\t= { GPIOB_11 };\n\n \nstatic const unsigned int nand_wen_clk_pins[]\t\t= { GPIOB_8 };\nstatic const unsigned int nand_ale_pins[]\t\t= { GPIOB_9 };\nstatic const unsigned int nand_ren_wr_pins[]\t\t= { GPIOB_10 };\nstatic const unsigned int nand_cle_pins[]\t\t= { GPIOB_11 };\nstatic const unsigned int nand_ce0_pins[]\t\t= { GPIOB_12 };\n\n \nstatic const unsigned int pwm_g_b_pins[]\t\t= { GPIOB_0 };\nstatic const unsigned int pwm_h_b_pins[]\t\t= { GPIOB_1 };\nstatic const unsigned int pwm_i_b_pins[]\t\t= { GPIOB_2 };\nstatic const unsigned int spif_hold_pins[]\t\t= { GPIOB_3 };\nstatic const unsigned int spif_mo_pins[]\t\t= { GPIOB_4 };\nstatic const unsigned int spif_mi_pins[]\t\t= { GPIOB_5 };\nstatic const unsigned int spif_clk_pins[]\t\t= { GPIOB_6 };\nstatic const unsigned int spif_wp_pins[]\t\t= { GPIOB_7 };\nstatic const unsigned int pwm_j_b_pins[]\t\t= { GPIOB_8  };\nstatic const unsigned int pwm_k_b_pins[]\t\t= { GPIOB_9  };\nstatic const unsigned int pwm_l_b_pins[]\t\t= { GPIOB_10 };\nstatic const unsigned int pwm_m_b_pins[]\t\t= { GPIOB_11 };\nstatic const unsigned int pwm_n_b_pins[]\t\t= { GPIOB_12 };\nstatic const unsigned int spif_cs_pins[]\t\t= { GPIOB_13 };\nstatic const unsigned int spif_clk_loop_pins[]\t\t= { GPIOB_14 };\n\n \nstatic const unsigned int lcd_d0_pins[]\t\t\t= { GPIOB_0 };\nstatic const unsigned int lcd_d1_pins[]\t\t\t= { GPIOB_1 };\nstatic const unsigned int lcd_d2_pins[]\t\t\t= { GPIOB_2 };\nstatic const unsigned int lcd_d3_pins[]\t\t\t= { GPIOB_8  };\nstatic const unsigned int lcd_d4_pins[]\t\t\t= { GPIOB_9  };\nstatic const unsigned int lcd_d5_pins[]\t\t\t= { GPIOB_10 };\nstatic const unsigned int lcd_d6_pins[]\t\t\t= { GPIOB_11 };\nstatic const unsigned int lcd_d7_pins[]\t\t\t= { GPIOB_12 };\n\n \nstatic const unsigned int spi_a_mosi_b_pins[]\t\t= { GPIOB_0 };\nstatic const unsigned int spi_a_miso_b_pins[]\t\t= { GPIOB_1 };\nstatic const unsigned int spi_a_clk_b_pins[]\t\t= { GPIOB_2 };\nstatic const unsigned int spi_a_ss0_b_pins[]\t\t= { GPIOB_8 };\nstatic const unsigned int spi_a_ss1_b_pins[]\t\t= { GPIOB_9 };\nstatic const unsigned int spi_a_ss2_b_pins[]\t\t= { GPIOB_10 };\nstatic const unsigned int i2c1_sda_b_pins[]\t\t= { GPIOB_11 };\nstatic const unsigned int i2c1_scl_b_pins[]\t\t= { GPIOB_12 };\n\n \nstatic const unsigned int uart_a_tx_b_pins[]\t\t= { GPIOB_0 };\nstatic const unsigned int uart_a_rx_b_pins[]\t\t= { GPIOB_1 };\nstatic const unsigned int uart_a_cts_b_pins[]\t\t= { GPIOB_2 };\nstatic const unsigned int uart_a_rts_b_pins[]\t\t= { GPIOB_8 };\nstatic const unsigned int uart_d_tx_b_pins[]\t\t= { GPIOB_9 };\nstatic const unsigned int uart_d_rx_b_pins[]\t\t= { GPIOB_10 };\nstatic const unsigned int pdm_dclk_b_pins[]\t\t= { GPIOB_11 };\nstatic const unsigned int pdm_din0_b_pins[]\t\t= { GPIOB_12 };\n\n \nstatic const unsigned int sdcard_d0_pins[]\t\t= { GPIOC_0 };\nstatic const unsigned int sdcard_d1_pins[]\t\t= { GPIOC_1 };\nstatic const unsigned int sdcard_d2_pins[]\t\t= { GPIOC_2 };\nstatic const unsigned int sdcard_d3_pins[]\t\t= { GPIOC_3 };\nstatic const unsigned int sdcard_clk_pins[]\t\t= { GPIOC_4 };\nstatic const unsigned int sdcard_cmd_pins[]\t\t= { GPIOC_5 };\nstatic const unsigned int sdcard_cd_pins[]\t\t= { GPIOC_6 };\n\n \nstatic const unsigned int jtag_b_tdo_pins[]\t\t= { GPIOC_0 };\nstatic const unsigned int jtag_b_tdi_pins[]\t\t= { GPIOC_1 };\nstatic const unsigned int uart_b_rx_c_pins[]\t\t= { GPIOC_2 };\nstatic const unsigned int uart_b_tx_c_pins[]\t\t= { GPIOC_3 };\nstatic const unsigned int jtag_b_clk_pins[]\t\t= { GPIOC_4 };\nstatic const unsigned int jtag_b_tms_pins[]\t\t= { GPIOC_5 };\nstatic const unsigned int gen_clk_c_pins[]\t\t= { GPIOC_6 };\n\n \nstatic const unsigned int tdm_d3_pins[]\t\t\t= { GPIOC_0 };\nstatic const unsigned int tdm_d2_pins[]\t\t\t= { GPIOC_1 };\nstatic const unsigned int mclk_1_pins[]\t\t\t= { GPIOC_2 };\nstatic const unsigned int tdm_sclk1_pins[]\t\t= { GPIOC_3 };\nstatic const unsigned int tdm_fs1_pins[]\t\t= { GPIOC_4 };\nstatic const unsigned int pdm_dclk_c_pins[]\t\t= { GPIOC_5 };\nstatic const unsigned int pdm_din0_c_pins[]\t\t= { GPIOC_6 };\n\n \nstatic const unsigned int spi_a_mosi_c_pins[]\t\t= { GPIOC_0 };\nstatic const unsigned int spi_a_miso_c_pins[]\t\t= { GPIOC_1 };\nstatic const unsigned int spi_a_clk_c_pins[]\t\t= { GPIOC_2 };\nstatic const unsigned int spi_a_ss0_c_pins[]\t\t= { GPIOC_3 };\nstatic const unsigned int spi_a_ss1_c_pins[]\t\t= { GPIOC_4 };\n\n \nstatic const unsigned int pwm_g_c_pins[]\t\t= { GPIOC_0 };\nstatic const unsigned int pwm_h_c_pins[]\t\t= { GPIOC_1 };\nstatic const unsigned int pwm_i_c_pins[]\t\t= { GPIOC_2 };\nstatic const unsigned int pwm_j_c_pins[]\t\t= { GPIOC_3 };\nstatic const unsigned int pwm_k_c_pins[]\t\t= { GPIOC_4 };\nstatic const unsigned int pwm_l_c_pins[]\t\t= { GPIOC_5 };\nstatic const unsigned int pwm_m_c_pins[]\t\t= { GPIOC_6 };\n\n \nstatic const unsigned int uart_a_rx_c_pins[]\t\t= { GPIOC_0 };\nstatic const unsigned int uart_a_tx_c_pins[]\t\t= { GPIOC_1 };\nstatic const unsigned int uart_c_rx_c_pins[]\t\t= { GPIOC_2 };\nstatic const unsigned int uart_c_tx_c_pins[]\t\t= { GPIOC_3 };\nstatic const unsigned int i2c3_sda_c_pins[]\t\t= { GPIOC_4 };\nstatic const unsigned int i2c3_scl_c_pins[]\t\t= { GPIOC_5 };\nstatic const unsigned int clk12_24_c_pins[]\t\t= { GPIOC_6 };\n\n \nstatic const unsigned int sdio_d0_pins[]\t\t= { GPIOX_0 };\nstatic const unsigned int sdio_d1_pins[]\t\t= { GPIOX_1 };\nstatic const unsigned int sdio_d2_pins[]\t\t= { GPIOX_2 };\nstatic const unsigned int sdio_d3_pins[]\t\t= { GPIOX_3 };\nstatic const unsigned int sdio_clk_pins[]\t\t= { GPIOX_4 };\nstatic const unsigned int sdio_cmd_pins[]\t\t= { GPIOX_5 };\nstatic const unsigned int clk12_24_x_pins[]\t\t= { GPIOX_6 };\nstatic const unsigned int uart_e_tx_x_pins[]\t\t= { GPIOX_7 };\nstatic const unsigned int uart_e_rx_x_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int uart_e_cts_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int uart_e_rts_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int pwm_e_pins[]\t\t\t= { GPIOX_11 };\nstatic const unsigned int pwm_j_x12_pins[]\t\t= { GPIOX_12 };\nstatic const unsigned int pwm_k_x13_pins[]\t\t= { GPIOX_13 };\n\n \nstatic const unsigned int spi_a_mosi_x_pins[]\t\t= { GPIOX_0 };\nstatic const unsigned int spi_a_miso_x_pins[]\t\t= { GPIOX_1 };\nstatic const unsigned int spi_a_clk_x_pins[]\t\t= { GPIOX_2 };\nstatic const unsigned int spi_a_ss0_x_pins[]\t\t= { GPIOX_3 };\nstatic const unsigned int spi_a_ss1_x_pins[]\t\t= { GPIOX_4 };\nstatic const unsigned int spi_a_ss2_x_pins[]\t\t= { GPIOX_5 };\nstatic const unsigned int spi_b_ss2_x6_pins[]\t\t= { GPIOX_6 };\nstatic const unsigned int spi_b_miso_x_pins[]\t\t= { GPIOX_7 };\nstatic const unsigned int spi_b_clk_x_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int spi_b_mosi_x_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int spi_b_ss0_x_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int spi_b_ss1_x_pins[]\t\t= { GPIOX_11 };\nstatic const unsigned int spi_b_ss2_x12_pins[]\t\t= { GPIOX_12 };\nstatic const unsigned int gen_clk_x_pins[]\t\t= { GPIOX_13 };\n\n \nstatic const unsigned int tdm_d1_x_pins[]\t\t= { GPIOX_0 };\nstatic const unsigned int tdm_d0_x_pins[]\t\t= { GPIOX_1 };\nstatic const unsigned int mclk_0_x_pins[]\t\t= { GPIOX_2 };\nstatic const unsigned int tdm_sclk0_x_pins[]\t\t= { GPIOX_3 };\nstatic const unsigned int tdm_fs0_x_pins[]\t\t= { GPIOX_4 };\nstatic const unsigned int pdm_dclk_x5_pins[]\t\t= { GPIOX_5 };\nstatic const unsigned int pdm_din0_x6_pins[]\t\t= { GPIOX_6 };\nstatic const unsigned int pdm_din0_x9_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int pdm_dclk_x10_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int clk12_24_x13_pins[]\t\t= { GPIOX_13 };\n\n \nstatic const unsigned int lcd_d8_pins[]\t\t\t= { GPIOX_0 };\nstatic const unsigned int lcd_d9_pins[]\t\t\t= { GPIOX_1 };\nstatic const unsigned int lcd_d10_pins[]\t\t= { GPIOX_2 };\nstatic const unsigned int lcd_d11_pins[]\t\t= { GPIOX_3 };\nstatic const unsigned int lcd_d12_pins[]\t\t= { GPIOX_4 };\nstatic const unsigned int lcd_d13_pins[]\t\t= { GPIOX_5 };\nstatic const unsigned int lcd_d14_pins[]\t\t= { GPIOX_6 };\nstatic const unsigned int lcd_d15_pins[]\t\t= { GPIOX_7 };\nstatic const unsigned int lcd_vs_pins[]\t\t\t= { GPIOX_8 };\nstatic const unsigned int lcd_hs_pins[]\t\t\t= { GPIOX_9 };\nstatic const unsigned int lcd_den_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int lcd_d16_pins[]\t\t= { GPIOX_11 };\nstatic const unsigned int lcd_clk_x_pins[]\t\t= { GPIOX_12 };\nstatic const unsigned int lcd_d17_pins[]\t\t= { GPIOX_13 };\n\n \nstatic const unsigned int pwm_g_x0_pins[]\t\t= { GPIOX_0 };\nstatic const unsigned int pwm_h_x1_pins[]\t\t= { GPIOX_1 };\nstatic const unsigned int pwm_i_x2_pins[]\t\t= { GPIOX_2 };\nstatic const unsigned int pwm_j_x3_pins[]\t\t= { GPIOX_3 };\nstatic const unsigned int pwm_k_x4_pins[]\t\t= { GPIOX_4 };\nstatic const unsigned int pwm_l_x_pins[]\t\t= { GPIOX_5 };\nstatic const unsigned int pwm_m_x_pins[]\t\t= { GPIOX_6 };\nstatic const unsigned int pwm_n_x_pins[]\t\t= { GPIOX_7 };\nstatic const unsigned int pwm_g_x8_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int pwm_h_x9_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int pwm_i_x10_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int clk12_24_x11_pins[]\t\t= { GPIOX_11 };\n\n \nstatic const unsigned int uart_a_rx_x_pins[]\t\t= { GPIOX_0 };\nstatic const unsigned int uart_a_tx_x_pins[]\t\t= { GPIOX_1 };\nstatic const unsigned int uart_c_rx_x_pins[]\t\t= { GPIOX_2 };\nstatic const unsigned int uart_c_tx_x_pins[]\t\t= { GPIOX_3 };\nstatic const unsigned int i2c3_sda_x_pins[]\t\t= { GPIOX_4 };\nstatic const unsigned int i2c3_scl_x_pins[]\t\t= { GPIOX_5 };\nstatic const unsigned int i2c1_sda_x_pins[]\t\t= { GPIOX_7 };\nstatic const unsigned int i2c1_scl_x_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int uart_d_tx_x_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int uart_d_rx_x_pins[]\t\t= { GPIOX_10 };\n\n \nstatic const unsigned int pwm_g_d_pins[]\t\t= { GPIOD_0 };\nstatic const unsigned int pwm_h_d_pins[]\t\t= { GPIOD_1 };\nstatic const unsigned int eth_led_act_pins[]\t\t= { GPIOD_2 };\nstatic const unsigned int eth_led_link_pins[]\t\t= { GPIOD_3 };\nstatic const unsigned int pwm_d_pins[]\t\t\t= { GPIOD_4 };\nstatic const unsigned int pwm_f_pins[]\t\t\t= { GPIOD_5 };\nstatic const unsigned int pwm_k_d_pins[]\t\t= { GPIOD_6 };\n\n \nstatic const unsigned int uart_a_tx_d_pins[]\t\t= { GPIOD_0 };\nstatic const unsigned int uart_a_rx_d_pins[]\t\t= { GPIOD_1 };\nstatic const unsigned int spi_b_miso_d_pins[]\t\t= { GPIOD_2 };\nstatic const unsigned int spi_b_clk_d_pins[]\t\t= { GPIOD_3 };\nstatic const unsigned int spi_b_mosi_d_pins[]\t\t= { GPIOD_4 };\nstatic const unsigned int spi_b_ss0_d_pins[]\t\t= { GPIOD_5 };\nstatic const unsigned int spi_b_ss1_d_pins[]\t\t= { GPIOD_6 };\n\n \nstatic const unsigned int i2c0_sda_d_pins[]\t\t= { GPIOD_0 };\nstatic const unsigned int i2c0_scl_d_pins[]\t\t= { GPIOD_1 };\nstatic const unsigned int i2c1_sda_d_pins[]\t\t= { GPIOD_2 };\nstatic const unsigned int i2c1_scl_d_pins[]\t\t= { GPIOD_3 };\nstatic const unsigned int pdm_dclk_d_pins[]\t\t= { GPIOD_4 };\nstatic const unsigned int pdm_din0_d_pins[]\t\t= { GPIOD_5 };\nstatic const unsigned int ir_in_d6_pins[]\t\t= { GPIOD_6 };\n\n \nstatic const unsigned int ir_in_d0_pins[]\t\t= { GPIOD_0 };\nstatic const unsigned int ir_out_pins[]\t\t\t= { GPIOD_1 };\nstatic const unsigned int pwm_i_d_pins[]\t\t= { GPIOD_2 };\nstatic const unsigned int pwm_j_d_pins[]\t\t= { GPIOD_3 };\nstatic const unsigned int i2c3_sda_d_pins[]\t\t= { GPIOD_4 };\nstatic const unsigned int i2c3_scl_d_pins[]\t\t= { GPIOD_5 };\n\n \nstatic const unsigned int tdm_fs0_d_pins[]\t\t= { GPIOD_2 };\nstatic const unsigned int tdm_sclk0_d_pins[]\t\t= { GPIOD_3 };\nstatic const unsigned int mclk_0_d_pins[]\t\t= { GPIOD_4 };\nstatic const unsigned int tdm_d1_d_pins[]\t\t= { GPIOD_5 };\nstatic const unsigned int tdm_d0_d_pins[]\t\t= { GPIOD_6 };\n\n \nstatic const unsigned int uart_d_tx_d_pins[]\t\t= { GPIOD_0 };\nstatic const unsigned int uart_d_rx_d_pins[]\t\t= { GPIOD_1 };\nstatic const unsigned int uart_c_tx_d_pins[]\t\t= { GPIOD_2 };\nstatic const unsigned int uart_c_rx_d_pins[]\t\t= { GPIOD_3 };\n\n \nstatic const unsigned int uart_b_tx_a_pins[]\t\t= { GPIOA_0 };\nstatic const unsigned int uart_b_rx_a_pins[]\t\t= { GPIOA_1 };\nstatic const unsigned int pwm_c_pins[]\t\t\t= { GPIOA_2 };\nstatic const unsigned int pwm_l_a_pins[]\t\t= { GPIOA_3 };\nstatic const unsigned int i2c1_sda_a_pins[]\t\t= { GPIOA_4 };\nstatic const unsigned int i2c1_scl_a_pins[]\t\t= { GPIOA_5 };\n\n \nstatic const unsigned int pwm_c_hiz_pins[]\t\t= { GPIOA_2 };\nstatic const unsigned int gen_clk_a_pins[]\t\t= { GPIOA_3 };\nstatic const unsigned int pdm_dclk_z_pins[]\t\t= { GPIOA_4 };\nstatic const unsigned int pdm_din0_a_pins[]\t\t= { GPIOA_5 };\n\n \nstatic const unsigned int jtag_a_clk_pins[]\t\t= { GPIOA_2 };\nstatic const unsigned int jtag_a_tms_pins[]\t\t= { GPIOA_3 };\nstatic const unsigned int jtag_a_tdi_pins[]\t\t= { GPIOA_4 };\nstatic const unsigned int jtag_a_tdo_pins[]\t\t= { GPIOA_5 };\n\n \nstatic const unsigned int lcd_clk_a_pins[]\t\t= { GPIOA_3 };\nstatic const unsigned int uart_f_tx_a_pins[]\t\t= { GPIOA_4 };\nstatic const unsigned int uart_f_rx_a_pins[]\t\t= { GPIOA_5 };\n\n \nstatic const unsigned int uart_e_tx_a_pins[]\t\t= { GPIOA_2 };\nstatic const unsigned int uart_e_rx_a_pins[]\t\t= { GPIOA_3 };\nstatic const unsigned int pwm_m_a_pins[]\t\t= { GPIOA_4 };\nstatic const unsigned int pwm_n_a_pins[]\t\t= { GPIOA_5 };\n\n \nstatic const unsigned int spi_a_mosi_a_pins[]\t\t= { GPIOA_3 };\nstatic const unsigned int gen_clk_a4_pins[]\t\t= { GPIOA_4 };\nstatic const unsigned int clk12_24_a_pins[]\t\t= { GPIOA_5 };\n\nstatic struct meson_pmx_group c3_periphs_groups[] = {\n\tGPIO_GROUP(GPIOE_0),\n\tGPIO_GROUP(GPIOE_1),\n\tGPIO_GROUP(GPIOE_2),\n\tGPIO_GROUP(GPIOE_3),\n\tGPIO_GROUP(GPIOE_4),\n\tGPIO_GROUP(GPIOB_0),\n\tGPIO_GROUP(GPIOB_1),\n\tGPIO_GROUP(GPIOB_2),\n\tGPIO_GROUP(GPIOB_3),\n\tGPIO_GROUP(GPIOB_4),\n\tGPIO_GROUP(GPIOB_5),\n\tGPIO_GROUP(GPIOB_6),\n\tGPIO_GROUP(GPIOB_7),\n\tGPIO_GROUP(GPIOB_8),\n\tGPIO_GROUP(GPIOB_9),\n\tGPIO_GROUP(GPIOB_10),\n\tGPIO_GROUP(GPIOB_11),\n\tGPIO_GROUP(GPIOB_12),\n\tGPIO_GROUP(GPIOB_13),\n\tGPIO_GROUP(GPIOB_14),\n\tGPIO_GROUP(GPIOC_0),\n\tGPIO_GROUP(GPIOC_1),\n\tGPIO_GROUP(GPIOC_2),\n\tGPIO_GROUP(GPIOC_3),\n\tGPIO_GROUP(GPIOC_4),\n\tGPIO_GROUP(GPIOC_5),\n\tGPIO_GROUP(GPIOC_6),\n\tGPIO_GROUP(GPIOX_0),\n\tGPIO_GROUP(GPIOX_1),\n\tGPIO_GROUP(GPIOX_2),\n\tGPIO_GROUP(GPIOX_3),\n\tGPIO_GROUP(GPIOX_4),\n\tGPIO_GROUP(GPIOX_5),\n\tGPIO_GROUP(GPIOX_6),\n\tGPIO_GROUP(GPIOX_7),\n\tGPIO_GROUP(GPIOX_8),\n\tGPIO_GROUP(GPIOX_9),\n\tGPIO_GROUP(GPIOX_10),\n\tGPIO_GROUP(GPIOX_11),\n\tGPIO_GROUP(GPIOX_12),\n\tGPIO_GROUP(GPIOX_13),\n\tGPIO_GROUP(GPIOD_0),\n\tGPIO_GROUP(GPIOD_1),\n\tGPIO_GROUP(GPIOD_2),\n\tGPIO_GROUP(GPIOD_3),\n\tGPIO_GROUP(GPIOD_4),\n\tGPIO_GROUP(GPIOD_5),\n\tGPIO_GROUP(GPIOD_6),\n\tGPIO_GROUP(GPIOA_0),\n\tGPIO_GROUP(GPIOA_1),\n\tGPIO_GROUP(GPIOA_2),\n\tGPIO_GROUP(GPIOA_3),\n\tGPIO_GROUP(GPIOA_4),\n\tGPIO_GROUP(GPIOA_5),\n\tGPIO_GROUP(GPIO_TEST_N),\n\n\t \n\tGROUP(pwm_a,\t\t\t1),\n\tGROUP(pwm_b,\t\t\t1),\n\tGROUP(i2c2_sda,\t\t\t1),\n\tGROUP(i2c2_scl,\t\t\t1),\n\tGROUP(gen_clk_e,\t\t1),\n\n\t \n\tGROUP(i2c0_sda_e,\t\t2),\n\tGROUP(i2c0_scl_e,\t\t2),\n\tGROUP(clk_32k_in,\t\t2),\n\n\t \n\tGROUP(i2c_slave_scl,\t\t3),\n\tGROUP(i2c_slave_sda,\t\t3),\n\tGROUP(clk12_24_e,\t\t3),\n\n\t \n\tGROUP(emmc_nand_d0,\t\t1),\n\tGROUP(emmc_nand_d1,\t\t1),\n\tGROUP(emmc_nand_d2,\t\t1),\n\tGROUP(emmc_nand_d3,\t\t1),\n\tGROUP(emmc_nand_d4,\t\t1),\n\tGROUP(emmc_nand_d5,\t\t1),\n\tGROUP(emmc_nand_d6,\t\t1),\n\tGROUP(emmc_nand_d7,\t\t1),\n\tGROUP(emmc_clk,\t\t\t1),\n\tGROUP(emmc_rst,\t\t\t1),\n\tGROUP(emmc_cmd,\t\t\t1),\n\tGROUP(emmc_nand_ds,\t\t1),\n\n\t \n\tGROUP(nand_wen_clk,\t\t2),\n\tGROUP(nand_ale,\t\t\t2),\n\tGROUP(nand_ren_wr,\t\t2),\n\tGROUP(nand_cle,\t\t\t2),\n\tGROUP(nand_ce0,\t\t\t2),\n\n\t \n\tGROUP(pwm_g_b,\t\t\t3),\n\tGROUP(pwm_h_b,\t\t\t3),\n\tGROUP(pwm_i_b,\t\t\t3),\n\tGROUP(spif_hold,\t\t3),\n\tGROUP(spif_mo,\t\t\t3),\n\tGROUP(spif_mi,\t\t\t3),\n\tGROUP(spif_clk,\t\t\t3),\n\tGROUP(spif_wp,\t\t\t3),\n\tGROUP(pwm_j_b,\t\t\t3),\n\tGROUP(pwm_k_b,\t\t\t3),\n\tGROUP(pwm_l_b,\t\t\t3),\n\tGROUP(pwm_m_b,\t\t\t3),\n\tGROUP(pwm_n_b,\t\t\t3),\n\tGROUP(spif_cs,\t\t\t3),\n\tGROUP(spif_clk_loop,\t\t3),\n\n\t \n\tGROUP(lcd_d0,\t\t\t4),\n\tGROUP(lcd_d1,\t\t\t4),\n\tGROUP(lcd_d2,\t\t\t4),\n\tGROUP(lcd_d3,\t\t\t4),\n\tGROUP(lcd_d4,\t\t\t4),\n\tGROUP(lcd_d5,\t\t\t4),\n\tGROUP(lcd_d6,\t\t\t4),\n\tGROUP(lcd_d7,\t\t\t4),\n\n\t \n\tGROUP(spi_a_mosi_b,\t\t5),\n\tGROUP(spi_a_miso_b,\t\t5),\n\tGROUP(spi_a_clk_b,\t\t5),\n\tGROUP(spi_a_ss0_b,\t\t5),\n\tGROUP(spi_a_ss1_b,\t\t5),\n\tGROUP(spi_a_ss2_b,\t\t5),\n\tGROUP(i2c1_sda_b,\t\t5),\n\tGROUP(i2c1_scl_b,\t\t5),\n\n\t \n\tGROUP(uart_a_tx_b,\t\t6),\n\tGROUP(uart_a_rx_b,\t\t6),\n\tGROUP(uart_a_cts_b,\t\t6),\n\tGROUP(uart_a_rts_b,\t\t6),\n\tGROUP(uart_d_tx_b,\t\t6),\n\tGROUP(uart_d_rx_b,\t\t6),\n\tGROUP(pdm_dclk_b,\t\t6),\n\tGROUP(pdm_din0_b,\t\t6),\n\n\t \n\tGROUP(sdcard_d0,\t\t1),\n\tGROUP(sdcard_d1,\t\t1),\n\tGROUP(sdcard_d2,\t\t1),\n\tGROUP(sdcard_d3,\t\t1),\n\tGROUP(sdcard_clk,\t\t1),\n\tGROUP(sdcard_cmd,\t\t1),\n\tGROUP(sdcard_cd,\t\t1),\n\n\t \n\tGROUP(jtag_b_tdo,\t\t2),\n\tGROUP(jtag_b_tdi,\t\t2),\n\tGROUP(uart_b_rx_c,\t\t2),\n\tGROUP(uart_b_tx_c,\t\t2),\n\tGROUP(jtag_b_clk,\t\t2),\n\tGROUP(jtag_b_tms,\t\t2),\n\tGROUP(gen_clk_c,\t\t2),\n\n\t \n\tGROUP(tdm_d3,\t\t\t3),\n\tGROUP(tdm_d2,\t\t\t3),\n\tGROUP(mclk_1,\t\t\t3),\n\tGROUP(tdm_sclk1,\t\t3),\n\tGROUP(tdm_fs1,\t\t\t3),\n\tGROUP(pdm_dclk_c,\t\t3),\n\tGROUP(pdm_din0_c,\t\t3),\n\n\t \n\tGROUP(spi_a_mosi_c,\t\t4),\n\tGROUP(spi_a_miso_c,\t\t4),\n\tGROUP(spi_a_clk_c,\t\t4),\n\tGROUP(spi_a_ss0_c,\t\t4),\n\tGROUP(spi_a_ss1_c,\t\t4),\n\n\t \n\tGROUP(pwm_g_c,\t\t\t5),\n\tGROUP(pwm_h_c,\t\t\t5),\n\tGROUP(pwm_i_c,\t\t\t5),\n\tGROUP(pwm_j_c,\t\t\t5),\n\tGROUP(pwm_k_c,\t\t\t5),\n\tGROUP(pwm_l_c,\t\t\t5),\n\tGROUP(pwm_m_c,\t\t\t5),\n\n\t \n\tGROUP(uart_a_rx_c,\t\t6),\n\tGROUP(uart_a_tx_c,\t\t6),\n\tGROUP(uart_c_rx_c,\t\t6),\n\tGROUP(uart_c_tx_c,\t\t6),\n\tGROUP(i2c3_sda_c,\t\t6),\n\tGROUP(i2c3_scl_c,\t\t6),\n\tGROUP(clk12_24_c,\t\t6),\n\n\t \n\tGROUP(sdio_d0,\t\t\t1),\n\tGROUP(sdio_d1,\t\t\t1),\n\tGROUP(sdio_d2,\t\t\t1),\n\tGROUP(sdio_d3,\t\t\t1),\n\tGROUP(sdio_clk,\t\t\t1),\n\tGROUP(sdio_cmd,\t\t\t1),\n\tGROUP(clk12_24_x,\t\t1),\n\tGROUP(uart_e_tx_x,\t\t1),\n\tGROUP(uart_e_rx_x,\t\t1),\n\tGROUP(uart_e_cts,\t\t1),\n\tGROUP(uart_e_rts,\t\t1),\n\tGROUP(pwm_e,\t\t\t1),\n\tGROUP(pwm_j_x12,\t\t1),\n\tGROUP(pwm_k_x13,\t\t1),\n\n\t \n\tGROUP(spi_a_mosi_x,\t\t2),\n\tGROUP(spi_a_miso_x,\t\t2),\n\tGROUP(spi_a_clk_x,\t\t2),\n\tGROUP(spi_a_ss0_x,\t\t2),\n\tGROUP(spi_a_ss1_x,\t\t2),\n\tGROUP(spi_a_ss2_x,\t\t2),\n\tGROUP(spi_b_ss2_x6,\t\t2),\n\tGROUP(spi_b_miso_x,\t\t2),\n\tGROUP(spi_b_clk_x,\t\t2),\n\tGROUP(spi_b_mosi_x,\t\t2),\n\tGROUP(spi_b_ss0_x,\t\t2),\n\tGROUP(spi_b_ss1_x,\t\t2),\n\tGROUP(spi_b_ss2_x12,\t\t2),\n\tGROUP(gen_clk_x,\t\t2),\n\n\t \n\tGROUP(tdm_d1_x,\t\t\t3),\n\tGROUP(tdm_d0_x,\t\t\t3),\n\tGROUP(mclk_0_x,\t\t\t3),\n\tGROUP(tdm_sclk0_x,\t\t3),\n\tGROUP(tdm_fs0_x,\t\t3),\n\tGROUP(pdm_dclk_x5,\t\t3),\n\tGROUP(pdm_din0_x6,\t\t3),\n\tGROUP(pdm_din0_x9,\t\t3),\n\tGROUP(pdm_dclk_x10,\t\t3),\n\tGROUP(clk12_24_x13,\t\t3),\n\n\t \n\tGROUP(lcd_d8,\t\t\t4),\n\tGROUP(lcd_d9,\t\t\t4),\n\tGROUP(lcd_d10,\t\t\t4),\n\tGROUP(lcd_d11,\t\t\t4),\n\tGROUP(lcd_d12,\t\t\t4),\n\tGROUP(lcd_d13,\t\t\t4),\n\tGROUP(lcd_d14,\t\t\t4),\n\tGROUP(lcd_d15,\t\t\t4),\n\tGROUP(lcd_vs,\t\t\t4),\n\tGROUP(lcd_hs,\t\t\t4),\n\tGROUP(lcd_den,\t\t\t4),\n\tGROUP(lcd_d16,\t\t\t4),\n\tGROUP(lcd_clk_x,\t\t4),\n\tGROUP(lcd_d17,\t\t\t4),\n\n\t \n\tGROUP(pwm_g_x0,\t\t\t5),\n\tGROUP(pwm_h_x1,\t\t\t5),\n\tGROUP(pwm_i_x2,\t\t\t5),\n\tGROUP(pwm_j_x3,\t\t\t5),\n\tGROUP(pwm_k_x4,\t\t\t5),\n\tGROUP(pwm_l_x,\t\t\t5),\n\tGROUP(pwm_m_x,\t\t\t5),\n\tGROUP(pwm_n_x,\t\t\t5),\n\tGROUP(pwm_g_x8,\t\t\t5),\n\tGROUP(pwm_h_x9,\t\t\t5),\n\tGROUP(pwm_i_x10,\t\t5),\n\tGROUP(clk12_24_x11,\t\t5),\n\n\t \n\tGROUP(uart_a_rx_x,\t\t6),\n\tGROUP(uart_a_tx_x,\t\t6),\n\tGROUP(uart_c_rx_x,\t\t6),\n\tGROUP(uart_c_tx_x,\t\t6),\n\tGROUP(i2c3_sda_x,\t\t6),\n\tGROUP(i2c3_scl_x,\t\t6),\n\tGROUP(i2c1_sda_x,\t\t6),\n\tGROUP(i2c1_scl_x,\t\t6),\n\tGROUP(uart_d_tx_x,\t\t6),\n\tGROUP(uart_d_rx_x,\t\t6),\n\n\t \n\tGROUP(pwm_g_d,\t\t\t1),\n\tGROUP(pwm_h_d,\t\t\t1),\n\tGROUP(eth_led_act,\t\t1),\n\tGROUP(eth_led_link,\t\t1),\n\tGROUP(pwm_d,\t\t\t1),\n\tGROUP(pwm_f,\t\t\t1),\n\tGROUP(pwm_k_d,\t\t\t1),\n\n\t \n\tGROUP(uart_a_tx_d,\t\t2),\n\tGROUP(uart_a_rx_d,\t\t2),\n\tGROUP(spi_b_miso_d,\t\t2),\n\tGROUP(spi_b_clk_d,\t\t2),\n\tGROUP(spi_b_mosi_d,\t\t2),\n\tGROUP(spi_b_ss0_d,\t\t2),\n\tGROUP(spi_b_ss1_d,\t\t2),\n\n\t \n\tGROUP(i2c0_sda_d,\t\t3),\n\tGROUP(i2c0_scl_d,\t\t3),\n\tGROUP(i2c1_sda_d,\t\t3),\n\tGROUP(i2c1_scl_d,\t\t3),\n\tGROUP(pdm_dclk_d,\t\t3),\n\tGROUP(pdm_din0_d,\t\t3),\n\tGROUP(ir_in_d6,\t\t\t3),\n\n\t \n\tGROUP(ir_in_d0,\t\t\t4),\n\tGROUP(ir_out,\t\t\t4),\n\tGROUP(pwm_i_d,\t\t\t4),\n\tGROUP(pwm_j_d,\t\t\t4),\n\tGROUP(i2c3_sda_d,\t\t4),\n\tGROUP(i2c3_scl_d,\t\t4),\n\n\t \n\tGROUP(tdm_fs0_d,\t\t5),\n\tGROUP(tdm_sclk0_d,\t\t5),\n\tGROUP(mclk_0_d,\t\t\t5),\n\tGROUP(tdm_d1_d,\t\t\t5),\n\tGROUP(tdm_d0_d,\t\t\t5),\n\n\t \n\tGROUP(uart_d_tx_d,\t\t6),\n\tGROUP(uart_d_rx_d,\t\t6),\n\tGROUP(uart_c_tx_d,\t\t6),\n\tGROUP(uart_c_rx_d,\t\t6),\n\n\t \n\tGROUP(uart_b_tx_a,\t\t1),\n\tGROUP(uart_b_rx_a,\t\t1),\n\tGROUP(pwm_c,\t\t\t1),\n\tGROUP(pwm_l_a,\t\t\t1),\n\tGROUP(i2c1_sda_a,\t\t1),\n\tGROUP(i2c1_scl_a,\t\t1),\n\n\t \n\tGROUP(pwm_c_hiz,\t\t2),\n\tGROUP(gen_clk_a,\t\t2),\n\tGROUP(pdm_dclk_z,\t\t2),\n\tGROUP(pdm_din0_a,\t\t2),\n\n\t \n\tGROUP(jtag_a_clk,\t\t3),\n\tGROUP(jtag_a_tms,\t\t3),\n\tGROUP(jtag_a_tdi,\t\t3),\n\tGROUP(jtag_a_tdo,\t\t3),\n\n\t \n\tGROUP(lcd_clk_a,\t\t4),\n\tGROUP(uart_f_tx_a,\t\t4),\n\tGROUP(uart_f_rx_a,\t\t4),\n\n\t \n\tGROUP(uart_e_tx_a,\t\t5),\n\tGROUP(uart_e_rx_a,\t\t5),\n\tGROUP(pwm_m_a,\t\t\t5),\n\tGROUP(pwm_n_a,\t\t\t5),\n\n\t \n\tGROUP(spi_a_mosi_a,\t\t6),\n\tGROUP(gen_clk_a4,\t\t6),\n\tGROUP(clk12_24_a,\t\t6),\n};\n\nstatic const char * const gpio_periphs_groups[] = {\n\t\"GPIO_TEST_N\",\n\n\t\"GPIOE_0\", \"GPIOE_1\", \"GPIOE_2\", \"GPIOE_3\", \"GPIOE_4\",\n\n\t\"GPIOB_0\", \"GPIOB_1\", \"GPIOB_2\", \"GPIOB_3\", \"GPIOB_4\",\n\t\"GPIOB_5\", \"GPIOB_6\", \"GPIOB_7\", \"GPIOB_8\", \"GPIOB_9\",\n\t\"GPIOB_10\", \"GPIOB_11\", \"GPIOB_12\", \"GPIOB_13\",\n\t\"GPIOB_14\",\n\n\t\"GPIOC_0\", \"GPIOC_1\", \"GPIOC_2\", \"GPIOC_3\", \"GPIOC_4\",\n\t\"GPIOC_5\", \"GPIOC_6\",\n\n\t\"GPIOX_0\", \"GPIOX_1\", \"GPIOX_2\", \"GPIOX_3\", \"GPIOX_4\",\n\t\"GPIOX_5\", \"GPIOX_6\", \"GPIOX_7\", \"GPIOX_8\", \"GPIOX_9\",\n\t\"GPIOX_10\", \"GPIOX_11\", \"GPIOX_12\", \"GPIOX_13\",\n\n\t\"GPIOD_0\", \"GPIOD_1\", \"GPIOD_2\", \"GPIOD_3\", \"GPIOD_4\",\n\t\"GPIOD_5\", \"GPIOD_6\",\n\n\t\"GPIOA_0\", \"GPIOA_1\", \"GPIOA_2\", \"GPIOA_3\", \"GPIOA_4\",\n\t\"GPIOA_5\",\n};\n\nstatic const char * const uart_a_groups[] = {\n\t\"uart_a_tx_b\", \"uart_a_rx_b\", \"uart_a_cts_b\", \"uart_a_rts_b\",\n\t\"uart_a_rx_c\", \"uart_a_tx_c\", \"uart_a_rx_x\", \"uart_a_tx_x\",\n\t\"uart_a_tx_d\", \"uart_a_rx_d\",\n};\n\nstatic const char * const uart_b_groups[] = {\n\t\"uart_b_rx_c\", \"uart_b_tx_c\", \"uart_b_tx_a\", \"uart_b_rx_a\",\n};\n\nstatic const char * const uart_c_groups[] = {\n\t\"uart_c_rx_c\", \"uart_c_tx_c\",\n\t\"uart_c_rx_x\", \"uart_c_tx_x\",\n\t\"uart_c_tx_d\", \"uart_c_rx_d\",\n};\n\nstatic const char * const uart_d_groups[] = {\n\t\"uart_d_tx_b\", \"uart_d_rx_b\", \"uart_d_tx_d\", \"uart_d_rx_d\",\n\t\"uart_d_rx_x\", \"uart_d_tx_x\",\n};\n\nstatic const char * const uart_e_groups[] = {\n\t\"uart_e_cts\", \"uart_e_tx_x\", \"uart_e_rx_x\", \"uart_e_rts\",\n\t\"uart_e_tx_a\", \"uart_e_rx_a\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"i2c0_sda_e\", \"i2c0_scl_e\",\n\t\"i2c0_sda_d\", \"i2c0_scl_d\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1_sda_x\", \"i2c1_scl_x\",\n\t\"i2c1_sda_d\", \"i2c1_scl_d\",\n\t\"i2c1_sda_a\", \"i2c1_scl_a\",\n\t\"i2c1_sda_b\", \"i2c1_scl_b\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2_sda\", \"i2c2_scl\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3_sda_c\", \"i2c3_scl_c\",\n\t\"i2c3_sda_x\", \"i2c3_scl_x\",\n\t\"i2c3_sda_d\", \"i2c3_scl_d\",\n};\n\nstatic const char * const i2c_slave_groups[] = {\n\t\"i2c_slave_scl\", \"i2c_slave_sda\",\n};\n\nstatic const char * const pwm_a_groups[] = {\n\t\"pwm_a\",\n};\n\nstatic const char * const pwm_b_groups[] = {\n\t\"pwm_b\",\n};\n\nstatic const char * const pwm_c_groups[] = {\n\t\"pwm_c\",\n};\n\nstatic const char * const pwm_d_groups[] = {\n\t\"pwm_d\",\n};\n\nstatic const char * const pwm_e_groups[] = {\n\t\"pwm_e\",\n};\n\nstatic const char * const pwm_f_groups[] = {\n\t\"pwm_f\",\n};\n\nstatic const char * const pwm_g_groups[] = {\n\t\"pwm_g_b\", \"pwm_g_c\", \"pwm_g_d\", \"pwm_g_x0\", \"pwm_g_x8\",\n};\n\nstatic const char * const pwm_h_groups[] = {\n\t\"pwm_h_b\", \"pwm_h_c\", \"pwm_h_d\", \"pwm_h_x1\", \"pwm_h_x9\",\n};\n\nstatic const char * const pwm_i_groups[] = {\n\t\"pwm_i_b\", \"pwm_i_c\", \"pwm_i_d\", \"pwm_i_x2\", \"pwm_i_x10\",\n};\n\nstatic const char * const pwm_j_groups[] = {\n\t\"pwm_j_c\", \"pwm_j_d\", \"pwm_j_b\", \"pwm_j_x3\", \"pwm_j_x12\",\n};\n\nstatic const char * const pwm_k_groups[] = {\n\t\"pwm_k_c\", \"pwm_k_d\", \"pwm_k_b\", \"pwm_k_x4\", \"pwm_k_x13\",\n};\n\nstatic const char * const pwm_l_groups[] = {\n\t\"pwm_l_c\", \"pwm_l_x\", \"pwm_l_b\", \"pwm_l_a\",\n};\n\nstatic const char * const pwm_m_groups[] = {\n\t\"pwm_m_c\", \"pwm_m_x\", \"pwm_m_a\", \"pwm_m_b\",\n};\n\nstatic const char * const pwm_n_groups[] = {\n\t\"pwm_n_x\", \"pwm_n_a\", \"pwm_n_b\",\n};\n\nstatic const char * const pwm_c_hiz_groups[] = {\n\t\"pwm_c_hiz\",\n};\n\nstatic const char * const ir_out_groups[] = {\n\t\"ir_out\",\n};\n\nstatic const char * const ir_in_groups[] = {\n\t\"ir_in_d0\", \"ir_in_d6\",\n};\n\nstatic const char * const jtag_a_groups[] = {\n\t\"jtag_a_clk\", \"jtag_a_tms\", \"jtag_a_tdi\", \"jtag_a_tdo\",\n};\n\nstatic const char * const jtag_b_groups[] = {\n\t\"jtag_b_tdo\", \"jtag_b_tdi\", \"jtag_b_clk\", \"jtag_b_tms\",\n};\n\nstatic const char * const gen_clk_groups[] = {\n\t\"gen_clk_e\", \"gen_clk_c\", \"gen_clk_a\", \"gen_clk_x\",\n\t\"gen_clk_a4\",\n};\n\nstatic const char * const clk12_24_groups[] = {\n\t\"clk12_24_e\", \"clk12_24_c\", \"clk12_24_x\", \"clk12_24_a\",\n\t\"clk12_24_x13\", \"clk12_24_x11\",\n};\n\nstatic const char * const clk_32k_in_groups[] = {\n\t\"clk_32k_in\",\n};\n\nstatic const char * const emmc_groups[] = {\n\t\"emmc_nand_d0\", \"emmc_nand_d1\", \"emmc_nand_d2\", \"emmc_nand_d3\",\n\t\"emmc_nand_d4\", \"emmc_nand_d5\", \"emmc_nand_d6\", \"emmc_nand_d7\",\n\t\"emmc_clk\", \"emmc_rst\", \"emmc_cmd\", \"emmc_nand_ds\",\n};\n\nstatic const char * const nand_groups[] = {\n\t\"emmc_nand_d0\", \"emmc_nand_d1\", \"emmc_nand_d2\", \"emmc_nand_d3\",\n\t\"emmc_nand_d4\", \"emmc_nand_d5\", \"emmc_nand_d6\", \"emmc_nand_d7\",\n\t\"emmc_clk\", \"emmc_rst\", \"emmc_cmd\", \"emmc_nand_ds\",\n\t\"nand_wen_clk\", \"nand_ale\", \"nand_ren_wr\", \"nand_cle\",\n\t\"nand_ce0\",\n};\n\nstatic const char * const spif_groups[] = {\n\t\"spif_mo\", \"spif_mi\", \"spif_wp\", \"spif_cs\",\n\t\"spif_clk\", \"spif_hold\", \"spif_clk_loop\",\n};\n\nstatic const char * const spi_a_groups[] = {\n\t\"spi_a_clk_b\", \"spi_a_ss0_b\", \"spi_a_ss1_b\", \"spi_a_ss2_b\",\n\t\"spi_a_mosi_b\", \"spi_a_miso_b\",\n\n\t\"spi_a_clk_c\", \"spi_a_ss0_c\", \"spi_a_ss1_c\",\n\t\"spi_a_mosi_c\", \"spi_a_miso_c\",\n\n\t\"spi_a_clk_x\", \"spi_a_ss0_x\", \"spi_a_ss1_x\", \"spi_a_ss2_x\",\n\t\"spi_a_mosi_x\", \"spi_a_miso_x\",\n\t\"spi_a_mosi_a\",\n};\n\nstatic const char * const spi_b_groups[] = {\n\t\"spi_b_clk_x\", \"spi_b_ss0_x\", \"spi_b_ss1_x\", \"spi_b_ss2_x6\",\n\t\"spi_b_miso_x\", \"spi_b_mosi_x\", \"spi_b_ss2_x12\",\n\n\t\"spi_b_clk_d\", \"spi_b_ss0_d\", \"spi_b_ss1_d\", \"spi_b_miso_d\",\n\t\"spi_b_mosi_d\",\n};\n\nstatic const char * const sdcard_groups[] = {\n\t\"sdcard_d0\", \"sdcard_d1\", \"sdcard_d2\", \"sdcard_d3\",\n\t\"sdcard_cd\", \"sdcard_clk\", \"sdcard_cmd\",\n};\n\nstatic const char * const sdio_groups[] = {\n\t\"sdio_d0\", \"sdio_d1\", \"sdio_d2\", \"sdio_d3\",\n\t\"sdio_clk\", \"sdio_cmd\",\n};\n\nstatic const char * const pdm_groups[] = {\n\t\"pdm_dclk_c\", \"pdm_din0_c\", \"pdm_dclk_d\", \"pdm_din0_d\",\n\t\"pdm_dclk_z\", \"pdm_din0_a\", \"pdm_dclk_b\", \"pdm_din0_b\",\n\t\"pdm_dclk_x5\", \"pdm_din0_x6\", \"pdm_din0_x9\", \"pdm_dclk_x10\",\n};\n\nstatic const char * const eth_groups[] = {\n\t\"eth_led_act\", \"eth_led_link\",\n};\n\nstatic const char * const mclk_0_groups[] = {\n\t\"mclk_0_x\", \"mclk_0_d\",\n};\n\nstatic const char * const mclk_1_groups[] = {\n\t\"mclk_1\",\n};\n\nstatic const char * const tdm_groups[] = {\n\t\"tdm_d3\", \"tdm_d2\", \"tdm_fs1\", \"tdm_d1_x\", \"tdm_d0_x\",\n\t\"tdm_d1_d\", \"tdm_d0_d\", \"tdm_sclk1\", \"tdm_fs0_x\", \"tdm_fs0_d\",\n\t\"tdm_sclk0_x\", \"tdm_sclk0_d\",\n};\n\nstatic const char * const lcd_groups[] = {\n\t\"lcd_d0\", \"lcd_d1\", \"lcd_d2\", \"lcd_d3\", \"lcd_d4\",\n\t\"lcd_d5\", \"lcd_d6\", \"lcd_d7\", \"lcd_d8\", \"lcd_d9\",\n\t\"lcd_d10\", \"lcd_d11\", \"lcd_d12\", \"lcd_d13\", \"lcd_d14\",\n\t\"lcd_d15\", \"lcd_d16\", \"lcd_d17\", \"lcd_den\",\n\t\"lcd_clk_a\", \"lcd_clk_x\", \"lcd_hs\", \"lcd_vs\",\n};\n\nstatic struct meson_pmx_func c3_periphs_functions[] = {\n\tFUNCTION(gpio_periphs),\n\tFUNCTION(uart_a),\n\tFUNCTION(uart_b),\n\tFUNCTION(uart_c),\n\tFUNCTION(uart_d),\n\tFUNCTION(uart_e),\n\tFUNCTION(i2c0),\n\tFUNCTION(i2c1),\n\tFUNCTION(i2c2),\n\tFUNCTION(i2c3),\n\tFUNCTION(i2c_slave),\n\tFUNCTION(pwm_a),\n\tFUNCTION(pwm_b),\n\tFUNCTION(pwm_c),\n\tFUNCTION(pwm_d),\n\tFUNCTION(pwm_e),\n\tFUNCTION(pwm_f),\n\tFUNCTION(pwm_g),\n\tFUNCTION(pwm_h),\n\tFUNCTION(pwm_i),\n\tFUNCTION(pwm_j),\n\tFUNCTION(pwm_k),\n\tFUNCTION(pwm_l),\n\tFUNCTION(pwm_m),\n\tFUNCTION(pwm_n),\n\tFUNCTION(pwm_c_hiz),\n\tFUNCTION(ir_out),\n\tFUNCTION(ir_in),\n\tFUNCTION(jtag_a),\n\tFUNCTION(jtag_b),\n\tFUNCTION(gen_clk),\n\tFUNCTION(clk12_24),\n\tFUNCTION(clk_32k_in),\n\tFUNCTION(emmc),\n\tFUNCTION(nand),\n\tFUNCTION(spif),\n\tFUNCTION(spi_a),\n\tFUNCTION(spi_b),\n\tFUNCTION(sdcard),\n\tFUNCTION(sdio),\n\tFUNCTION(pdm),\n\tFUNCTION(eth),\n\tFUNCTION(mclk_0),\n\tFUNCTION(mclk_1),\n\tFUNCTION(tdm),\n\tFUNCTION(lcd),\n};\n\nstatic struct meson_bank c3_periphs_banks[] = {\n\t \n\tBANK_DS(\"X\",      GPIOX_0,      GPIOX_13,   40, 53,\n\t\t0x03, 0,  0x04, 0,  0x02, 0,  0x01, 0, 0x00, 0, 0x07, 0),\n\tBANK_DS(\"D\",      GPIOD_0,      GPIOD_6,    33, 39,\n\t\t0x23, 0,  0x24, 0,  0x22, 0,  0x21, 0, 0x20, 0, 0x27, 0),\n\tBANK_DS(\"E\",      GPIOE_0,      GPIOE_4,    22, 26,\n\t\t0x33, 0,  0x34, 0,  0x32, 0,  0x31, 0, 0x30, 0, 0x37, 0),\n\tBANK_DS(\"C\",      GPIOC_0,      GPIOC_6,    15, 21,\n\t\t0x43, 0,  0x44, 0,  0x42, 0,  0x41, 0, 0x40, 0, 0x47, 0),\n\tBANK_DS(\"B\",      GPIOB_0,      GPIOB_14,   0, 14,\n\t\t0x53, 0,  0x54, 0,  0x52, 0,  0x51, 0, 0x50, 0, 0x57, 0),\n\tBANK_DS(\"A\",      GPIOA_0,      GPIOA_5,    27, 32,\n\t\t0x63, 0,  0x64, 0,  0x62, 0,  0x61, 0, 0x60, 0, 0x67, 0),\n\tBANK_DS(\"TEST_N\", GPIO_TEST_N, GPIO_TEST_N, 54, 54,\n\t\t0x73, 0,  0x74, 0,  0x72, 0,  0x71, 0, 0x70, 0, 0x77, 0),\n};\n\nstatic struct meson_pmx_bank c3_periphs_pmx_banks[] = {\n\t \n\tBANK_PMX(\"B\",      GPIOB_0,     GPIOB_14,    0x00, 0),\n\tBANK_PMX(\"X\",      GPIOX_0,     GPIOX_13,    0x03, 0),\n\tBANK_PMX(\"C\",      GPIOC_0,     GPIOC_6,     0x09, 0),\n\tBANK_PMX(\"A\",      GPIOA_0,     GPIOA_5,     0x0b, 0),\n\tBANK_PMX(\"D\",      GPIOD_0,     GPIOD_6,     0x10, 0),\n\tBANK_PMX(\"E\",      GPIOE_0,     GPIOE_4,     0x12, 0),\n\tBANK_PMX(\"TEST_N\", GPIO_TEST_N, GPIO_TEST_N, 0x02, 0),\n};\n\nstatic struct meson_axg_pmx_data c3_periphs_pmx_banks_data = {\n\t.pmx_banks\t= c3_periphs_pmx_banks,\n\t.num_pmx_banks\t= ARRAY_SIZE(c3_periphs_pmx_banks),\n};\n\nstatic struct meson_pinctrl_data c3_periphs_pinctrl_data = {\n\t.name\t\t= \"periphs-banks\",\n\t.pins\t\t= c3_periphs_pins,\n\t.groups\t\t= c3_periphs_groups,\n\t.funcs\t\t= c3_periphs_functions,\n\t.banks\t\t= c3_periphs_banks,\n\t.num_pins\t= ARRAY_SIZE(c3_periphs_pins),\n\t.num_groups\t= ARRAY_SIZE(c3_periphs_groups),\n\t.num_funcs\t= ARRAY_SIZE(c3_periphs_functions),\n\t.num_banks\t= ARRAY_SIZE(c3_periphs_banks),\n\t.pmx_ops\t= &meson_axg_pmx_ops,\n\t.pmx_data\t= &c3_periphs_pmx_banks_data,\n\t.parse_dt\t= &meson_a1_parse_dt_extra,\n};\n\nstatic const struct of_device_id c3_pinctrl_dt_match[] = {\n\t{\n\t\t.compatible = \"amlogic,c3-periphs-pinctrl\",\n\t\t.data = &c3_periphs_pinctrl_data,\n\t},\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, c3_pinctrl_dt_match);\n\nstatic struct platform_driver c3_pinctrl_driver = {\n\t.probe  = meson_pinctrl_probe,\n\t.driver = {\n\t\t.name = \"amlogic-c3-pinctrl\",\n\t\t.of_match_table = c3_pinctrl_dt_match,\n\t},\n};\nmodule_platform_driver(c3_pinctrl_driver);\n\nMODULE_AUTHOR(\"Huqiang Qin <huqiang.qin@amlogic.com>\");\nMODULE_DESCRIPTION(\"Pin controller and GPIO driver for Amlogic C3 SoC\");\nMODULE_LICENSE(\"Dual BSD/GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}