
IMU_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ee20  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040ee20  0040ee20  00016e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d4  20000000  0040ee28  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00003588  200009d8  0040f800  000189d4  2**3
                  ALLOC
  4 .stack        00000800  20003f60  00412d88  000189d4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000189d4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000189fd  2**0
                  CONTENTS, READONLY
  7 .debug_info   00013352  00000000  00000000  00018a58  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000382b  00000000  00000000  0002bdaa  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006c95  00000000  00000000  0002f5d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001328  00000000  00000000  0003626a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001118  00000000  00000000  00037592  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00015ff2  00000000  00000000  000386aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00017f5b  00000000  00000000  0004e69c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00049c94  00000000  00000000  000665f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00004c90  00000000  00000000  000b028c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20004760 	.word	0x20004760
  400004:	00404559 	.word	0x00404559
  400008:	00404551 	.word	0x00404551
  40000c:	00404551 	.word	0x00404551
  400010:	00404551 	.word	0x00404551
  400014:	00404551 	.word	0x00404551
  400018:	00404551 	.word	0x00404551
	...
  40002c:	00404a81 	.word	0x00404a81
  400030:	00404551 	.word	0x00404551
  400034:	00000000 	.word	0x00000000
  400038:	00404b6d 	.word	0x00404b6d
  40003c:	00404ba9 	.word	0x00404ba9
  400040:	00404551 	.word	0x00404551
  400044:	00404551 	.word	0x00404551
  400048:	00404551 	.word	0x00404551
  40004c:	00404551 	.word	0x00404551
  400050:	00404551 	.word	0x00404551
  400054:	00404551 	.word	0x00404551
  400058:	00404551 	.word	0x00404551
  40005c:	00404551 	.word	0x00404551
  400060:	00402175 	.word	0x00402175
  400064:	00402185 	.word	0x00402185
  400068:	00404551 	.word	0x00404551
  40006c:	00403989 	.word	0x00403989
  400070:	004039a1 	.word	0x004039a1
  400074:	004039b9 	.word	0x004039b9
  400078:	00404551 	.word	0x00404551
  40007c:	00404551 	.word	0x00404551
  400080:	00404551 	.word	0x00404551
  400084:	00404551 	.word	0x00404551
  400088:	00404551 	.word	0x00404551
  40008c:	00401b01 	.word	0x00401b01
  400090:	00401b11 	.word	0x00401b11
  400094:	00400119 	.word	0x00400119
  400098:	00404551 	.word	0x00404551
  40009c:	00404551 	.word	0x00404551
  4000a0:	00404551 	.word	0x00404551
  4000a4:	00404551 	.word	0x00404551
  4000a8:	00404551 	.word	0x00404551
  4000ac:	00404551 	.word	0x00404551
  4000b0:	00404551 	.word	0x00404551
  4000b4:	00404551 	.word	0x00404551
  4000b8:	00404551 	.word	0x00404551
  4000bc:	00404551 	.word	0x00404551
  4000c0:	00404551 	.word	0x00404551

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	200009d8 	.word	0x200009d8
  4000e0:	00000000 	.word	0x00000000
  4000e4:	0040ee28 	.word	0x0040ee28

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	0040ee28 	.word	0x0040ee28
  40010c:	200009dc 	.word	0x200009dc
  400110:	0040ee28 	.word	0x0040ee28
  400114:	00000000 	.word	0x00000000

00400118 <SPI_Handler>:
struct ili9225_opt_t g_ili9225_display_opt;
/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void)
{
  400118:	b580      	push	{r7, lr}
  40011a:	af00      	add	r7, sp, #0
	ili9225_spi_handler();
  40011c:	4b01      	ldr	r3, [pc, #4]	; (400124 <SPI_Handler+0xc>)
  40011e:	4798      	blx	r3
}
  400120:	bd80      	pop	{r7, pc}
  400122:	bf00      	nop
  400124:	00402e0d 	.word	0x00402e0d

00400128 <config_lcd>:

void config_lcd(void){
  400128:	b590      	push	{r4, r7, lr}
  40012a:	b083      	sub	sp, #12
  40012c:	af00      	add	r7, sp, #0
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  40012e:	4b27      	ldr	r3, [pc, #156]	; (4001cc <config_lcd+0xa4>)
  400130:	22b0      	movs	r2, #176	; 0xb0
  400132:	601a      	str	r2, [r3, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  400134:	4b25      	ldr	r3, [pc, #148]	; (4001cc <config_lcd+0xa4>)
  400136:	22dc      	movs	r2, #220	; 0xdc
  400138:	605a      	str	r2, [r3, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  40013a:	4b24      	ldr	r3, [pc, #144]	; (4001cc <config_lcd+0xa4>)
  40013c:	2200      	movs	r2, #0
  40013e:	609a      	str	r2, [r3, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  400140:	4b22      	ldr	r3, [pc, #136]	; (4001cc <config_lcd+0xa4>)
  400142:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  400146:	60da      	str	r2, [r3, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  400148:	4b21      	ldr	r3, [pc, #132]	; (4001d0 <config_lcd+0xa8>)
  40014a:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  40014c:	481f      	ldr	r0, [pc, #124]	; (4001cc <config_lcd+0xa4>)
  40014e:	4b21      	ldr	r3, [pc, #132]	; (4001d4 <config_lcd+0xac>)
  400150:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  400152:	2008      	movs	r0, #8
  400154:	4b20      	ldr	r3, [pc, #128]	; (4001d8 <config_lcd+0xb0>)
  400156:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  400158:	4b20      	ldr	r3, [pc, #128]	; (4001dc <config_lcd+0xb4>)
  40015a:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
  40015c:	f64f 70ff 	movw	r0, #65535	; 0xffff
  400160:	4b1f      	ldr	r3, [pc, #124]	; (4001e0 <config_lcd+0xb8>)
  400162:	4798      	blx	r3
	
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  400164:	2300      	movs	r3, #0
  400166:	71fb      	strb	r3, [r7, #7]
  400168:	e02a      	b.n	4001c0 <config_lcd+0x98>
		xQueueAcel[i] = xQueueCreate(1, sizeof(float));
  40016a:	79fc      	ldrb	r4, [r7, #7]
  40016c:	2001      	movs	r0, #1
  40016e:	2104      	movs	r1, #4
  400170:	2200      	movs	r2, #0
  400172:	4b1c      	ldr	r3, [pc, #112]	; (4001e4 <config_lcd+0xbc>)
  400174:	4798      	blx	r3
  400176:	4602      	mov	r2, r0
  400178:	4b1b      	ldr	r3, [pc, #108]	; (4001e8 <config_lcd+0xc0>)
  40017a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueAcel[i] == NULL){
  40017e:	79fa      	ldrb	r2, [r7, #7]
  400180:	4b19      	ldr	r3, [pc, #100]	; (4001e8 <config_lcd+0xc0>)
  400182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400186:	2b00      	cmp	r3, #0
  400188:	d103      	bne.n	400192 <config_lcd+0x6a>
			LED_On(LED2_GPIO);
  40018a:	2019      	movs	r0, #25
  40018c:	4b17      	ldr	r3, [pc, #92]	; (4001ec <config_lcd+0xc4>)
  40018e:	4798      	blx	r3
			while(1);
  400190:	e7fe      	b.n	400190 <config_lcd+0x68>
		}
		xQueueGyro[i] = xQueueCreate(1, sizeof(float));
  400192:	79fc      	ldrb	r4, [r7, #7]
  400194:	2001      	movs	r0, #1
  400196:	2104      	movs	r1, #4
  400198:	2200      	movs	r2, #0
  40019a:	4b12      	ldr	r3, [pc, #72]	; (4001e4 <config_lcd+0xbc>)
  40019c:	4798      	blx	r3
  40019e:	4602      	mov	r2, r0
  4001a0:	4b13      	ldr	r3, [pc, #76]	; (4001f0 <config_lcd+0xc8>)
  4001a2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueGyro[i] == NULL){
  4001a6:	79fa      	ldrb	r2, [r7, #7]
  4001a8:	4b11      	ldr	r3, [pc, #68]	; (4001f0 <config_lcd+0xc8>)
  4001aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4001ae:	2b00      	cmp	r3, #0
  4001b0:	d103      	bne.n	4001ba <config_lcd+0x92>
			LED_On(LED2_GPIO);
  4001b2:	2019      	movs	r0, #25
  4001b4:	4b0d      	ldr	r3, [pc, #52]	; (4001ec <config_lcd+0xc4>)
  4001b6:	4798      	blx	r3
			while(1);
  4001b8:	e7fe      	b.n	4001b8 <config_lcd+0x90>
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
	
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  4001ba:	79fb      	ldrb	r3, [r7, #7]
  4001bc:	3301      	adds	r3, #1
  4001be:	71fb      	strb	r3, [r7, #7]
  4001c0:	79fb      	ldrb	r3, [r7, #7]
  4001c2:	2b02      	cmp	r3, #2
  4001c4:	d9d1      	bls.n	40016a <config_lcd+0x42>
		if (xQueueGyro[i] == NULL){
			LED_On(LED2_GPIO);
			while(1);
		}
	}
}
  4001c6:	370c      	adds	r7, #12
  4001c8:	46bd      	mov	sp, r7
  4001ca:	bd90      	pop	{r4, r7, pc}
  4001cc:	20003ea8 	.word	0x20003ea8
  4001d0:	004027e5 	.word	0x004027e5
  4001d4:	00402bc9 	.word	0x00402bc9
  4001d8:	0040275d 	.word	0x0040275d
  4001dc:	00402e41 	.word	0x00402e41
  4001e0:	00402ec1 	.word	0x00402ec1
  4001e4:	00404f81 	.word	0x00404f81
  4001e8:	20003e9c 	.word	0x20003e9c
  4001ec:	00402699 	.word	0x00402699
  4001f0:	20003e8c 	.word	0x20003e8c

004001f4 <LCDTask>:

void LCDTask(void *pvParameters){
  4001f4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
  4001f8:	b098      	sub	sp, #96	; 0x60
  4001fa:	af04      	add	r7, sp, #16
  4001fc:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	
	float lcd_acel[3];
	float lcd_gyro[3];
	char lcd_buf[40];
	uint8_t i = 0;
  4001fe:	2300      	movs	r3, #0
  400200:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	signed portBASE_TYPE statusQueue;
	
	ili9225_set_foreground_color(COLOR_BLACK);
  400204:	2000      	movs	r0, #0
  400206:	4b67      	ldr	r3, [pc, #412]	; (4003a4 <LCDTask+0x1b0>)
  400208:	4798      	blx	r3
	ili9225_draw_string(5,10, (uint8_t *)"IMU FreeRTOS");
  40020a:	2005      	movs	r0, #5
  40020c:	210a      	movs	r1, #10
  40020e:	4a66      	ldr	r2, [pc, #408]	; (4003a8 <LCDTask+0x1b4>)
  400210:	4b66      	ldr	r3, [pc, #408]	; (4003ac <LCDTask+0x1b8>)
  400212:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
  400214:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  400218:	4b65      	ldr	r3, [pc, #404]	; (4003b0 <LCDTask+0x1bc>)
  40021a:	4798      	blx	r3
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
  40021c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
  400220:	4618      	mov	r0, r3
  400222:	2100      	movs	r1, #0
  400224:	220c      	movs	r2, #12
  400226:	4b63      	ldr	r3, [pc, #396]	; (4003b4 <LCDTask+0x1c0>)
  400228:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  40022a:	2300      	movs	r3, #0
  40022c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  400230:	e01d      	b.n	40026e <LCDTask+0x7a>
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
  400232:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
  400236:	4b60      	ldr	r3, [pc, #384]	; (4003b8 <LCDTask+0x1c4>)
  400238:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40023c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  400240:	f107 013c 	add.w	r1, r7, #60	; 0x3c
  400244:	009b      	lsls	r3, r3, #2
  400246:	440b      	add	r3, r1
  400248:	4610      	mov	r0, r2
  40024a:	4619      	mov	r1, r3
  40024c:	f04f 32ff 	mov.w	r2, #4294967295
  400250:	2301      	movs	r3, #1
  400252:	4c5a      	ldr	r4, [pc, #360]	; (4003bc <LCDTask+0x1c8>)
  400254:	47a0      	blx	r4
  400256:	64b8      	str	r0, [r7, #72]	; 0x48
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  400258:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  40025a:	2b01      	cmp	r3, #1
  40025c:	d002      	beq.n	400264 <LCDTask+0x70>
  40025e:	2000      	movs	r0, #0
  400260:	4b57      	ldr	r3, [pc, #348]	; (4003c0 <LCDTask+0x1cc>)
  400262:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
		for (i = 0; i < NUM_AXIS; i++){
  400264:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  400268:	3301      	adds	r3, #1
  40026a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  40026e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  400272:	2b02      	cmp	r3, #2
  400274:	d9dd      	bls.n	400232 <LCDTask+0x3e>
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
  400276:	f107 0330 	add.w	r3, r7, #48	; 0x30
  40027a:	4618      	mov	r0, r3
  40027c:	2100      	movs	r1, #0
  40027e:	220c      	movs	r2, #12
  400280:	4b4c      	ldr	r3, [pc, #304]	; (4003b4 <LCDTask+0x1c0>)
  400282:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  400284:	2300      	movs	r3, #0
  400286:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  40028a:	e01d      	b.n	4002c8 <LCDTask+0xd4>
			statusQueue = xQueuePeek(xQueueGyro[i], &(lcd_gyro[i]),LCD_WAIT);
  40028c:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
  400290:	4b4c      	ldr	r3, [pc, #304]	; (4003c4 <LCDTask+0x1d0>)
  400292:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400296:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  40029a:	f107 0130 	add.w	r1, r7, #48	; 0x30
  40029e:	009b      	lsls	r3, r3, #2
  4002a0:	440b      	add	r3, r1
  4002a2:	4610      	mov	r0, r2
  4002a4:	4619      	mov	r1, r3
  4002a6:	f04f 32ff 	mov.w	r2, #4294967295
  4002aa:	2301      	movs	r3, #1
  4002ac:	4c43      	ldr	r4, [pc, #268]	; (4003bc <LCDTask+0x1c8>)
  4002ae:	47a0      	blx	r4
  4002b0:	64b8      	str	r0, [r7, #72]	; 0x48
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  4002b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  4002b4:	2b01      	cmp	r3, #1
  4002b6:	d002      	beq.n	4002be <LCDTask+0xca>
  4002b8:	2000      	movs	r0, #0
  4002ba:	4b41      	ldr	r3, [pc, #260]	; (4003c0 <LCDTask+0x1cc>)
  4002bc:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  4002be:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  4002c2:	3301      	adds	r3, #1
  4002c4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  4002c8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  4002cc:	2b02      	cmp	r3, #2
  4002ce:	d9dd      	bls.n	40028c <LCDTask+0x98>
			statusQueue = xQueuePeek(xQueueGyro[i], &(lcd_gyro[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		ili9225_set_foreground_color(COLOR_WHITE);
  4002d0:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4002d4:	4b33      	ldr	r3, [pc, #204]	; (4003a4 <LCDTask+0x1b0>)
  4002d6:	4798      	blx	r3
		ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  4002d8:	2000      	movs	r0, #0
  4002da:	211e      	movs	r1, #30
  4002dc:	22b0      	movs	r2, #176	; 0xb0
  4002de:	23dc      	movs	r3, #220	; 0xdc
  4002e0:	4c39      	ldr	r4, [pc, #228]	; (4003c8 <LCDTask+0x1d4>)
  4002e2:	47a0      	blx	r4
		
		ili9225_set_foreground_color(COLOR_BLACK);
  4002e4:	2000      	movs	r0, #0
  4002e6:	4b2f      	ldr	r3, [pc, #188]	; (4003a4 <LCDTask+0x1b0>)
  4002e8:	4798      	blx	r3
		sprintf(lcd_buf, "Acel:\nX= %0.3f\nY= %0.3f\nZ= %0.3f", lcd_acel[0], lcd_acel[1], lcd_acel[2]);
  4002ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
  4002ec:	4b37      	ldr	r3, [pc, #220]	; (4003cc <LCDTask+0x1d8>)
  4002ee:	4610      	mov	r0, r2
  4002f0:	4798      	blx	r3
  4002f2:	4604      	mov	r4, r0
  4002f4:	460d      	mov	r5, r1
  4002f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
  4002f8:	4b34      	ldr	r3, [pc, #208]	; (4003cc <LCDTask+0x1d8>)
  4002fa:	4610      	mov	r0, r2
  4002fc:	4798      	blx	r3
  4002fe:	4680      	mov	r8, r0
  400300:	4689      	mov	r9, r1
  400302:	6c7a      	ldr	r2, [r7, #68]	; 0x44
  400304:	4b31      	ldr	r3, [pc, #196]	; (4003cc <LCDTask+0x1d8>)
  400306:	4610      	mov	r0, r2
  400308:	4798      	blx	r3
  40030a:	4602      	mov	r2, r0
  40030c:	460b      	mov	r3, r1
  40030e:	f107 0108 	add.w	r1, r7, #8
  400312:	e9cd 8900 	strd	r8, r9, [sp]
  400316:	e9cd 2302 	strd	r2, r3, [sp, #8]
  40031a:	4608      	mov	r0, r1
  40031c:	492c      	ldr	r1, [pc, #176]	; (4003d0 <LCDTask+0x1dc>)
  40031e:	4622      	mov	r2, r4
  400320:	462b      	mov	r3, r5
  400322:	4c2c      	ldr	r4, [pc, #176]	; (4003d4 <LCDTask+0x1e0>)
  400324:	47a0      	blx	r4
		ili9225_draw_string(5,30, lcd_buf);
  400326:	f107 0308 	add.w	r3, r7, #8
  40032a:	2005      	movs	r0, #5
  40032c:	211e      	movs	r1, #30
  40032e:	461a      	mov	r2, r3
  400330:	4b1e      	ldr	r3, [pc, #120]	; (4003ac <LCDTask+0x1b8>)
  400332:	4798      	blx	r3
		sprintf(lcd_buf, "Gyro:\nX= %0.3f\nY= %0.3f\nZ= %0.3f", lcd_gyro[0], lcd_gyro[1], lcd_gyro[2]);
  400334:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  400336:	4b25      	ldr	r3, [pc, #148]	; (4003cc <LCDTask+0x1d8>)
  400338:	4610      	mov	r0, r2
  40033a:	4798      	blx	r3
  40033c:	4604      	mov	r4, r0
  40033e:	460d      	mov	r5, r1
  400340:	6b7a      	ldr	r2, [r7, #52]	; 0x34
  400342:	4b22      	ldr	r3, [pc, #136]	; (4003cc <LCDTask+0x1d8>)
  400344:	4610      	mov	r0, r2
  400346:	4798      	blx	r3
  400348:	4680      	mov	r8, r0
  40034a:	4689      	mov	r9, r1
  40034c:	6bba      	ldr	r2, [r7, #56]	; 0x38
  40034e:	4b1f      	ldr	r3, [pc, #124]	; (4003cc <LCDTask+0x1d8>)
  400350:	4610      	mov	r0, r2
  400352:	4798      	blx	r3
  400354:	4602      	mov	r2, r0
  400356:	460b      	mov	r3, r1
  400358:	f107 0108 	add.w	r1, r7, #8
  40035c:	e9cd 8900 	strd	r8, r9, [sp]
  400360:	e9cd 2302 	strd	r2, r3, [sp, #8]
  400364:	4608      	mov	r0, r1
  400366:	491c      	ldr	r1, [pc, #112]	; (4003d8 <LCDTask+0x1e4>)
  400368:	4622      	mov	r2, r4
  40036a:	462b      	mov	r3, r5
  40036c:	4c19      	ldr	r4, [pc, #100]	; (4003d4 <LCDTask+0x1e0>)
  40036e:	47a0      	blx	r4
		ili9225_draw_string(5,110, lcd_buf);
  400370:	f107 0308 	add.w	r3, r7, #8
  400374:	2005      	movs	r0, #5
  400376:	216e      	movs	r1, #110	; 0x6e
  400378:	461a      	mov	r2, r3
  40037a:	4b0c      	ldr	r3, [pc, #48]	; (4003ac <LCDTask+0x1b8>)
  40037c:	4798      	blx	r3
		sprintf(lcd_buf,"%u bytes Free", (uint32_t)xPortGetFreeHeapSize());
  40037e:	4b17      	ldr	r3, [pc, #92]	; (4003dc <LCDTask+0x1e8>)
  400380:	4798      	blx	r3
  400382:	4603      	mov	r3, r0
  400384:	f107 0208 	add.w	r2, r7, #8
  400388:	4610      	mov	r0, r2
  40038a:	4915      	ldr	r1, [pc, #84]	; (4003e0 <LCDTask+0x1ec>)
  40038c:	461a      	mov	r2, r3
  40038e:	4b11      	ldr	r3, [pc, #68]	; (4003d4 <LCDTask+0x1e0>)
  400390:	4798      	blx	r3
		ili9225_draw_string(5,190, lcd_buf);
  400392:	f107 0308 	add.w	r3, r7, #8
  400396:	2005      	movs	r0, #5
  400398:	21be      	movs	r1, #190	; 0xbe
  40039a:	461a      	mov	r2, r3
  40039c:	4b03      	ldr	r3, [pc, #12]	; (4003ac <LCDTask+0x1b8>)
  40039e:	4798      	blx	r3
	}
  4003a0:	e738      	b.n	400214 <LCDTask+0x20>
  4003a2:	bf00      	nop
  4003a4:	00402e69 	.word	0x00402e69
  4003a8:	0040e214 	.word	0x0040e214
  4003ac:	00403199 	.word	0x00403199
  4003b0:	004059f9 	.word	0x004059f9
  4003b4:	0040856d 	.word	0x0040856d
  4003b8:	20003e9c 	.word	0x20003e9c
  4003bc:	0040532d 	.word	0x0040532d
  4003c0:	0040594d 	.word	0x0040594d
  4003c4:	20003e8c 	.word	0x20003e8c
  4003c8:	00402ffd 	.word	0x00402ffd
  4003cc:	00407979 	.word	0x00407979
  4003d0:	0040e224 	.word	0x0040e224
  4003d4:	00408711 	.word	0x00408711
  4003d8:	0040e248 	.word	0x0040e248
  4003dc:	00404d61 	.word	0x00404d61
  4003e0:	0040e26c 	.word	0x0040e26c

004003e4 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4003e4:	b480      	push	{r7}
  4003e6:	b083      	sub	sp, #12
  4003e8:	af00      	add	r7, sp, #0
  4003ea:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4003ec:	687b      	ldr	r3, [r7, #4]
  4003ee:	2b07      	cmp	r3, #7
  4003f0:	d825      	bhi.n	40043e <osc_get_rate+0x5a>
  4003f2:	a201      	add	r2, pc, #4	; (adr r2, 4003f8 <osc_get_rate+0x14>)
  4003f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4003f8:	00400419 	.word	0x00400419
  4003fc:	0040041f 	.word	0x0040041f
  400400:	00400425 	.word	0x00400425
  400404:	0040042b 	.word	0x0040042b
  400408:	0040042f 	.word	0x0040042f
  40040c:	00400433 	.word	0x00400433
  400410:	00400437 	.word	0x00400437
  400414:	0040043b 	.word	0x0040043b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400418:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40041c:	e010      	b.n	400440 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40041e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400422:	e00d      	b.n	400440 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400424:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400428:	e00a      	b.n	400440 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40042a:	4b08      	ldr	r3, [pc, #32]	; (40044c <osc_get_rate+0x68>)
  40042c:	e008      	b.n	400440 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40042e:	4b08      	ldr	r3, [pc, #32]	; (400450 <osc_get_rate+0x6c>)
  400430:	e006      	b.n	400440 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400432:	4b08      	ldr	r3, [pc, #32]	; (400454 <osc_get_rate+0x70>)
  400434:	e004      	b.n	400440 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400436:	4b07      	ldr	r3, [pc, #28]	; (400454 <osc_get_rate+0x70>)
  400438:	e002      	b.n	400440 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40043a:	4b06      	ldr	r3, [pc, #24]	; (400454 <osc_get_rate+0x70>)
  40043c:	e000      	b.n	400440 <osc_get_rate+0x5c>
	}

	return 0;
  40043e:	2300      	movs	r3, #0
}
  400440:	4618      	mov	r0, r3
  400442:	370c      	adds	r7, #12
  400444:	46bd      	mov	sp, r7
  400446:	f85d 7b04 	ldr.w	r7, [sp], #4
  40044a:	4770      	bx	lr
  40044c:	003d0900 	.word	0x003d0900
  400450:	007a1200 	.word	0x007a1200
  400454:	00b71b00 	.word	0x00b71b00

00400458 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400458:	b580      	push	{r7, lr}
  40045a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40045c:	2006      	movs	r0, #6
  40045e:	4b03      	ldr	r3, [pc, #12]	; (40046c <sysclk_get_main_hz+0x14>)
  400460:	4798      	blx	r3
  400462:	4603      	mov	r3, r0
  400464:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400466:	4618      	mov	r0, r3
  400468:	bd80      	pop	{r7, pc}
  40046a:	bf00      	nop
  40046c:	004003e5 	.word	0x004003e5

00400470 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  400470:	b580      	push	{r7, lr}
  400472:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400474:	4b02      	ldr	r3, [pc, #8]	; (400480 <sysclk_get_peripheral_hz+0x10>)
  400476:	4798      	blx	r3
  400478:	4603      	mov	r3, r0
  40047a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40047c:	4618      	mov	r0, r3
  40047e:	bd80      	pop	{r7, pc}
  400480:	00400459 	.word	0x00400459

00400484 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400484:	b580      	push	{r7, lr}
  400486:	b082      	sub	sp, #8
  400488:	af00      	add	r7, sp, #0
  40048a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40048c:	6878      	ldr	r0, [r7, #4]
  40048e:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_enable_peripheral_clock+0x14>)
  400490:	4798      	blx	r3
}
  400492:	3708      	adds	r7, #8
  400494:	46bd      	mov	sp, r7
  400496:	bd80      	pop	{r7, pc}
  400498:	00403bf9 	.word	0x00403bf9

0040049c <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  40049c:	b580      	push	{r7, lr}
  40049e:	b08c      	sub	sp, #48	; 0x30
  4004a0:	af00      	add	r7, sp, #0
  4004a2:	6078      	str	r0, [r7, #4]
  4004a4:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4004a6:	4b31      	ldr	r3, [pc, #196]	; (40056c <usart_serial_init+0xd0>)
  4004a8:	4798      	blx	r3
  4004aa:	4603      	mov	r3, r0
  4004ac:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  4004ae:	683b      	ldr	r3, [r7, #0]
  4004b0:	681b      	ldr	r3, [r3, #0]
  4004b2:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  4004b4:	683b      	ldr	r3, [r7, #0]
  4004b6:	689b      	ldr	r3, [r3, #8]
  4004b8:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4004ba:	683b      	ldr	r3, [r7, #0]
  4004bc:	681b      	ldr	r3, [r3, #0]
  4004be:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  4004c0:	683b      	ldr	r3, [r7, #0]
  4004c2:	685b      	ldr	r3, [r3, #4]
  4004c4:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  4004c6:	683b      	ldr	r3, [r7, #0]
  4004c8:	689b      	ldr	r3, [r3, #8]
  4004ca:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  4004cc:	683b      	ldr	r3, [r7, #0]
  4004ce:	68db      	ldr	r3, [r3, #12]
  4004d0:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4004d2:	2300      	movs	r3, #0
  4004d4:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4004d6:	687a      	ldr	r2, [r7, #4]
  4004d8:	4b25      	ldr	r3, [pc, #148]	; (400570 <usart_serial_init+0xd4>)
  4004da:	429a      	cmp	r2, r3
  4004dc:	d108      	bne.n	4004f0 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4004de:	2008      	movs	r0, #8
  4004e0:	4b24      	ldr	r3, [pc, #144]	; (400574 <usart_serial_init+0xd8>)
  4004e2:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4004e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4004e8:	6878      	ldr	r0, [r7, #4]
  4004ea:	4619      	mov	r1, r3
  4004ec:	4b22      	ldr	r3, [pc, #136]	; (400578 <usart_serial_init+0xdc>)
  4004ee:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4004f0:	687a      	ldr	r2, [r7, #4]
  4004f2:	4b22      	ldr	r3, [pc, #136]	; (40057c <usart_serial_init+0xe0>)
  4004f4:	429a      	cmp	r2, r3
  4004f6:	d108      	bne.n	40050a <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4004f8:	2009      	movs	r0, #9
  4004fa:	4b1e      	ldr	r3, [pc, #120]	; (400574 <usart_serial_init+0xd8>)
  4004fc:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4004fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400502:	6878      	ldr	r0, [r7, #4]
  400504:	4619      	mov	r1, r3
  400506:	4b1c      	ldr	r3, [pc, #112]	; (400578 <usart_serial_init+0xdc>)
  400508:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40050a:	687a      	ldr	r2, [r7, #4]
  40050c:	4b1c      	ldr	r3, [pc, #112]	; (400580 <usart_serial_init+0xe4>)
  40050e:	429a      	cmp	r2, r3
  400510:	d112      	bne.n	400538 <usart_serial_init+0x9c>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  400512:	200e      	movs	r0, #14
  400514:	4b17      	ldr	r3, [pc, #92]	; (400574 <usart_serial_init+0xd8>)
  400516:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  400518:	4b14      	ldr	r3, [pc, #80]	; (40056c <usart_serial_init+0xd0>)
  40051a:	4798      	blx	r3
  40051c:	4603      	mov	r3, r0
  40051e:	f107 020c 	add.w	r2, r7, #12
  400522:	6878      	ldr	r0, [r7, #4]
  400524:	4611      	mov	r1, r2
  400526:	461a      	mov	r2, r3
  400528:	4b16      	ldr	r3, [pc, #88]	; (400584 <usart_serial_init+0xe8>)
  40052a:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40052c:	6878      	ldr	r0, [r7, #4]
  40052e:	4b16      	ldr	r3, [pc, #88]	; (400588 <usart_serial_init+0xec>)
  400530:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400532:	6878      	ldr	r0, [r7, #4]
  400534:	4b15      	ldr	r3, [pc, #84]	; (40058c <usart_serial_init+0xf0>)
  400536:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400538:	687a      	ldr	r2, [r7, #4]
  40053a:	4b15      	ldr	r3, [pc, #84]	; (400590 <usart_serial_init+0xf4>)
  40053c:	429a      	cmp	r2, r3
  40053e:	d112      	bne.n	400566 <usart_serial_init+0xca>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  400540:	200f      	movs	r0, #15
  400542:	4b0c      	ldr	r3, [pc, #48]	; (400574 <usart_serial_init+0xd8>)
  400544:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  400546:	4b09      	ldr	r3, [pc, #36]	; (40056c <usart_serial_init+0xd0>)
  400548:	4798      	blx	r3
  40054a:	4603      	mov	r3, r0
  40054c:	f107 020c 	add.w	r2, r7, #12
  400550:	6878      	ldr	r0, [r7, #4]
  400552:	4611      	mov	r1, r2
  400554:	461a      	mov	r2, r3
  400556:	4b0b      	ldr	r3, [pc, #44]	; (400584 <usart_serial_init+0xe8>)
  400558:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40055a:	6878      	ldr	r0, [r7, #4]
  40055c:	4b0a      	ldr	r3, [pc, #40]	; (400588 <usart_serial_init+0xec>)
  40055e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400560:	6878      	ldr	r0, [r7, #4]
  400562:	4b0a      	ldr	r3, [pc, #40]	; (40058c <usart_serial_init+0xf0>)
  400564:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  400566:	3730      	adds	r7, #48	; 0x30
  400568:	46bd      	mov	sp, r7
  40056a:	bd80      	pop	{r7, pc}
  40056c:	00400471 	.word	0x00400471
  400570:	400e0600 	.word	0x400e0600
  400574:	00400485 	.word	0x00400485
  400578:	00404121 	.word	0x00404121
  40057c:	400e0800 	.word	0x400e0800
  400580:	40024000 	.word	0x40024000
  400584:	004043ad 	.word	0x004043ad
  400588:	00404431 	.word	0x00404431
  40058c:	00404461 	.word	0x00404461
  400590:	40028000 	.word	0x40028000

00400594 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400594:	b580      	push	{r7, lr}
  400596:	b082      	sub	sp, #8
  400598:	af00      	add	r7, sp, #0
  40059a:	6078      	str	r0, [r7, #4]
  40059c:	460b      	mov	r3, r1
  40059e:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4005a0:	687a      	ldr	r2, [r7, #4]
  4005a2:	4b20      	ldr	r3, [pc, #128]	; (400624 <usart_serial_putchar+0x90>)
  4005a4:	429a      	cmp	r2, r3
  4005a6:	d10a      	bne.n	4005be <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4005a8:	bf00      	nop
  4005aa:	78fb      	ldrb	r3, [r7, #3]
  4005ac:	6878      	ldr	r0, [r7, #4]
  4005ae:	4619      	mov	r1, r3
  4005b0:	4b1d      	ldr	r3, [pc, #116]	; (400628 <usart_serial_putchar+0x94>)
  4005b2:	4798      	blx	r3
  4005b4:	4603      	mov	r3, r0
  4005b6:	2b00      	cmp	r3, #0
  4005b8:	d1f7      	bne.n	4005aa <usart_serial_putchar+0x16>
		return 1;
  4005ba:	2301      	movs	r3, #1
  4005bc:	e02d      	b.n	40061a <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4005be:	687a      	ldr	r2, [r7, #4]
  4005c0:	4b1a      	ldr	r3, [pc, #104]	; (40062c <usart_serial_putchar+0x98>)
  4005c2:	429a      	cmp	r2, r3
  4005c4:	d10a      	bne.n	4005dc <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4005c6:	bf00      	nop
  4005c8:	78fb      	ldrb	r3, [r7, #3]
  4005ca:	6878      	ldr	r0, [r7, #4]
  4005cc:	4619      	mov	r1, r3
  4005ce:	4b16      	ldr	r3, [pc, #88]	; (400628 <usart_serial_putchar+0x94>)
  4005d0:	4798      	blx	r3
  4005d2:	4603      	mov	r3, r0
  4005d4:	2b00      	cmp	r3, #0
  4005d6:	d1f7      	bne.n	4005c8 <usart_serial_putchar+0x34>
		return 1;
  4005d8:	2301      	movs	r3, #1
  4005da:	e01e      	b.n	40061a <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4005dc:	687a      	ldr	r2, [r7, #4]
  4005de:	4b14      	ldr	r3, [pc, #80]	; (400630 <usart_serial_putchar+0x9c>)
  4005e0:	429a      	cmp	r2, r3
  4005e2:	d10a      	bne.n	4005fa <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  4005e4:	bf00      	nop
  4005e6:	78fb      	ldrb	r3, [r7, #3]
  4005e8:	6878      	ldr	r0, [r7, #4]
  4005ea:	4619      	mov	r1, r3
  4005ec:	4b11      	ldr	r3, [pc, #68]	; (400634 <usart_serial_putchar+0xa0>)
  4005ee:	4798      	blx	r3
  4005f0:	4603      	mov	r3, r0
  4005f2:	2b00      	cmp	r3, #0
  4005f4:	d1f7      	bne.n	4005e6 <usart_serial_putchar+0x52>
		return 1;
  4005f6:	2301      	movs	r3, #1
  4005f8:	e00f      	b.n	40061a <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4005fa:	687a      	ldr	r2, [r7, #4]
  4005fc:	4b0e      	ldr	r3, [pc, #56]	; (400638 <usart_serial_putchar+0xa4>)
  4005fe:	429a      	cmp	r2, r3
  400600:	d10a      	bne.n	400618 <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  400602:	bf00      	nop
  400604:	78fb      	ldrb	r3, [r7, #3]
  400606:	6878      	ldr	r0, [r7, #4]
  400608:	4619      	mov	r1, r3
  40060a:	4b0a      	ldr	r3, [pc, #40]	; (400634 <usart_serial_putchar+0xa0>)
  40060c:	4798      	blx	r3
  40060e:	4603      	mov	r3, r0
  400610:	2b00      	cmp	r3, #0
  400612:	d1f7      	bne.n	400604 <usart_serial_putchar+0x70>
		return 1;
  400614:	2301      	movs	r3, #1
  400616:	e000      	b.n	40061a <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400618:	2300      	movs	r3, #0
}
  40061a:	4618      	mov	r0, r3
  40061c:	3708      	adds	r7, #8
  40061e:	46bd      	mov	sp, r7
  400620:	bd80      	pop	{r7, pc}
  400622:	bf00      	nop
  400624:	400e0600 	.word	0x400e0600
  400628:	00404269 	.word	0x00404269
  40062c:	400e0800 	.word	0x400e0800
  400630:	40024000 	.word	0x40024000
  400634:	004044c9 	.word	0x004044c9
  400638:	40028000 	.word	0x40028000

0040063c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40063c:	b580      	push	{r7, lr}
  40063e:	b084      	sub	sp, #16
  400640:	af00      	add	r7, sp, #0
  400642:	6078      	str	r0, [r7, #4]
  400644:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  400646:	2300      	movs	r3, #0
  400648:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40064a:	687a      	ldr	r2, [r7, #4]
  40064c:	4b1e      	ldr	r3, [pc, #120]	; (4006c8 <usart_serial_getchar+0x8c>)
  40064e:	429a      	cmp	r2, r3
  400650:	d107      	bne.n	400662 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  400652:	bf00      	nop
  400654:	6878      	ldr	r0, [r7, #4]
  400656:	6839      	ldr	r1, [r7, #0]
  400658:	4b1c      	ldr	r3, [pc, #112]	; (4006cc <usart_serial_getchar+0x90>)
  40065a:	4798      	blx	r3
  40065c:	4603      	mov	r3, r0
  40065e:	2b00      	cmp	r3, #0
  400660:	d1f8      	bne.n	400654 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400662:	687a      	ldr	r2, [r7, #4]
  400664:	4b1a      	ldr	r3, [pc, #104]	; (4006d0 <usart_serial_getchar+0x94>)
  400666:	429a      	cmp	r2, r3
  400668:	d107      	bne.n	40067a <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40066a:	bf00      	nop
  40066c:	6878      	ldr	r0, [r7, #4]
  40066e:	6839      	ldr	r1, [r7, #0]
  400670:	4b16      	ldr	r3, [pc, #88]	; (4006cc <usart_serial_getchar+0x90>)
  400672:	4798      	blx	r3
  400674:	4603      	mov	r3, r0
  400676:	2b00      	cmp	r3, #0
  400678:	d1f8      	bne.n	40066c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40067a:	687a      	ldr	r2, [r7, #4]
  40067c:	4b15      	ldr	r3, [pc, #84]	; (4006d4 <usart_serial_getchar+0x98>)
  40067e:	429a      	cmp	r2, r3
  400680:	d10d      	bne.n	40069e <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  400682:	bf00      	nop
  400684:	f107 030c 	add.w	r3, r7, #12
  400688:	6878      	ldr	r0, [r7, #4]
  40068a:	4619      	mov	r1, r3
  40068c:	4b12      	ldr	r3, [pc, #72]	; (4006d8 <usart_serial_getchar+0x9c>)
  40068e:	4798      	blx	r3
  400690:	4603      	mov	r3, r0
  400692:	2b00      	cmp	r3, #0
  400694:	d1f6      	bne.n	400684 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  400696:	68fb      	ldr	r3, [r7, #12]
  400698:	b2da      	uxtb	r2, r3
  40069a:	683b      	ldr	r3, [r7, #0]
  40069c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40069e:	687a      	ldr	r2, [r7, #4]
  4006a0:	4b0e      	ldr	r3, [pc, #56]	; (4006dc <usart_serial_getchar+0xa0>)
  4006a2:	429a      	cmp	r2, r3
  4006a4:	d10d      	bne.n	4006c2 <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  4006a6:	bf00      	nop
  4006a8:	f107 030c 	add.w	r3, r7, #12
  4006ac:	6878      	ldr	r0, [r7, #4]
  4006ae:	4619      	mov	r1, r3
  4006b0:	4b09      	ldr	r3, [pc, #36]	; (4006d8 <usart_serial_getchar+0x9c>)
  4006b2:	4798      	blx	r3
  4006b4:	4603      	mov	r3, r0
  4006b6:	2b00      	cmp	r3, #0
  4006b8:	d1f6      	bne.n	4006a8 <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  4006ba:	68fb      	ldr	r3, [r7, #12]
  4006bc:	b2da      	uxtb	r2, r3
  4006be:	683b      	ldr	r3, [r7, #0]
  4006c0:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4006c2:	3710      	adds	r7, #16
  4006c4:	46bd      	mov	sp, r7
  4006c6:	bd80      	pop	{r7, pc}
  4006c8:	400e0600 	.word	0x400e0600
  4006cc:	00404299 	.word	0x00404299
  4006d0:	400e0800 	.word	0x400e0800
  4006d4:	40024000 	.word	0x40024000
  4006d8:	004044fd 	.word	0x004044fd
  4006dc:	40028000 	.word	0x40028000

004006e0 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  4006e0:	b580      	push	{r7, lr}
  4006e2:	b082      	sub	sp, #8
  4006e4:	af00      	add	r7, sp, #0
  4006e6:	6078      	str	r0, [r7, #4]
  4006e8:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  4006ea:	4b0f      	ldr	r3, [pc, #60]	; (400728 <stdio_serial_init+0x48>)
  4006ec:	687a      	ldr	r2, [r7, #4]
  4006ee:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4006f0:	4b0e      	ldr	r3, [pc, #56]	; (40072c <stdio_serial_init+0x4c>)
  4006f2:	4a0f      	ldr	r2, [pc, #60]	; (400730 <stdio_serial_init+0x50>)
  4006f4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4006f6:	4b0f      	ldr	r3, [pc, #60]	; (400734 <stdio_serial_init+0x54>)
  4006f8:	4a0f      	ldr	r2, [pc, #60]	; (400738 <stdio_serial_init+0x58>)
  4006fa:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  4006fc:	6878      	ldr	r0, [r7, #4]
  4006fe:	6839      	ldr	r1, [r7, #0]
  400700:	4b0e      	ldr	r3, [pc, #56]	; (40073c <stdio_serial_init+0x5c>)
  400702:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400704:	4b0e      	ldr	r3, [pc, #56]	; (400740 <stdio_serial_init+0x60>)
  400706:	681b      	ldr	r3, [r3, #0]
  400708:	689b      	ldr	r3, [r3, #8]
  40070a:	4618      	mov	r0, r3
  40070c:	2100      	movs	r1, #0
  40070e:	4b0d      	ldr	r3, [pc, #52]	; (400744 <stdio_serial_init+0x64>)
  400710:	4798      	blx	r3
	setbuf(stdin, NULL);
  400712:	4b0b      	ldr	r3, [pc, #44]	; (400740 <stdio_serial_init+0x60>)
  400714:	681b      	ldr	r3, [r3, #0]
  400716:	685b      	ldr	r3, [r3, #4]
  400718:	4618      	mov	r0, r3
  40071a:	2100      	movs	r1, #0
  40071c:	4b09      	ldr	r3, [pc, #36]	; (400744 <stdio_serial_init+0x64>)
  40071e:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  400720:	3708      	adds	r7, #8
  400722:	46bd      	mov	sp, r7
  400724:	bd80      	pop	{r7, pc}
  400726:	bf00      	nop
  400728:	20003f14 	.word	0x20003f14
  40072c:	20003f10 	.word	0x20003f10
  400730:	00400595 	.word	0x00400595
  400734:	20003f0c 	.word	0x20003f0c
  400738:	0040063d 	.word	0x0040063d
  40073c:	0040049d 	.word	0x0040049d
  400740:	20000560 	.word	0x20000560
  400744:	00408601 	.word	0x00408601

00400748 <printf_mux>:
freertos_uart_if freertos_uart;

uint8_t recBuf[50];
uint32_t sizeRecBuf = sizeof(recBuf);

void printf_mux( const char * format, ... ){
  400748:	b40f      	push	{r0, r1, r2, r3}
  40074a:	b590      	push	{r4, r7, lr}
  40074c:	b0a5      	sub	sp, #148	; 0x94
  40074e:	af02      	add	r7, sp, #8
	char buffer[128];
	uint32_t n = 0;
  400750:	2300      	movs	r3, #0
  400752:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	va_list(args);
	va_start(args, format);
  400756:	f107 039c 	add.w	r3, r7, #156	; 0x9c
  40075a:	603b      	str	r3, [r7, #0]
	n = vsprintf(buffer, format, args);
  40075c:	1d3b      	adds	r3, r7, #4
  40075e:	4618      	mov	r0, r3
  400760:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
  400764:	683a      	ldr	r2, [r7, #0]
  400766:	4b0c      	ldr	r3, [pc, #48]	; (400798 <printf_mux+0x50>)
  400768:	4798      	blx	r3
  40076a:	4603      	mov	r3, r0
  40076c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	freertos_uart_write_packet(freertos_uart, buffer, n, UART_WAIT);
  400770:	4b0a      	ldr	r3, [pc, #40]	; (40079c <printf_mux+0x54>)
  400772:	681a      	ldr	r2, [r3, #0]
  400774:	1d3b      	adds	r3, r7, #4
  400776:	2100      	movs	r1, #0
  400778:	9100      	str	r1, [sp, #0]
  40077a:	4610      	mov	r0, r2
  40077c:	4619      	mov	r1, r3
  40077e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
  400782:	f04f 33ff 	mov.w	r3, #4294967295
  400786:	4c06      	ldr	r4, [pc, #24]	; (4007a0 <printf_mux+0x58>)
  400788:	47a0      	blx	r4
	va_end(args);
}
  40078a:	378c      	adds	r7, #140	; 0x8c
  40078c:	46bd      	mov	sp, r7
  40078e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
  400792:	b004      	add	sp, #16
  400794:	4770      	bx	lr
  400796:	bf00      	nop
  400798:	0040aa7d 	.word	0x0040aa7d
  40079c:	20003efc 	.word	0x20003efc
  4007a0:	00401df5 	.word	0x00401df5

004007a4 <configure_console>:

/**
 * \brief Configure the console UART.
 */
void configure_console(void){
  4007a4:	b590      	push	{r4, r7, lr}
  4007a6:	b08d      	sub	sp, #52	; 0x34
  4007a8:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = {
  4007aa:	4b1b      	ldr	r3, [pc, #108]	; (400818 <configure_console+0x74>)
  4007ac:	f107 0420 	add.w	r4, r7, #32
  4007b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4007b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.charlength = CONF_UART_CHAR_LENGTH,
		.stopbits = CONF_UART_STOP_BITS,
		.paritytype = CONF_UART_PARITY,
	};
	
	freertos_peripheral_options_t driver_options = {
  4007b6:	4b19      	ldr	r3, [pc, #100]	; (40081c <configure_console+0x78>)
  4007b8:	613b      	str	r3, [r7, #16]
  4007ba:	4b19      	ldr	r3, [pc, #100]	; (400820 <configure_console+0x7c>)
  4007bc:	681b      	ldr	r3, [r3, #0]
  4007be:	617b      	str	r3, [r7, #20]
  4007c0:	230a      	movs	r3, #10
  4007c2:	61bb      	str	r3, [r7, #24]
  4007c4:	2301      	movs	r3, #1
  4007c6:	773b      	strb	r3, [r7, #28]
  4007c8:	2303      	movs	r3, #3
  4007ca:	777b      	strb	r3, [r7, #29]
		UART_RS232,
		(USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX)
	};
	
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4007cc:	4b15      	ldr	r3, [pc, #84]	; (400824 <configure_console+0x80>)
  4007ce:	4798      	blx	r3
  4007d0:	4603      	mov	r3, r0
  4007d2:	607b      	str	r3, [r7, #4]
	uart_settings.ul_baudrate = CONF_UART_BAUDRATE;
  4007d4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4007d8:	60bb      	str	r3, [r7, #8]
	uart_settings.ul_mode = UART_MR_PAR_NO;
  4007da:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4007de:	60fb      	str	r3, [r7, #12]

	/* Configure console UART. */
	/*sysclk_enable_peripheral_clock(CONSOLE_UART_ID);*/
	stdio_serial_init(CONF_UART, &uart_serial_options);
  4007e0:	f107 0320 	add.w	r3, r7, #32
  4007e4:	4810      	ldr	r0, [pc, #64]	; (400828 <configure_console+0x84>)
  4007e6:	4619      	mov	r1, r3
  4007e8:	4b10      	ldr	r3, [pc, #64]	; (40082c <configure_console+0x88>)
  4007ea:	4798      	blx	r3
	
	freertos_uart = freertos_uart_serial_init(UART0, 
  4007ec:	1d3a      	adds	r2, r7, #4
  4007ee:	f107 0310 	add.w	r3, r7, #16
  4007f2:	480d      	ldr	r0, [pc, #52]	; (400828 <configure_console+0x84>)
  4007f4:	4611      	mov	r1, r2
  4007f6:	461a      	mov	r2, r3
  4007f8:	4b0d      	ldr	r3, [pc, #52]	; (400830 <configure_console+0x8c>)
  4007fa:	4798      	blx	r3
  4007fc:	4602      	mov	r2, r0
  4007fe:	4b0d      	ldr	r3, [pc, #52]	; (400834 <configure_console+0x90>)
  400800:	601a      	str	r2, [r3, #0]
											&uart_settings, 
											&driver_options);
	configASSERT(freertos_uart);
  400802:	4b0c      	ldr	r3, [pc, #48]	; (400834 <configure_console+0x90>)
  400804:	681b      	ldr	r3, [r3, #0]
  400806:	2b00      	cmp	r3, #0
  400808:	d103      	bne.n	400812 <configure_console+0x6e>
  40080a:	4b0b      	ldr	r3, [pc, #44]	; (400838 <configure_console+0x94>)
  40080c:	4798      	blx	r3
  40080e:	bf00      	nop
  400810:	e7fd      	b.n	40080e <configure_console+0x6a>
}
  400812:	3734      	adds	r7, #52	; 0x34
  400814:	46bd      	mov	sp, r7
  400816:	bd90      	pop	{r4, r7, pc}
  400818:	0040e27c 	.word	0x0040e27c
  40081c:	20003ebc 	.word	0x20003ebc
  400820:	20000124 	.word	0x20000124
  400824:	00400471 	.word	0x00400471
  400828:	400e0600 	.word	0x400e0600
  40082c:	004006e1 	.word	0x004006e1
  400830:	00401b21 	.word	0x00401b21
  400834:	20003efc 	.word	0x20003efc
  400838:	00404b51 	.word	0x00404b51

0040083c <UARTTXTask>:

/**
 * \UART Task
 */
void UARTTXTask (void *pvParameters){
  40083c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
  400840:	b0c0      	sub	sp, #256	; 0x100
  400842:	af0a      	add	r7, sp, #40	; 0x28
  400844:	61f8      	str	r0, [r7, #28]
	UNUSED(pvParameters);
	
	float uart_acel[3];
	float uart_gyro[3];
	char uartBuf[150] = {0};
  400846:	f107 0220 	add.w	r2, r7, #32
  40084a:	2396      	movs	r3, #150	; 0x96
  40084c:	4610      	mov	r0, r2
  40084e:	2100      	movs	r1, #0
  400850:	461a      	mov	r2, r3
  400852:	4b68      	ldr	r3, [pc, #416]	; (4009f4 <UARTTXTask+0x1b8>)
  400854:	4798      	blx	r3
	uint8_t i = 0;
  400856:	2300      	movs	r3, #0
  400858:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
	signed portBASE_TYPE statusQueue;
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  40085c:	2312      	movs	r3, #18
  40085e:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
	
	for (;;){
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
  400862:	4b65      	ldr	r3, [pc, #404]	; (4009f8 <UARTTXTask+0x1bc>)
  400864:	681b      	ldr	r3, [r3, #0]
  400866:	4618      	mov	r0, r3
  400868:	2100      	movs	r1, #0
  40086a:	f04f 32ff 	mov.w	r2, #4294967295
  40086e:	2300      	movs	r3, #0
  400870:	4c62      	ldr	r4, [pc, #392]	; (4009fc <UARTTXTask+0x1c0>)
  400872:	47a0      	blx	r4
		
		memset(uart_acel, 0, sizeof(uart_acel));
  400874:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
  400878:	4618      	mov	r0, r3
  40087a:	2100      	movs	r1, #0
  40087c:	220c      	movs	r2, #12
  40087e:	4b5d      	ldr	r3, [pc, #372]	; (4009f4 <UARTTXTask+0x1b8>)
  400880:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  400882:	2300      	movs	r3, #0
  400884:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  400888:	e01f      	b.n	4008ca <UARTTXTask+0x8e>
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),UART_WAIT);
  40088a:	f897 20d7 	ldrb.w	r2, [r7, #215]	; 0xd7
  40088e:	4b5c      	ldr	r3, [pc, #368]	; (400a00 <UARTTXTask+0x1c4>)
  400890:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400894:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
  400898:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
  40089c:	009b      	lsls	r3, r3, #2
  40089e:	440b      	add	r3, r1
  4008a0:	4610      	mov	r0, r2
  4008a2:	4619      	mov	r1, r3
  4008a4:	f04f 32ff 	mov.w	r2, #4294967295
  4008a8:	2301      	movs	r3, #1
  4008aa:	4c54      	ldr	r4, [pc, #336]	; (4009fc <UARTTXTask+0x1c0>)
  4008ac:	47a0      	blx	r4
  4008ae:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  4008b2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
  4008b6:	2b01      	cmp	r3, #1
  4008b8:	d002      	beq.n	4008c0 <UARTTXTask+0x84>
  4008ba:	2000      	movs	r0, #0
  4008bc:	4b51      	ldr	r3, [pc, #324]	; (400a04 <UARTTXTask+0x1c8>)
  4008be:	4798      	blx	r3
	
	for (;;){
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
		
		memset(uart_acel, 0, sizeof(uart_acel));
		for (i = 0; i < NUM_AXIS; i++){
  4008c0:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
  4008c4:	3301      	adds	r3, #1
  4008c6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  4008ca:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
  4008ce:	2b02      	cmp	r3, #2
  4008d0:	d9db      	bls.n	40088a <UARTTXTask+0x4e>
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
  4008d2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
  4008d6:	4618      	mov	r0, r3
  4008d8:	2100      	movs	r1, #0
  4008da:	220c      	movs	r2, #12
  4008dc:	4b45      	ldr	r3, [pc, #276]	; (4009f4 <UARTTXTask+0x1b8>)
  4008de:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  4008e0:	2300      	movs	r3, #0
  4008e2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  4008e6:	e01f      	b.n	400928 <UARTTXTask+0xec>
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),UART_WAIT);
  4008e8:	f897 20d7 	ldrb.w	r2, [r7, #215]	; 0xd7
  4008ec:	4b46      	ldr	r3, [pc, #280]	; (400a08 <UARTTXTask+0x1cc>)
  4008ee:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4008f2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
  4008f6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
  4008fa:	009b      	lsls	r3, r3, #2
  4008fc:	440b      	add	r3, r1
  4008fe:	4610      	mov	r0, r2
  400900:	4619      	mov	r1, r3
  400902:	f04f 32ff 	mov.w	r2, #4294967295
  400906:	2301      	movs	r3, #1
  400908:	4c3c      	ldr	r4, [pc, #240]	; (4009fc <UARTTXTask+0x1c0>)
  40090a:	47a0      	blx	r4
  40090c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  400910:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
  400914:	2b01      	cmp	r3, #1
  400916:	d002      	beq.n	40091e <UARTTXTask+0xe2>
  400918:	2000      	movs	r0, #0
  40091a:	4b3a      	ldr	r3, [pc, #232]	; (400a04 <UARTTXTask+0x1c8>)
  40091c:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  40091e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
  400922:	3301      	adds	r3, #1
  400924:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  400928:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
  40092c:	2b02      	cmp	r3, #2
  40092e:	d9db      	bls.n	4008e8 <UARTTXTask+0xac>
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		sprintf(uartBuf, "Acel:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\nGyro:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\n", 
				uart_acel[0], uart_acel[1], uart_acel[2],
  400930:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
		for (i = 0; i < NUM_AXIS; i++){
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		sprintf(uartBuf, "Acel:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\nGyro:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\n", 
  400934:	4b35      	ldr	r3, [pc, #212]	; (400a0c <UARTTXTask+0x1d0>)
  400936:	4610      	mov	r0, r2
  400938:	4798      	blx	r3
  40093a:	4604      	mov	r4, r0
  40093c:	460d      	mov	r5, r1
				uart_acel[0], uart_acel[1], uart_acel[2],
  40093e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
		for (i = 0; i < NUM_AXIS; i++){
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		sprintf(uartBuf, "Acel:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\nGyro:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\n", 
  400942:	4b32      	ldr	r3, [pc, #200]	; (400a0c <UARTTXTask+0x1d0>)
  400944:	4610      	mov	r0, r2
  400946:	4798      	blx	r3
  400948:	e9c7 0104 	strd	r0, r1, [r7, #16]
				uart_acel[0], uart_acel[1], uart_acel[2],
  40094c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
		for (i = 0; i < NUM_AXIS; i++){
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		sprintf(uartBuf, "Acel:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\nGyro:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\n", 
  400950:	4b2e      	ldr	r3, [pc, #184]	; (400a0c <UARTTXTask+0x1d0>)
  400952:	4610      	mov	r0, r2
  400954:	4798      	blx	r3
  400956:	e9c7 0102 	strd	r0, r1, [r7, #8]
				uart_acel[0], uart_acel[1], uart_acel[2],
				uart_gyro[0], uart_gyro[1], uart_gyro[2]);
  40095a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
		for (i = 0; i < NUM_AXIS; i++){
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		sprintf(uartBuf, "Acel:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\nGyro:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\n", 
  40095e:	4b2b      	ldr	r3, [pc, #172]	; (400a0c <UARTTXTask+0x1d0>)
  400960:	4610      	mov	r0, r2
  400962:	4798      	blx	r3
  400964:	4682      	mov	sl, r0
  400966:	468b      	mov	fp, r1
				uart_acel[0], uart_acel[1], uart_acel[2],
				uart_gyro[0], uart_gyro[1], uart_gyro[2]);
  400968:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
		for (i = 0; i < NUM_AXIS; i++){
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		sprintf(uartBuf, "Acel:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\nGyro:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\n", 
  40096c:	4b27      	ldr	r3, [pc, #156]	; (400a0c <UARTTXTask+0x1d0>)
  40096e:	4610      	mov	r0, r2
  400970:	4798      	blx	r3
  400972:	4680      	mov	r8, r0
  400974:	4689      	mov	r9, r1
				uart_acel[0], uart_acel[1], uart_acel[2],
				uart_gyro[0], uart_gyro[1], uart_gyro[2]);
  400976:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
		for (i = 0; i < NUM_AXIS; i++){
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		sprintf(uartBuf, "Acel:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\nGyro:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\n", 
  40097a:	4b24      	ldr	r3, [pc, #144]	; (400a0c <UARTTXTask+0x1d0>)
  40097c:	4610      	mov	r0, r2
  40097e:	4798      	blx	r3
  400980:	e9c7 0100 	strd	r0, r1, [r7]
  400984:	f107 0120 	add.w	r1, r7, #32
  400988:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  40098c:	e9cd 2300 	strd	r2, r3, [sp]
  400990:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
  400994:	e9cd 2302 	strd	r2, r3, [sp, #8]
  400998:	e9cd ab04 	strd	sl, fp, [sp, #16]
  40099c:	e9cd 8906 	strd	r8, r9, [sp, #24]
  4009a0:	e9d7 2300 	ldrd	r2, r3, [r7]
  4009a4:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4009a8:	4608      	mov	r0, r1
  4009aa:	4919      	ldr	r1, [pc, #100]	; (400a10 <UARTTXTask+0x1d4>)
  4009ac:	4622      	mov	r2, r4
  4009ae:	462b      	mov	r3, r5
  4009b0:	4c18      	ldr	r4, [pc, #96]	; (400a14 <UARTTXTask+0x1d8>)
  4009b2:	47a0      	blx	r4
				uart_acel[0], uart_acel[1], uart_acel[2],
				uart_gyro[0], uart_gyro[1], uart_gyro[2]);
		result = freertos_uart_write_packet(freertos_uart, uartBuf, strlen((char *)uartBuf), UART_WAIT);
  4009b4:	4b18      	ldr	r3, [pc, #96]	; (400a18 <UARTTXTask+0x1dc>)
  4009b6:	681c      	ldr	r4, [r3, #0]
  4009b8:	f107 0320 	add.w	r3, r7, #32
  4009bc:	4618      	mov	r0, r3
  4009be:	4b17      	ldr	r3, [pc, #92]	; (400a1c <UARTTXTask+0x1e0>)
  4009c0:	4798      	blx	r3
  4009c2:	4603      	mov	r3, r0
  4009c4:	f107 0220 	add.w	r2, r7, #32
  4009c8:	2100      	movs	r1, #0
  4009ca:	9100      	str	r1, [sp, #0]
  4009cc:	4620      	mov	r0, r4
  4009ce:	4611      	mov	r1, r2
  4009d0:	461a      	mov	r2, r3
  4009d2:	f04f 33ff 	mov.w	r3, #4294967295
  4009d6:	4c12      	ldr	r4, [pc, #72]	; (400a20 <UARTTXTask+0x1e4>)
  4009d8:	47a0      	blx	r4
  4009da:	4603      	mov	r3, r0
  4009dc:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
		if (result != STATUS_OK) LED_Toggle(LED2_GPIO);
  4009e0:	f997 30d6 	ldrsb.w	r3, [r7, #214]	; 0xd6
  4009e4:	2b00      	cmp	r3, #0
  4009e6:	d003      	beq.n	4009f0 <UARTTXTask+0x1b4>
  4009e8:	2019      	movs	r0, #25
  4009ea:	4b0e      	ldr	r3, [pc, #56]	; (400a24 <UARTTXTask+0x1e8>)
  4009ec:	4798      	blx	r3
	}
  4009ee:	e738      	b.n	400862 <UARTTXTask+0x26>
  4009f0:	e737      	b.n	400862 <UARTTXTask+0x26>
  4009f2:	bf00      	nop
  4009f4:	0040856d 	.word	0x0040856d
  4009f8:	20003e98 	.word	0x20003e98
  4009fc:	0040532d 	.word	0x0040532d
  400a00:	20003e9c 	.word	0x20003e9c
  400a04:	0040594d 	.word	0x0040594d
  400a08:	20003e8c 	.word	0x20003e8c
  400a0c:	00407979 	.word	0x00407979
  400a10:	0040e28c 	.word	0x0040e28c
  400a14:	00408711 	.word	0x00408711
  400a18:	20003efc 	.word	0x20003efc
  400a1c:	0040875d 	.word	0x0040875d
  400a20:	00401df5 	.word	0x00401df5
  400a24:	00403581 	.word	0x00403581

00400a28 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400a28:	b580      	push	{r7, lr}
  400a2a:	b082      	sub	sp, #8
  400a2c:	af00      	add	r7, sp, #0
  400a2e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400a30:	687b      	ldr	r3, [r7, #4]
  400a32:	2b07      	cmp	r3, #7
  400a34:	d830      	bhi.n	400a98 <osc_enable+0x70>
  400a36:	a201      	add	r2, pc, #4	; (adr r2, 400a3c <osc_enable+0x14>)
  400a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400a3c:	00400a99 	.word	0x00400a99
  400a40:	00400a5d 	.word	0x00400a5d
  400a44:	00400a65 	.word	0x00400a65
  400a48:	00400a6d 	.word	0x00400a6d
  400a4c:	00400a75 	.word	0x00400a75
  400a50:	00400a7d 	.word	0x00400a7d
  400a54:	00400a85 	.word	0x00400a85
  400a58:	00400a8f 	.word	0x00400a8f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400a5c:	2000      	movs	r0, #0
  400a5e:	4b10      	ldr	r3, [pc, #64]	; (400aa0 <osc_enable+0x78>)
  400a60:	4798      	blx	r3
		break;
  400a62:	e019      	b.n	400a98 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400a64:	2001      	movs	r0, #1
  400a66:	4b0e      	ldr	r3, [pc, #56]	; (400aa0 <osc_enable+0x78>)
  400a68:	4798      	blx	r3
		break;
  400a6a:	e015      	b.n	400a98 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400a6c:	2000      	movs	r0, #0
  400a6e:	4b0d      	ldr	r3, [pc, #52]	; (400aa4 <osc_enable+0x7c>)
  400a70:	4798      	blx	r3
		break;
  400a72:	e011      	b.n	400a98 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400a74:	2010      	movs	r0, #16
  400a76:	4b0b      	ldr	r3, [pc, #44]	; (400aa4 <osc_enable+0x7c>)
  400a78:	4798      	blx	r3
		break;
  400a7a:	e00d      	b.n	400a98 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400a7c:	2020      	movs	r0, #32
  400a7e:	4b09      	ldr	r3, [pc, #36]	; (400aa4 <osc_enable+0x7c>)
  400a80:	4798      	blx	r3
		break;
  400a82:	e009      	b.n	400a98 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400a84:	2000      	movs	r0, #0
  400a86:	213e      	movs	r1, #62	; 0x3e
  400a88:	4b07      	ldr	r3, [pc, #28]	; (400aa8 <osc_enable+0x80>)
  400a8a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400a8c:	e004      	b.n	400a98 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400a8e:	2001      	movs	r0, #1
  400a90:	213e      	movs	r1, #62	; 0x3e
  400a92:	4b05      	ldr	r3, [pc, #20]	; (400aa8 <osc_enable+0x80>)
  400a94:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400a96:	bf00      	nop
	}
}
  400a98:	3708      	adds	r7, #8
  400a9a:	46bd      	mov	sp, r7
  400a9c:	bd80      	pop	{r7, pc}
  400a9e:	bf00      	nop
  400aa0:	00403a55 	.word	0x00403a55
  400aa4:	00403ac1 	.word	0x00403ac1
  400aa8:	00403b31 	.word	0x00403b31

00400aac <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400aac:	b580      	push	{r7, lr}
  400aae:	b082      	sub	sp, #8
  400ab0:	af00      	add	r7, sp, #0
  400ab2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400ab4:	687b      	ldr	r3, [r7, #4]
  400ab6:	2b07      	cmp	r3, #7
  400ab8:	d826      	bhi.n	400b08 <osc_is_ready+0x5c>
  400aba:	a201      	add	r2, pc, #4	; (adr r2, 400ac0 <osc_is_ready+0x14>)
  400abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400ac0:	00400ae1 	.word	0x00400ae1
  400ac4:	00400ae5 	.word	0x00400ae5
  400ac8:	00400ae5 	.word	0x00400ae5
  400acc:	00400af7 	.word	0x00400af7
  400ad0:	00400af7 	.word	0x00400af7
  400ad4:	00400af7 	.word	0x00400af7
  400ad8:	00400af7 	.word	0x00400af7
  400adc:	00400af7 	.word	0x00400af7
	case OSC_SLCK_32K_RC:
		return 1;
  400ae0:	2301      	movs	r3, #1
  400ae2:	e012      	b.n	400b0a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400ae4:	4b0b      	ldr	r3, [pc, #44]	; (400b14 <osc_is_ready+0x68>)
  400ae6:	4798      	blx	r3
  400ae8:	4603      	mov	r3, r0
  400aea:	2b00      	cmp	r3, #0
  400aec:	bf0c      	ite	eq
  400aee:	2300      	moveq	r3, #0
  400af0:	2301      	movne	r3, #1
  400af2:	b2db      	uxtb	r3, r3
  400af4:	e009      	b.n	400b0a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400af6:	4b08      	ldr	r3, [pc, #32]	; (400b18 <osc_is_ready+0x6c>)
  400af8:	4798      	blx	r3
  400afa:	4603      	mov	r3, r0
  400afc:	2b00      	cmp	r3, #0
  400afe:	bf0c      	ite	eq
  400b00:	2300      	moveq	r3, #0
  400b02:	2301      	movne	r3, #1
  400b04:	b2db      	uxtb	r3, r3
  400b06:	e000      	b.n	400b0a <osc_is_ready+0x5e>
	}

	return 0;
  400b08:	2300      	movs	r3, #0
}
  400b0a:	4618      	mov	r0, r3
  400b0c:	3708      	adds	r7, #8
  400b0e:	46bd      	mov	sp, r7
  400b10:	bd80      	pop	{r7, pc}
  400b12:	bf00      	nop
  400b14:	00403a8d 	.word	0x00403a8d
  400b18:	00403ba9 	.word	0x00403ba9

00400b1c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400b1c:	b480      	push	{r7}
  400b1e:	b083      	sub	sp, #12
  400b20:	af00      	add	r7, sp, #0
  400b22:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400b24:	687b      	ldr	r3, [r7, #4]
  400b26:	2b07      	cmp	r3, #7
  400b28:	d825      	bhi.n	400b76 <osc_get_rate+0x5a>
  400b2a:	a201      	add	r2, pc, #4	; (adr r2, 400b30 <osc_get_rate+0x14>)
  400b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b30:	00400b51 	.word	0x00400b51
  400b34:	00400b57 	.word	0x00400b57
  400b38:	00400b5d 	.word	0x00400b5d
  400b3c:	00400b63 	.word	0x00400b63
  400b40:	00400b67 	.word	0x00400b67
  400b44:	00400b6b 	.word	0x00400b6b
  400b48:	00400b6f 	.word	0x00400b6f
  400b4c:	00400b73 	.word	0x00400b73
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400b50:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400b54:	e010      	b.n	400b78 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400b56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400b5a:	e00d      	b.n	400b78 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400b5c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400b60:	e00a      	b.n	400b78 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400b62:	4b08      	ldr	r3, [pc, #32]	; (400b84 <osc_get_rate+0x68>)
  400b64:	e008      	b.n	400b78 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400b66:	4b08      	ldr	r3, [pc, #32]	; (400b88 <osc_get_rate+0x6c>)
  400b68:	e006      	b.n	400b78 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400b6a:	4b08      	ldr	r3, [pc, #32]	; (400b8c <osc_get_rate+0x70>)
  400b6c:	e004      	b.n	400b78 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400b6e:	4b07      	ldr	r3, [pc, #28]	; (400b8c <osc_get_rate+0x70>)
  400b70:	e002      	b.n	400b78 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400b72:	4b06      	ldr	r3, [pc, #24]	; (400b8c <osc_get_rate+0x70>)
  400b74:	e000      	b.n	400b78 <osc_get_rate+0x5c>
	}

	return 0;
  400b76:	2300      	movs	r3, #0
}
  400b78:	4618      	mov	r0, r3
  400b7a:	370c      	adds	r7, #12
  400b7c:	46bd      	mov	sp, r7
  400b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b82:	4770      	bx	lr
  400b84:	003d0900 	.word	0x003d0900
  400b88:	007a1200 	.word	0x007a1200
  400b8c:	00b71b00 	.word	0x00b71b00

00400b90 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400b90:	b580      	push	{r7, lr}
  400b92:	b082      	sub	sp, #8
  400b94:	af00      	add	r7, sp, #0
  400b96:	4603      	mov	r3, r0
  400b98:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400b9a:	bf00      	nop
  400b9c:	79fb      	ldrb	r3, [r7, #7]
  400b9e:	4618      	mov	r0, r3
  400ba0:	4b05      	ldr	r3, [pc, #20]	; (400bb8 <osc_wait_ready+0x28>)
  400ba2:	4798      	blx	r3
  400ba4:	4603      	mov	r3, r0
  400ba6:	f083 0301 	eor.w	r3, r3, #1
  400baa:	b2db      	uxtb	r3, r3
  400bac:	2b00      	cmp	r3, #0
  400bae:	d1f5      	bne.n	400b9c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400bb0:	3708      	adds	r7, #8
  400bb2:	46bd      	mov	sp, r7
  400bb4:	bd80      	pop	{r7, pc}
  400bb6:	bf00      	nop
  400bb8:	00400aad 	.word	0x00400aad

00400bbc <pll_config_init>:
 * \note The SAM3N PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400bbc:	b580      	push	{r7, lr}
  400bbe:	b086      	sub	sp, #24
  400bc0:	af00      	add	r7, sp, #0
  400bc2:	60f8      	str	r0, [r7, #12]
  400bc4:	607a      	str	r2, [r7, #4]
  400bc6:	603b      	str	r3, [r7, #0]
  400bc8:	460b      	mov	r3, r1
  400bca:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400bcc:	7afb      	ldrb	r3, [r7, #11]
  400bce:	4618      	mov	r0, r3
  400bd0:	4b0d      	ldr	r3, [pc, #52]	; (400c08 <pll_config_init+0x4c>)
  400bd2:	4798      	blx	r3
  400bd4:	4602      	mov	r2, r0
  400bd6:	687b      	ldr	r3, [r7, #4]
  400bd8:	fbb2 f3f3 	udiv	r3, r2, r3
  400bdc:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400bde:	697b      	ldr	r3, [r7, #20]
  400be0:	683a      	ldr	r2, [r7, #0]
  400be2:	fb02 f303 	mul.w	r3, r2, r3
  400be6:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400be8:	683b      	ldr	r3, [r7, #0]
  400bea:	3b01      	subs	r3, #1
  400bec:	041a      	lsls	r2, r3, #16
  400bee:	4b07      	ldr	r3, [pc, #28]	; (400c0c <pll_config_init+0x50>)
  400bf0:	4013      	ands	r3, r2
  400bf2:	687a      	ldr	r2, [r7, #4]
  400bf4:	b2d2      	uxtb	r2, r2
  400bf6:	4313      	orrs	r3, r2
  400bf8:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  400bfc:	68fb      	ldr	r3, [r7, #12]
  400bfe:	601a      	str	r2, [r3, #0]
}
  400c00:	3718      	adds	r7, #24
  400c02:	46bd      	mov	sp, r7
  400c04:	bd80      	pop	{r7, pc}
  400c06:	bf00      	nop
  400c08:	00400b1d 	.word	0x00400b1d
  400c0c:	07ff0000 	.word	0x07ff0000

00400c10 <pll_enable>:
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400c10:	b580      	push	{r7, lr}
  400c12:	b082      	sub	sp, #8
  400c14:	af00      	add	r7, sp, #0
  400c16:	6078      	str	r0, [r7, #4]
  400c18:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400c1a:	683b      	ldr	r3, [r7, #0]
  400c1c:	2b00      	cmp	r3, #0
  400c1e:	d107      	bne.n	400c30 <pll_enable+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
  400c20:	4b05      	ldr	r3, [pc, #20]	; (400c38 <pll_enable+0x28>)
  400c22:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400c24:	4b05      	ldr	r3, [pc, #20]	; (400c3c <pll_enable+0x2c>)
  400c26:	687a      	ldr	r2, [r7, #4]
  400c28:	6812      	ldr	r2, [r2, #0]
  400c2a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  400c2e:	629a      	str	r2, [r3, #40]	; 0x28
	}
}
  400c30:	3708      	adds	r7, #8
  400c32:	46bd      	mov	sp, r7
  400c34:	bd80      	pop	{r7, pc}
  400c36:	bf00      	nop
  400c38:	00403bc5 	.word	0x00403bc5
  400c3c:	400e0400 	.word	0x400e0400

00400c40 <pll_is_locked>:
		pmc_disable_pllack();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400c40:	b580      	push	{r7, lr}
  400c42:	b082      	sub	sp, #8
  400c44:	af00      	add	r7, sp, #0
  400c46:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400c48:	687b      	ldr	r3, [r7, #4]
  400c4a:	2b00      	cmp	r3, #0
  400c4c:	d103      	bne.n	400c56 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  400c4e:	4b04      	ldr	r3, [pc, #16]	; (400c60 <pll_is_locked+0x20>)
  400c50:	4798      	blx	r3
  400c52:	4603      	mov	r3, r0
  400c54:	e000      	b.n	400c58 <pll_is_locked+0x18>
	}
	else {
		return 0;
  400c56:	2300      	movs	r3, #0
	}
}
  400c58:	4618      	mov	r0, r3
  400c5a:	3708      	adds	r7, #8
  400c5c:	46bd      	mov	sp, r7
  400c5e:	bd80      	pop	{r7, pc}
  400c60:	00403bdd 	.word	0x00403bdd

00400c64 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400c64:	b580      	push	{r7, lr}
  400c66:	b082      	sub	sp, #8
  400c68:	af00      	add	r7, sp, #0
  400c6a:	4603      	mov	r3, r0
  400c6c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400c6e:	79fb      	ldrb	r3, [r7, #7]
  400c70:	3b03      	subs	r3, #3
  400c72:	2b04      	cmp	r3, #4
  400c74:	d808      	bhi.n	400c88 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400c76:	79fb      	ldrb	r3, [r7, #7]
  400c78:	4618      	mov	r0, r3
  400c7a:	4b05      	ldr	r3, [pc, #20]	; (400c90 <pll_enable_source+0x2c>)
  400c7c:	4798      	blx	r3
		osc_wait_ready(e_src);
  400c7e:	79fb      	ldrb	r3, [r7, #7]
  400c80:	4618      	mov	r0, r3
  400c82:	4b04      	ldr	r3, [pc, #16]	; (400c94 <pll_enable_source+0x30>)
  400c84:	4798      	blx	r3
		break;
  400c86:	e000      	b.n	400c8a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400c88:	bf00      	nop
	}
}
  400c8a:	3708      	adds	r7, #8
  400c8c:	46bd      	mov	sp, r7
  400c8e:	bd80      	pop	{r7, pc}
  400c90:	00400a29 	.word	0x00400a29
  400c94:	00400b91 	.word	0x00400b91

00400c98 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400c98:	b580      	push	{r7, lr}
  400c9a:	b082      	sub	sp, #8
  400c9c:	af00      	add	r7, sp, #0
  400c9e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400ca0:	bf00      	nop
  400ca2:	6878      	ldr	r0, [r7, #4]
  400ca4:	4b04      	ldr	r3, [pc, #16]	; (400cb8 <pll_wait_for_lock+0x20>)
  400ca6:	4798      	blx	r3
  400ca8:	4603      	mov	r3, r0
  400caa:	2b00      	cmp	r3, #0
  400cac:	d0f9      	beq.n	400ca2 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400cae:	2300      	movs	r3, #0
}
  400cb0:	4618      	mov	r0, r3
  400cb2:	3708      	adds	r7, #8
  400cb4:	46bd      	mov	sp, r7
  400cb6:	bd80      	pop	{r7, pc}
  400cb8:	00400c41 	.word	0x00400c41

00400cbc <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400cbc:	b580      	push	{r7, lr}
  400cbe:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400cc0:	2006      	movs	r0, #6
  400cc2:	4b03      	ldr	r3, [pc, #12]	; (400cd0 <sysclk_get_main_hz+0x14>)
  400cc4:	4798      	blx	r3
  400cc6:	4603      	mov	r3, r0
  400cc8:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400cca:	4618      	mov	r0, r3
  400ccc:	bd80      	pop	{r7, pc}
  400cce:	bf00      	nop
  400cd0:	00400b1d 	.word	0x00400b1d

00400cd4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400cd4:	b580      	push	{r7, lr}
  400cd6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400cd8:	4b02      	ldr	r3, [pc, #8]	; (400ce4 <sysclk_get_cpu_hz+0x10>)
  400cda:	4798      	blx	r3
  400cdc:	4603      	mov	r3, r0
  400cde:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400ce0:	4618      	mov	r0, r3
  400ce2:	bd80      	pop	{r7, pc}
  400ce4:	00400cbd 	.word	0x00400cbd

00400ce8 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400ce8:	b590      	push	{r4, r7, lr}
  400cea:	b083      	sub	sp, #12
  400cec:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400cee:	4811      	ldr	r0, [pc, #68]	; (400d34 <sysclk_init+0x4c>)
  400cf0:	4b11      	ldr	r3, [pc, #68]	; (400d38 <sysclk_init+0x50>)
  400cf2:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400cf4:	2006      	movs	r0, #6
  400cf6:	4b11      	ldr	r3, [pc, #68]	; (400d3c <sysclk_init+0x54>)
  400cf8:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400cfa:	1d3b      	adds	r3, r7, #4
  400cfc:	4618      	mov	r0, r3
  400cfe:	2106      	movs	r1, #6
  400d00:	2201      	movs	r2, #1
  400d02:	2308      	movs	r3, #8
  400d04:	4c0e      	ldr	r4, [pc, #56]	; (400d40 <sysclk_init+0x58>)
  400d06:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400d08:	1d3b      	adds	r3, r7, #4
  400d0a:	4618      	mov	r0, r3
  400d0c:	2100      	movs	r1, #0
  400d0e:	4b0d      	ldr	r3, [pc, #52]	; (400d44 <sysclk_init+0x5c>)
  400d10:	4798      	blx	r3
		pll_wait_for_lock(0);
  400d12:	2000      	movs	r0, #0
  400d14:	4b0c      	ldr	r3, [pc, #48]	; (400d48 <sysclk_init+0x60>)
  400d16:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400d18:	2010      	movs	r0, #16
  400d1a:	4b0c      	ldr	r3, [pc, #48]	; (400d4c <sysclk_init+0x64>)
  400d1c:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400d1e:	4b0c      	ldr	r3, [pc, #48]	; (400d50 <sysclk_init+0x68>)
  400d20:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400d22:	4b0c      	ldr	r3, [pc, #48]	; (400d54 <sysclk_init+0x6c>)
  400d24:	4798      	blx	r3
  400d26:	4603      	mov	r3, r0
  400d28:	4618      	mov	r0, r3
  400d2a:	4b03      	ldr	r3, [pc, #12]	; (400d38 <sysclk_init+0x50>)
  400d2c:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400d2e:	370c      	adds	r7, #12
  400d30:	46bd      	mov	sp, r7
  400d32:	bd90      	pop	{r4, r7, pc}
  400d34:	02dc6c00 	.word	0x02dc6c00
  400d38:	200000c5 	.word	0x200000c5
  400d3c:	00400c65 	.word	0x00400c65
  400d40:	00400bbd 	.word	0x00400bbd
  400d44:	00400c11 	.word	0x00400c11
  400d48:	00400c99 	.word	0x00400c99
  400d4c:	004039d1 	.word	0x004039d1
  400d50:	00404601 	.word	0x00404601
  400d54:	00400cd5 	.word	0x00400cd5

00400d58 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  400d58:	b480      	push	{r7}
  400d5a:	b083      	sub	sp, #12
  400d5c:	af00      	add	r7, sp, #0
  400d5e:	4603      	mov	r3, r0
  400d60:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400d62:	4b08      	ldr	r3, [pc, #32]	; (400d84 <NVIC_EnableIRQ+0x2c>)
  400d64:	f997 2007 	ldrsb.w	r2, [r7, #7]
  400d68:	0952      	lsrs	r2, r2, #5
  400d6a:	79f9      	ldrb	r1, [r7, #7]
  400d6c:	f001 011f 	and.w	r1, r1, #31
  400d70:	2001      	movs	r0, #1
  400d72:	fa00 f101 	lsl.w	r1, r0, r1
  400d76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400d7a:	370c      	adds	r7, #12
  400d7c:	46bd      	mov	sp, r7
  400d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d82:	4770      	bx	lr
  400d84:	e000e100 	.word	0xe000e100

00400d88 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  400d88:	b480      	push	{r7}
  400d8a:	b083      	sub	sp, #12
  400d8c:	af00      	add	r7, sp, #0
  400d8e:	4603      	mov	r3, r0
  400d90:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400d92:	4b09      	ldr	r3, [pc, #36]	; (400db8 <NVIC_ClearPendingIRQ+0x30>)
  400d94:	f997 2007 	ldrsb.w	r2, [r7, #7]
  400d98:	0952      	lsrs	r2, r2, #5
  400d9a:	79f9      	ldrb	r1, [r7, #7]
  400d9c:	f001 011f 	and.w	r1, r1, #31
  400da0:	2001      	movs	r0, #1
  400da2:	fa00 f101 	lsl.w	r1, r0, r1
  400da6:	3260      	adds	r2, #96	; 0x60
  400da8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400dac:	370c      	adds	r7, #12
  400dae:	46bd      	mov	sp, r7
  400db0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db4:	4770      	bx	lr
  400db6:	bf00      	nop
  400db8:	e000e100 	.word	0xe000e100

00400dbc <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  400dbc:	b480      	push	{r7}
  400dbe:	b083      	sub	sp, #12
  400dc0:	af00      	add	r7, sp, #0
  400dc2:	4603      	mov	r3, r0
  400dc4:	6039      	str	r1, [r7, #0]
  400dc6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  400dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400dcc:	2b00      	cmp	r3, #0
  400dce:	da0b      	bge.n	400de8 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400dd0:	490d      	ldr	r1, [pc, #52]	; (400e08 <NVIC_SetPriority+0x4c>)
  400dd2:	79fb      	ldrb	r3, [r7, #7]
  400dd4:	f003 030f 	and.w	r3, r3, #15
  400dd8:	3b04      	subs	r3, #4
  400dda:	683a      	ldr	r2, [r7, #0]
  400ddc:	b2d2      	uxtb	r2, r2
  400dde:	0112      	lsls	r2, r2, #4
  400de0:	b2d2      	uxtb	r2, r2
  400de2:	440b      	add	r3, r1
  400de4:	761a      	strb	r2, [r3, #24]
  400de6:	e009      	b.n	400dfc <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400de8:	4908      	ldr	r1, [pc, #32]	; (400e0c <NVIC_SetPriority+0x50>)
  400dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400dee:	683a      	ldr	r2, [r7, #0]
  400df0:	b2d2      	uxtb	r2, r2
  400df2:	0112      	lsls	r2, r2, #4
  400df4:	b2d2      	uxtb	r2, r2
  400df6:	440b      	add	r3, r1
  400df8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400dfc:	370c      	adds	r7, #12
  400dfe:	46bd      	mov	sp, r7
  400e00:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e04:	4770      	bx	lr
  400e06:	bf00      	nop
  400e08:	e000ed00 	.word	0xe000ed00
  400e0c:	e000e100 	.word	0xe000e100

00400e10 <get_pdc_peripheral_details>:
 * peripheral that has the start address specified by peripheral_to_find.
 */
portBASE_TYPE get_pdc_peripheral_details(
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
  400e10:	b480      	push	{r7}
  400e12:	b087      	sub	sp, #28
  400e14:	af00      	add	r7, sp, #0
  400e16:	60f8      	str	r0, [r7, #12]
  400e18:	60b9      	str	r1, [r7, #8]
  400e1a:	607a      	str	r2, [r7, #4]
	size_t x;

	for (x = 0; x < array_size; x++) {
  400e1c:	2300      	movs	r3, #0
  400e1e:	617b      	str	r3, [r7, #20]
  400e20:	e00b      	b.n	400e3a <get_pdc_peripheral_details+0x2a>
		if (peripheral_array[x].peripheral_base_address ==
  400e22:	697b      	ldr	r3, [r7, #20]
  400e24:	011b      	lsls	r3, r3, #4
  400e26:	68fa      	ldr	r2, [r7, #12]
  400e28:	4413      	add	r3, r2
  400e2a:	681a      	ldr	r2, [r3, #0]
  400e2c:	687b      	ldr	r3, [r7, #4]
  400e2e:	429a      	cmp	r2, r3
  400e30:	d100      	bne.n	400e34 <get_pdc_peripheral_details+0x24>
				peripheral_to_find) {
			break;
  400e32:	e006      	b.n	400e42 <get_pdc_peripheral_details+0x32>
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
	size_t x;

	for (x = 0; x < array_size; x++) {
  400e34:	697b      	ldr	r3, [r7, #20]
  400e36:	3301      	adds	r3, #1
  400e38:	617b      	str	r3, [r7, #20]
  400e3a:	697a      	ldr	r2, [r7, #20]
  400e3c:	68bb      	ldr	r3, [r7, #8]
  400e3e:	429a      	cmp	r2, r3
  400e40:	d3ef      	bcc.n	400e22 <get_pdc_peripheral_details+0x12>
				peripheral_to_find) {
			break;
		}
	}

	return x;
  400e42:	697b      	ldr	r3, [r7, #20]
}
  400e44:	4618      	mov	r0, r3
  400e46:	371c      	adds	r7, #28
  400e48:	46bd      	mov	sp, r7
  400e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e4e:	4770      	bx	lr

00400e50 <check_requested_operating_mode>:
 */
bool check_requested_operating_mode(
		const enum peripheral_operation_mode requested_operation_mode,
		const enum peripheral_operation_mode valid_operating_modes[],
		portBASE_TYPE num_valid_operating_modes)
{
  400e50:	b480      	push	{r7}
  400e52:	b087      	sub	sp, #28
  400e54:	af00      	add	r7, sp, #0
  400e56:	4603      	mov	r3, r0
  400e58:	60b9      	str	r1, [r7, #8]
  400e5a:	607a      	str	r2, [r7, #4]
  400e5c:	73fb      	strb	r3, [r7, #15]
	bool return_value = false;
  400e5e:	2300      	movs	r3, #0
  400e60:	75fb      	strb	r3, [r7, #23]
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  400e62:	2300      	movs	r3, #0
  400e64:	613b      	str	r3, [r7, #16]
  400e66:	e00c      	b.n	400e82 <check_requested_operating_mode+0x32>
			index_position++) {
		if (requested_operation_mode ==
				valid_operating_modes[index_position]) {
  400e68:	693b      	ldr	r3, [r7, #16]
  400e6a:	68ba      	ldr	r2, [r7, #8]
  400e6c:	4413      	add	r3, r2
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
		if (requested_operation_mode ==
  400e6e:	781b      	ldrb	r3, [r3, #0]
  400e70:	7bfa      	ldrb	r2, [r7, #15]
  400e72:	429a      	cmp	r2, r3
  400e74:	d102      	bne.n	400e7c <check_requested_operating_mode+0x2c>
				valid_operating_modes[index_position]) {
			return_value = true;
  400e76:	2301      	movs	r3, #1
  400e78:	75fb      	strb	r3, [r7, #23]
			break;
  400e7a:	e006      	b.n	400e8a <check_requested_operating_mode+0x3a>
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
  400e7c:	693b      	ldr	r3, [r7, #16]
  400e7e:	3301      	adds	r3, #1
  400e80:	613b      	str	r3, [r7, #16]
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  400e82:	693a      	ldr	r2, [r7, #16]
  400e84:	687b      	ldr	r3, [r7, #4]
  400e86:	429a      	cmp	r2, r3
  400e88:	dbee      	blt.n	400e68 <check_requested_operating_mode+0x18>
			return_value = true;
			break;
		}
	}

	return return_value;
  400e8a:	7dfb      	ldrb	r3, [r7, #23]
}
  400e8c:	4618      	mov	r0, r3
  400e8e:	371c      	adds	r7, #28
  400e90:	46bd      	mov	sp, r7
  400e92:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e96:	4770      	bx	lr

00400e98 <create_peripheral_control_semaphores>:
 * with the bits set in the options_flags value.
 */
void create_peripheral_control_semaphores(const uint8_t options_flags,
		freertos_dma_event_control_t *tx_dma_control,
		freertos_dma_event_control_t *rx_dma_control)
{
  400e98:	b590      	push	{r4, r7, lr}
  400e9a:	b085      	sub	sp, #20
  400e9c:	af00      	add	r7, sp, #0
  400e9e:	4603      	mov	r3, r0
  400ea0:	60b9      	str	r1, [r7, #8]
  400ea2:	607a      	str	r2, [r7, #4]
  400ea4:	73fb      	strb	r3, [r7, #15]
	/* If the tx driver is to be thread aware then create an access control
	mutex.  An Rx access mutex is not created in this function as half duplex
	peripherals need only use a single access mutex, and the Tx mutex is used
	for the purpose.  Full duplex peripherals have extra configuration steps
	that are performed separately. */
	if ((options_flags & USE_TX_ACCESS_MUTEX) != 0) {
  400ea6:	7bfb      	ldrb	r3, [r7, #15]
  400ea8:	f003 0301 	and.w	r3, r3, #1
  400eac:	2b00      	cmp	r3, #0
  400eae:	d00d      	beq.n	400ecc <create_peripheral_control_semaphores+0x34>
		tx_dma_control->peripheral_access_mutex = xSemaphoreCreateMutex();
  400eb0:	2001      	movs	r0, #1
  400eb2:	4b36      	ldr	r3, [pc, #216]	; (400f8c <create_peripheral_control_semaphores+0xf4>)
  400eb4:	4798      	blx	r3
  400eb6:	4602      	mov	r2, r0
  400eb8:	68bb      	ldr	r3, [r7, #8]
  400eba:	605a      	str	r2, [r3, #4]
		configASSERT(tx_dma_control->peripheral_access_mutex);
  400ebc:	68bb      	ldr	r3, [r7, #8]
  400ebe:	685b      	ldr	r3, [r3, #4]
  400ec0:	2b00      	cmp	r3, #0
  400ec2:	d103      	bne.n	400ecc <create_peripheral_control_semaphores+0x34>
  400ec4:	4b32      	ldr	r3, [pc, #200]	; (400f90 <create_peripheral_control_semaphores+0xf8>)
  400ec6:	4798      	blx	r3
  400ec8:	bf00      	nop
  400eca:	e7fd      	b.n	400ec8 <create_peripheral_control_semaphores+0x30>
	}

	/* If the transmit function is only going to return once the transmit is
	complete then create an internal notification semaphore. */
	if ((options_flags & WAIT_TX_COMPLETE) != 0) {
  400ecc:	7bfb      	ldrb	r3, [r7, #15]
  400ece:	f003 0304 	and.w	r3, r3, #4
  400ed2:	2b00      	cmp	r3, #0
  400ed4:	d024      	beq.n	400f20 <create_peripheral_control_semaphores+0x88>
		vSemaphoreCreateBinary(
  400ed6:	2001      	movs	r0, #1
  400ed8:	2100      	movs	r1, #0
  400eda:	2203      	movs	r2, #3
  400edc:	4b2d      	ldr	r3, [pc, #180]	; (400f94 <create_peripheral_control_semaphores+0xfc>)
  400ede:	4798      	blx	r3
  400ee0:	4602      	mov	r2, r0
  400ee2:	68bb      	ldr	r3, [r7, #8]
  400ee4:	601a      	str	r2, [r3, #0]
  400ee6:	68bb      	ldr	r3, [r7, #8]
  400ee8:	681b      	ldr	r3, [r3, #0]
  400eea:	2b00      	cmp	r3, #0
  400eec:	d007      	beq.n	400efe <create_peripheral_control_semaphores+0x66>
  400eee:	68bb      	ldr	r3, [r7, #8]
  400ef0:	681b      	ldr	r3, [r3, #0]
  400ef2:	4618      	mov	r0, r3
  400ef4:	2100      	movs	r1, #0
  400ef6:	2200      	movs	r2, #0
  400ef8:	2300      	movs	r3, #0
  400efa:	4c27      	ldr	r4, [pc, #156]	; (400f98 <create_peripheral_control_semaphores+0x100>)
  400efc:	47a0      	blx	r4
				tx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  400efe:	68bb      	ldr	r3, [r7, #8]
  400f00:	681b      	ldr	r3, [r3, #0]
  400f02:	2b00      	cmp	r3, #0
  400f04:	d103      	bne.n	400f0e <create_peripheral_control_semaphores+0x76>
  400f06:	4b22      	ldr	r3, [pc, #136]	; (400f90 <create_peripheral_control_semaphores+0xf8>)
  400f08:	4798      	blx	r3
  400f0a:	bf00      	nop
  400f0c:	e7fd      	b.n	400f0a <create_peripheral_control_semaphores+0x72>
				tx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created). */
		xSemaphoreTake(
  400f0e:	68bb      	ldr	r3, [r7, #8]
  400f10:	681b      	ldr	r3, [r3, #0]
  400f12:	4618      	mov	r0, r3
  400f14:	2100      	movs	r1, #0
  400f16:	2200      	movs	r2, #0
  400f18:	2300      	movs	r3, #0
  400f1a:	4c20      	ldr	r4, [pc, #128]	; (400f9c <create_peripheral_control_semaphores+0x104>)
  400f1c:	47a0      	blx	r4
  400f1e:	e002      	b.n	400f26 <create_peripheral_control_semaphores+0x8e>
				tx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		tx_dma_control->transaction_complete_notification_semaphore = NULL;
  400f20:	68bb      	ldr	r3, [r7, #8]
  400f22:	2200      	movs	r2, #0
  400f24:	601a      	str	r2, [r3, #0]
	}

	/* If the receive function is only going to return once the receive
	is complete then create an internal notification semaphore. */
	if (((options_flags & WAIT_RX_COMPLETE) != 0) &&
  400f26:	7bfb      	ldrb	r3, [r7, #15]
  400f28:	f003 0308 	and.w	r3, r3, #8
  400f2c:	2b00      	cmp	r3, #0
  400f2e:	d027      	beq.n	400f80 <create_peripheral_control_semaphores+0xe8>
  400f30:	687b      	ldr	r3, [r7, #4]
  400f32:	2b00      	cmp	r3, #0
  400f34:	d024      	beq.n	400f80 <create_peripheral_control_semaphores+0xe8>
			(rx_dma_control != NULL)) {
		vSemaphoreCreateBinary(
  400f36:	2001      	movs	r0, #1
  400f38:	2100      	movs	r1, #0
  400f3a:	2203      	movs	r2, #3
  400f3c:	4b15      	ldr	r3, [pc, #84]	; (400f94 <create_peripheral_control_semaphores+0xfc>)
  400f3e:	4798      	blx	r3
  400f40:	4602      	mov	r2, r0
  400f42:	687b      	ldr	r3, [r7, #4]
  400f44:	601a      	str	r2, [r3, #0]
  400f46:	687b      	ldr	r3, [r7, #4]
  400f48:	681b      	ldr	r3, [r3, #0]
  400f4a:	2b00      	cmp	r3, #0
  400f4c:	d007      	beq.n	400f5e <create_peripheral_control_semaphores+0xc6>
  400f4e:	687b      	ldr	r3, [r7, #4]
  400f50:	681b      	ldr	r3, [r3, #0]
  400f52:	4618      	mov	r0, r3
  400f54:	2100      	movs	r1, #0
  400f56:	2200      	movs	r2, #0
  400f58:	2300      	movs	r3, #0
  400f5a:	4c0f      	ldr	r4, [pc, #60]	; (400f98 <create_peripheral_control_semaphores+0x100>)
  400f5c:	47a0      	blx	r4
				rx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  400f5e:	687b      	ldr	r3, [r7, #4]
  400f60:	681b      	ldr	r3, [r3, #0]
  400f62:	2b00      	cmp	r3, #0
  400f64:	d103      	bne.n	400f6e <create_peripheral_control_semaphores+0xd6>
  400f66:	4b0a      	ldr	r3, [pc, #40]	; (400f90 <create_peripheral_control_semaphores+0xf8>)
  400f68:	4798      	blx	r3
  400f6a:	bf00      	nop
  400f6c:	e7fd      	b.n	400f6a <create_peripheral_control_semaphores+0xd2>
				rx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created. */
		xSemaphoreTake(
  400f6e:	687b      	ldr	r3, [r7, #4]
  400f70:	681b      	ldr	r3, [r3, #0]
  400f72:	4618      	mov	r0, r3
  400f74:	2100      	movs	r1, #0
  400f76:	2200      	movs	r2, #0
  400f78:	2300      	movs	r3, #0
  400f7a:	4c08      	ldr	r4, [pc, #32]	; (400f9c <create_peripheral_control_semaphores+0x104>)
  400f7c:	47a0      	blx	r4
  400f7e:	e002      	b.n	400f86 <create_peripheral_control_semaphores+0xee>
				rx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		rx_dma_control->transaction_complete_notification_semaphore = NULL;
  400f80:	687b      	ldr	r3, [r7, #4]
  400f82:	2200      	movs	r2, #0
  400f84:	601a      	str	r2, [r3, #0]
	}
}
  400f86:	3714      	adds	r7, #20
  400f88:	46bd      	mov	sp, r7
  400f8a:	bd90      	pop	{r4, r7, pc}
  400f8c:	00405019 	.word	0x00405019
  400f90:	00404b51 	.word	0x00404b51
  400f94:	00404f81 	.word	0x00404f81
  400f98:	00405101 	.word	0x00405101
  400f9c:	0040532d 	.word	0x0040532d

00400fa0 <configure_interrupt_controller>:
 * Configure the NVIC to enable, and set the priority of, the interrupt
 * specified by peripheral_irq.
 */
void configure_interrupt_controller(const enum IRQn peripheral_irq,
		uint32_t interrupt_priority)
{
  400fa0:	b580      	push	{r7, lr}
  400fa2:	b082      	sub	sp, #8
  400fa4:	af00      	add	r7, sp, #0
  400fa6:	4603      	mov	r3, r0
  400fa8:	6039      	str	r1, [r7, #0]
  400faa:	71fb      	strb	r3, [r7, #7]
	configASSERT(interrupt_priority <=
  400fac:	683b      	ldr	r3, [r7, #0]
  400fae:	2b0f      	cmp	r3, #15
  400fb0:	d903      	bls.n	400fba <configure_interrupt_controller+0x1a>
  400fb2:	4b0f      	ldr	r3, [pc, #60]	; (400ff0 <configure_interrupt_controller+0x50>)
  400fb4:	4798      	blx	r3
  400fb6:	bf00      	nop
  400fb8:	e7fd      	b.n	400fb6 <configure_interrupt_controller+0x16>
            configLIBRARY_LOWEST_INTERRUPT_PRIORITY);
	configASSERT(interrupt_priority >=
  400fba:	683b      	ldr	r3, [r7, #0]
  400fbc:	2b09      	cmp	r3, #9
  400fbe:	d803      	bhi.n	400fc8 <configure_interrupt_controller+0x28>
  400fc0:	4b0b      	ldr	r3, [pc, #44]	; (400ff0 <configure_interrupt_controller+0x50>)
  400fc2:	4798      	blx	r3
  400fc4:	bf00      	nop
  400fc6:	e7fd      	b.n	400fc4 <configure_interrupt_controller+0x24>
			configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);

	NVIC_ClearPendingIRQ(peripheral_irq);
  400fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400fcc:	4618      	mov	r0, r3
  400fce:	4b09      	ldr	r3, [pc, #36]	; (400ff4 <configure_interrupt_controller+0x54>)
  400fd0:	4798      	blx	r3
	NVIC_SetPriority(peripheral_irq, interrupt_priority);
  400fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400fd6:	4618      	mov	r0, r3
  400fd8:	6839      	ldr	r1, [r7, #0]
  400fda:	4b07      	ldr	r3, [pc, #28]	; (400ff8 <configure_interrupt_controller+0x58>)
  400fdc:	4798      	blx	r3
	NVIC_EnableIRQ(peripheral_irq);
  400fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400fe2:	4618      	mov	r0, r3
  400fe4:	4b05      	ldr	r3, [pc, #20]	; (400ffc <configure_interrupt_controller+0x5c>)
  400fe6:	4798      	blx	r3
}
  400fe8:	3708      	adds	r7, #8
  400fea:	46bd      	mov	sp, r7
  400fec:	bd80      	pop	{r7, pc}
  400fee:	bf00      	nop
  400ff0:	00404b51 	.word	0x00404b51
  400ff4:	00400d89 	.word	0x00400d89
  400ff8:	00400dbd 	.word	0x00400dbd
  400ffc:	00400d59 	.word	0x00400d59

00401000 <freertos_obtain_peripheral_access_mutex>:
 * did not become available within max_block_time_ticks tick periods.
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
  401000:	b590      	push	{r4, r7, lr}
  401002:	b087      	sub	sp, #28
  401004:	af00      	add	r7, sp, #0
  401006:	6078      	str	r0, [r7, #4]
  401008:	6039      	str	r1, [r7, #0]
	status_code_t return_value = STATUS_OK;
  40100a:	2300      	movs	r3, #0
  40100c:	75fb      	strb	r3, [r7, #23]
	xTimeOutType time_out_definition;

	if (dma_event_control->peripheral_access_mutex != NULL) {
  40100e:	687b      	ldr	r3, [r7, #4]
  401010:	685b      	ldr	r3, [r3, #4]
  401012:	2b00      	cmp	r3, #0
  401014:	d020      	beq.n	401058 <freertos_obtain_peripheral_access_mutex+0x58>
		/* Remember the time on entry. */
		vTaskSetTimeOutState(&time_out_definition);
  401016:	f107 030c 	add.w	r3, r7, #12
  40101a:	4618      	mov	r0, r3
  40101c:	4b11      	ldr	r3, [pc, #68]	; (401064 <freertos_obtain_peripheral_access_mutex+0x64>)
  40101e:	4798      	blx	r3

		/* Wait to get exclusive access to the peripheral. */
		if (xSemaphoreTake(dma_event_control->peripheral_access_mutex,
  401020:	687b      	ldr	r3, [r7, #4]
  401022:	685a      	ldr	r2, [r3, #4]
  401024:	683b      	ldr	r3, [r7, #0]
  401026:	681b      	ldr	r3, [r3, #0]
  401028:	4610      	mov	r0, r2
  40102a:	2100      	movs	r1, #0
  40102c:	461a      	mov	r2, r3
  40102e:	2300      	movs	r3, #0
  401030:	4c0d      	ldr	r4, [pc, #52]	; (401068 <freertos_obtain_peripheral_access_mutex+0x68>)
  401032:	47a0      	blx	r4
  401034:	4603      	mov	r3, r0
  401036:	2b00      	cmp	r3, #0
  401038:	d102      	bne.n	401040 <freertos_obtain_peripheral_access_mutex+0x40>
				*max_block_time_ticks) == pdFAIL) {
			return_value = ERR_TIMEOUT;
  40103a:	23fd      	movs	r3, #253	; 0xfd
  40103c:	75fb      	strb	r3, [r7, #23]
  40103e:	e00b      	b.n	401058 <freertos_obtain_peripheral_access_mutex+0x58>
		} else {
			/* Adjust the time out value in case the task had to block to
			wait for the semaphore. */
			if (xTaskCheckForTimeOut(&time_out_definition,
  401040:	f107 030c 	add.w	r3, r7, #12
  401044:	4618      	mov	r0, r3
  401046:	6839      	ldr	r1, [r7, #0]
  401048:	4b08      	ldr	r3, [pc, #32]	; (40106c <freertos_obtain_peripheral_access_mutex+0x6c>)
  40104a:	4798      	blx	r3
  40104c:	4603      	mov	r3, r0
  40104e:	2b01      	cmp	r3, #1
  401050:	d102      	bne.n	401058 <freertos_obtain_peripheral_access_mutex+0x58>
					max_block_time_ticks) == pdTRUE) {
				*max_block_time_ticks = 0;
  401052:	683b      	ldr	r3, [r7, #0]
  401054:	2200      	movs	r2, #0
  401056:	601a      	str	r2, [r3, #0]
			}
		}
	}

	return return_value;
  401058:	7dfb      	ldrb	r3, [r7, #23]
  40105a:	b25b      	sxtb	r3, r3
}
  40105c:	4618      	mov	r0, r3
  40105e:	371c      	adds	r7, #28
  401060:	46bd      	mov	sp, r7
  401062:	bd90      	pop	{r4, r7, pc}
  401064:	00406009 	.word	0x00406009
  401068:	0040532d 	.word	0x0040532d
  40106c:	00406041 	.word	0x00406041

00401070 <freertos_start_pdc_transfer>:
 */
void freertos_start_pdc_transfer(
		freertos_dma_event_control_t *dma_event_control,
		const uint8_t *data, size_t len, void *pdc_base_address,
		xSemaphoreHandle notification_semaphore, bool is_transmitting)
{
  401070:	b590      	push	{r4, r7, lr}
  401072:	b087      	sub	sp, #28
  401074:	af00      	add	r7, sp, #0
  401076:	60f8      	str	r0, [r7, #12]
  401078:	60b9      	str	r1, [r7, #8]
  40107a:	607a      	str	r2, [r7, #4]
  40107c:	603b      	str	r3, [r7, #0]
	/* Remember which semaphore is to be used to indicate the end of
	transmission.  If notification_semaphore is NULL then either no
	semaphore is being used, or the driver is using an internal notification
	semaphore because it is configured to wait until the transmit has
	completed before returning. */
	if (notification_semaphore != NULL) {
  40107e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401080:	2b00      	cmp	r3, #0
  401082:	d002      	beq.n	40108a <freertos_start_pdc_transfer+0x1a>
		dma_event_control->transaction_complete_notification_semaphore =
  401084:	68fb      	ldr	r3, [r7, #12]
  401086:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401088:	601a      	str	r2, [r3, #0]
				notification_semaphore;
	}

	/* Ensure the notification semaphore starts in the expected state in case
	the previous PDC transfer didn't complete for any reason. */
	if (dma_event_control->transaction_complete_notification_semaphore !=
  40108a:	68fb      	ldr	r3, [r7, #12]
  40108c:	681b      	ldr	r3, [r3, #0]
  40108e:	2b00      	cmp	r3, #0
  401090:	d007      	beq.n	4010a2 <freertos_start_pdc_transfer+0x32>
			NULL) {
		xSemaphoreTake(
  401092:	68fb      	ldr	r3, [r7, #12]
  401094:	681b      	ldr	r3, [r3, #0]
  401096:	4618      	mov	r0, r3
  401098:	2100      	movs	r1, #0
  40109a:	2200      	movs	r2, #0
  40109c:	2300      	movs	r3, #0
  40109e:	4c17      	ldr	r4, [pc, #92]	; (4010fc <freertos_start_pdc_transfer+0x8c>)
  4010a0:	47a0      	blx	r4
				dma_event_control->transaction_complete_notification_semaphore,
				0);
	}

	/* Configure the PDC to transmit or receive parameters. */
	pdc_packet.ul_addr = (uint32_t) data;
  4010a2:	68bb      	ldr	r3, [r7, #8]
  4010a4:	613b      	str	r3, [r7, #16]
	pdc_packet.ul_size = (uint32_t) len;
  4010a6:	687b      	ldr	r3, [r7, #4]
  4010a8:	617b      	str	r3, [r7, #20]

	if (is_transmitting == true) {
  4010aa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
  4010ae:	2b00      	cmp	r3, #0
  4010b0:	d011      	beq.n	4010d6 <freertos_start_pdc_transfer+0x66>
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_TXTDIS);
  4010b2:	6838      	ldr	r0, [r7, #0]
  4010b4:	f44f 7100 	mov.w	r1, #512	; 0x200
  4010b8:	4b11      	ldr	r3, [pc, #68]	; (401100 <freertos_start_pdc_transfer+0x90>)
  4010ba:	4798      	blx	r3
		pdc_tx_init(pdc_base_address, &pdc_packet, NULL);
  4010bc:	f107 0310 	add.w	r3, r7, #16
  4010c0:	6838      	ldr	r0, [r7, #0]
  4010c2:	4619      	mov	r1, r3
  4010c4:	2200      	movs	r2, #0
  4010c6:	4b0f      	ldr	r3, [pc, #60]	; (401104 <freertos_start_pdc_transfer+0x94>)
  4010c8:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_TXTEN);
  4010ca:	6838      	ldr	r0, [r7, #0]
  4010cc:	f44f 7180 	mov.w	r1, #256	; 0x100
  4010d0:	4b0d      	ldr	r3, [pc, #52]	; (401108 <freertos_start_pdc_transfer+0x98>)
  4010d2:	4798      	blx	r3
  4010d4:	e00e      	b.n	4010f4 <freertos_start_pdc_transfer+0x84>
	} else {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_RXTDIS);
  4010d6:	6838      	ldr	r0, [r7, #0]
  4010d8:	2102      	movs	r1, #2
  4010da:	4b09      	ldr	r3, [pc, #36]	; (401100 <freertos_start_pdc_transfer+0x90>)
  4010dc:	4798      	blx	r3
		pdc_rx_init(pdc_base_address, &pdc_packet, NULL);
  4010de:	f107 0310 	add.w	r3, r7, #16
  4010e2:	6838      	ldr	r0, [r7, #0]
  4010e4:	4619      	mov	r1, r3
  4010e6:	2200      	movs	r2, #0
  4010e8:	4b08      	ldr	r3, [pc, #32]	; (40110c <freertos_start_pdc_transfer+0x9c>)
  4010ea:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_RXTEN);
  4010ec:	6838      	ldr	r0, [r7, #0]
  4010ee:	2101      	movs	r1, #1
  4010f0:	4b05      	ldr	r3, [pc, #20]	; (401108 <freertos_start_pdc_transfer+0x98>)
  4010f2:	4798      	blx	r3
	}
}
  4010f4:	371c      	adds	r7, #28
  4010f6:	46bd      	mov	sp, r7
  4010f8:	bd90      	pop	{r4, r7, pc}
  4010fa:	bf00      	nop
  4010fc:	0040532d 	.word	0x0040532d
  401100:	004032a1 	.word	0x004032a1
  401104:	004031f9 	.word	0x004031f9
  401108:	00403281 	.word	0x00403281
  40110c:	0040323d 	.word	0x0040323d

00401110 <freertos_optionally_wait_transfer_completion>:
 */
status_code_t freertos_optionally_wait_transfer_completion(
		freertos_dma_event_control_t *dma_event_control,
		xSemaphoreHandle notification_semaphore,
		portTickType max_block_time_ticks)
{
  401110:	b590      	push	{r4, r7, lr}
  401112:	b087      	sub	sp, #28
  401114:	af00      	add	r7, sp, #0
  401116:	60f8      	str	r0, [r7, #12]
  401118:	60b9      	str	r1, [r7, #8]
  40111a:	607a      	str	r2, [r7, #4]
	status_code_t return_value = STATUS_OK;
  40111c:	2300      	movs	r3, #0
  40111e:	75fb      	strb	r3, [r7, #23]

	if (notification_semaphore == NULL) {
  401120:	68bb      	ldr	r3, [r7, #8]
  401122:	2b00      	cmp	r3, #0
  401124:	d110      	bne.n	401148 <freertos_optionally_wait_transfer_completion+0x38>
		if (dma_event_control->transaction_complete_notification_semaphore !=
  401126:	68fb      	ldr	r3, [r7, #12]
  401128:	681b      	ldr	r3, [r3, #0]
  40112a:	2b00      	cmp	r3, #0
  40112c:	d00c      	beq.n	401148 <freertos_optionally_wait_transfer_completion+0x38>
				NULL) {
			/* Wait until notified by the ISR that transmission is
			complete. */
			if (xSemaphoreTake(dma_event_control->
  40112e:	68fb      	ldr	r3, [r7, #12]
  401130:	681b      	ldr	r3, [r3, #0]
  401132:	4618      	mov	r0, r3
  401134:	2100      	movs	r1, #0
  401136:	687a      	ldr	r2, [r7, #4]
  401138:	2300      	movs	r3, #0
  40113a:	4c06      	ldr	r4, [pc, #24]	; (401154 <freertos_optionally_wait_transfer_completion+0x44>)
  40113c:	47a0      	blx	r4
  40113e:	4603      	mov	r3, r0
  401140:	2b01      	cmp	r3, #1
  401142:	d001      	beq.n	401148 <freertos_optionally_wait_transfer_completion+0x38>
					transaction_complete_notification_semaphore,
					max_block_time_ticks) != pdPASS) {
				return_value = ERR_TIMEOUT;
  401144:	23fd      	movs	r3, #253	; 0xfd
  401146:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	return return_value;
  401148:	7dfb      	ldrb	r3, [r7, #23]
  40114a:	b25b      	sxtb	r3, r3
}
  40114c:	4618      	mov	r0, r3
  40114e:	371c      	adds	r7, #28
  401150:	46bd      	mov	sp, r7
  401152:	bd90      	pop	{r4, r7, pc}
  401154:	0040532d 	.word	0x0040532d

00401158 <freertos_twi_master_init>:
 *     be used with FreeRTOS TWI read and write functions is returned.  If
 *     the initialisation fails then NULL is returned.
 */
freertos_twi_if freertos_twi_master_init(Twi *p_twi,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  401158:	b580      	push	{r7, lr}
  40115a:	b086      	sub	sp, #24
  40115c:	af00      	add	r7, sp, #0
  40115e:	6078      	str	r0, [r7, #4]
  401160:	6039      	str	r1, [r7, #0]
	portBASE_TYPE twi_index;
	bool is_valid_operating_mode;
	freertos_twi_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {TWI_I2C_MASTER};
  401162:	2303      	movs	r3, #3
  401164:	733b      	strb	r3, [r7, #12]

	/* Find the index into the all_twi_definitions array that holds details of
	the p_twi peripheral. */
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  401166:	484d      	ldr	r0, [pc, #308]	; (40129c <freertos_twi_master_init+0x144>)
  401168:	2101      	movs	r1, #1
  40116a:	687a      	ldr	r2, [r7, #4]
  40116c:	4b4c      	ldr	r3, [pc, #304]	; (4012a0 <freertos_twi_master_init+0x148>)
  40116e:	4798      	blx	r3
  401170:	6138      	str	r0, [r7, #16]
			(void *) p_twi);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  401172:	683b      	ldr	r3, [r7, #0]
  401174:	7b1a      	ldrb	r2, [r3, #12]
  401176:	f107 030c 	add.w	r3, r7, #12
  40117a:	4610      	mov	r0, r2
  40117c:	4619      	mov	r1, r3
  40117e:	2201      	movs	r2, #1
  401180:	4b48      	ldr	r3, [pc, #288]	; (4012a4 <freertos_twi_master_init+0x14c>)
  401182:	4798      	blx	r3
  401184:	4603      	mov	r3, r0
  401186:	73fb      	strb	r3, [r7, #15]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_twi pointer was used, and a valid
	operating mode was requested. */
	if ((twi_index < MAX_TWIS) && (is_valid_operating_mode == true)) {
  401188:	693b      	ldr	r3, [r7, #16]
  40118a:	2b00      	cmp	r3, #0
  40118c:	dc7e      	bgt.n	40128c <freertos_twi_master_init+0x134>
  40118e:	7bfb      	ldrb	r3, [r7, #15]
  401190:	2b00      	cmp	r3, #0
  401192:	d07b      	beq.n	40128c <freertos_twi_master_init+0x134>
		/* This function must be called exactly once per supported twi.  Check
		it has not been called	before. */
		configASSERT(memcmp((void *)&(tx_dma_control[twi_index]),
  401194:	693b      	ldr	r3, [r7, #16]
  401196:	00da      	lsls	r2, r3, #3
  401198:	4b43      	ldr	r3, [pc, #268]	; (4012a8 <freertos_twi_master_init+0x150>)
  40119a:	4413      	add	r3, r2
  40119c:	4618      	mov	r0, r3
  40119e:	4943      	ldr	r1, [pc, #268]	; (4012ac <freertos_twi_master_init+0x154>)
  4011a0:	2208      	movs	r2, #8
  4011a2:	4b43      	ldr	r3, [pc, #268]	; (4012b0 <freertos_twi_master_init+0x158>)
  4011a4:	4798      	blx	r3
  4011a6:	4603      	mov	r3, r0
  4011a8:	2b00      	cmp	r3, #0
  4011aa:	d003      	beq.n	4011b4 <freertos_twi_master_init+0x5c>
  4011ac:	4b41      	ldr	r3, [pc, #260]	; (4012b4 <freertos_twi_master_init+0x15c>)
  4011ae:	4798      	blx	r3
  4011b0:	bf00      	nop
  4011b2:	e7fd      	b.n	4011b0 <freertos_twi_master_init+0x58>
				&null_dma_control,
				sizeof(null_dma_control)) == 0);
		configASSERT(memcmp((void *)&(rx_dma_control[twi_index]),
  4011b4:	693b      	ldr	r3, [r7, #16]
  4011b6:	00da      	lsls	r2, r3, #3
  4011b8:	4b3f      	ldr	r3, [pc, #252]	; (4012b8 <freertos_twi_master_init+0x160>)
  4011ba:	4413      	add	r3, r2
  4011bc:	4618      	mov	r0, r3
  4011be:	493b      	ldr	r1, [pc, #236]	; (4012ac <freertos_twi_master_init+0x154>)
  4011c0:	2208      	movs	r2, #8
  4011c2:	4b3b      	ldr	r3, [pc, #236]	; (4012b0 <freertos_twi_master_init+0x158>)
  4011c4:	4798      	blx	r3
  4011c6:	4603      	mov	r3, r0
  4011c8:	2b00      	cmp	r3, #0
  4011ca:	d003      	beq.n	4011d4 <freertos_twi_master_init+0x7c>
  4011cc:	4b39      	ldr	r3, [pc, #228]	; (4012b4 <freertos_twi_master_init+0x15c>)
  4011ce:	4798      	blx	r3
  4011d0:	bf00      	nop
  4011d2:	e7fd      	b.n	4011d0 <freertos_twi_master_init+0x78>
		uint32_t temp = (uint32_t)(all_twi_definitions[twi_index].peripheral_base_address - 0x600);
		Flexcom *p_flexcom = (Flexcom *)temp;
		flexcom_enable(p_flexcom);
		flexcom_set_opmode(p_flexcom, FLEXCOM_TWI);
#else
		pmc_enable_periph_clk(
  4011d4:	4a31      	ldr	r2, [pc, #196]	; (40129c <freertos_twi_master_init+0x144>)
  4011d6:	693b      	ldr	r3, [r7, #16]
  4011d8:	011b      	lsls	r3, r3, #4
  4011da:	4413      	add	r3, r2
  4011dc:	3308      	adds	r3, #8
  4011de:	681b      	ldr	r3, [r3, #0]
  4011e0:	4618      	mov	r0, r3
  4011e2:	4b36      	ldr	r3, [pc, #216]	; (4012bc <freertos_twi_master_init+0x164>)
  4011e4:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_id);
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
  4011e6:	4a2d      	ldr	r2, [pc, #180]	; (40129c <freertos_twi_master_init+0x144>)
  4011e8:	693b      	ldr	r3, [r7, #16]
  4011ea:	011b      	lsls	r3, r3, #4
  4011ec:	4413      	add	r3, r2
  4011ee:	685b      	ldr	r3, [r3, #4]
  4011f0:	4618      	mov	r0, r3
  4011f2:	f240 2102 	movw	r1, #514	; 0x202
  4011f6:	4b32      	ldr	r3, [pc, #200]	; (4012c0 <freertos_twi_master_init+0x168>)
  4011f8:	4798      	blx	r3
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  4011fa:	4a28      	ldr	r2, [pc, #160]	; (40129c <freertos_twi_master_init+0x144>)
  4011fc:	693b      	ldr	r3, [r7, #16]
  4011fe:	011b      	lsls	r3, r3, #4
  401200:	4413      	add	r3, r2
  401202:	681b      	ldr	r3, [r3, #0]
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
  401204:	4618      	mov	r0, r3
  401206:	f04f 31ff 	mov.w	r1, #4294967295
  40120a:	4b2e      	ldr	r3, [pc, #184]	; (4012c4 <freertos_twi_master_init+0x16c>)
  40120c:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
				all_twi_definitions[twi_index].peripheral_base_address);
  40120e:	4a23      	ldr	r2, [pc, #140]	; (40129c <freertos_twi_master_init+0x144>)
  401210:	693b      	ldr	r3, [r7, #16]
  401212:	011b      	lsls	r3, r3, #4
  401214:	4413      	add	r3, r2
  401216:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
  401218:	4618      	mov	r0, r3
  40121a:	4b2b      	ldr	r3, [pc, #172]	; (4012c8 <freertos_twi_master_init+0x170>)
  40121c:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
  40121e:	683b      	ldr	r3, [r7, #0]
  401220:	7b1b      	ldrb	r3, [r3, #12]
  401222:	2b03      	cmp	r3, #3
  401224:	d000      	beq.n	401228 <freertos_twi_master_init+0xd0>
					all_twi_definitions[twi_index].peripheral_base_address);
			break;

		default:
			/* No other modes are currently supported. */
			break;
  401226:	e008      	b.n	40123a <freertos_twi_master_init+0xe2>

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
					all_twi_definitions[twi_index].peripheral_base_address);
  401228:	4a1c      	ldr	r2, [pc, #112]	; (40129c <freertos_twi_master_init+0x144>)
  40122a:	693b      	ldr	r3, [r7, #16]
  40122c:	011b      	lsls	r3, r3, #4
  40122e:	4413      	add	r3, r2
  401230:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
  401232:	4618      	mov	r0, r3
  401234:	4b25      	ldr	r3, [pc, #148]	; (4012cc <freertos_twi_master_init+0x174>)
  401236:	4798      	blx	r3
					all_twi_definitions[twi_index].peripheral_base_address);
			break;
  401238:	bf00      	nop
		}

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is half duplex so only a single access
		mutex is required. */
		create_peripheral_control_semaphores(
  40123a:	683b      	ldr	r3, [r7, #0]
  40123c:	7b59      	ldrb	r1, [r3, #13]
  40123e:	693b      	ldr	r3, [r7, #16]
  401240:	00da      	lsls	r2, r3, #3
  401242:	4b19      	ldr	r3, [pc, #100]	; (4012a8 <freertos_twi_master_init+0x150>)
  401244:	441a      	add	r2, r3
  401246:	693b      	ldr	r3, [r7, #16]
  401248:	00d8      	lsls	r0, r3, #3
  40124a:	4b1b      	ldr	r3, [pc, #108]	; (4012b8 <freertos_twi_master_init+0x160>)
  40124c:	4403      	add	r3, r0
  40124e:	4608      	mov	r0, r1
  401250:	4611      	mov	r1, r2
  401252:	461a      	mov	r2, r3
  401254:	4b1e      	ldr	r3, [pc, #120]	; (4012d0 <freertos_twi_master_init+0x178>)
  401256:	4798      	blx	r3
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  401258:	4a10      	ldr	r2, [pc, #64]	; (40129c <freertos_twi_master_init+0x144>)
  40125a:	693b      	ldr	r3, [r7, #16]
  40125c:	011b      	lsls	r3, r3, #4
  40125e:	4413      	add	r3, r2
  401260:	681b      	ldr	r3, [r3, #0]
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
  401262:	4618      	mov	r0, r3
  401264:	f44f 7150 	mov.w	r1, #832	; 0x340
  401268:	4b1a      	ldr	r3, [pc, #104]	; (4012d4 <freertos_twi_master_init+0x17c>)
  40126a:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Configure and enable the TWI interrupt in the interrupt controller. */
		configure_interrupt_controller(
  40126c:	4a0b      	ldr	r2, [pc, #44]	; (40129c <freertos_twi_master_init+0x144>)
  40126e:	693b      	ldr	r3, [r7, #16]
  401270:	011b      	lsls	r3, r3, #4
  401272:	4413      	add	r3, r2
  401274:	3308      	adds	r3, #8
  401276:	791a      	ldrb	r2, [r3, #4]
  401278:	683b      	ldr	r3, [r7, #0]
  40127a:	689b      	ldr	r3, [r3, #8]
  40127c:	b252      	sxtb	r2, r2
  40127e:	4610      	mov	r0, r2
  401280:	4619      	mov	r1, r3
  401282:	4b15      	ldr	r3, [pc, #84]	; (4012d8 <freertos_twi_master_init+0x180>)
  401284:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		return_value = (freertos_twi_if) p_twi;
  401286:	687b      	ldr	r3, [r7, #4]
  401288:	617b      	str	r3, [r7, #20]
  40128a:	e001      	b.n	401290 <freertos_twi_master_init+0x138>
	} else {
		return_value = NULL;
  40128c:	2300      	movs	r3, #0
  40128e:	617b      	str	r3, [r7, #20]
	}

	return return_value;
  401290:	697b      	ldr	r3, [r7, #20]
}
  401292:	4618      	mov	r0, r3
  401294:	3718      	adds	r7, #24
  401296:	46bd      	mov	sp, r7
  401298:	bd80      	pop	{r7, pc}
  40129a:	bf00      	nop
  40129c:	0040e2e0 	.word	0x0040e2e0
  4012a0:	00400e11 	.word	0x00400e11
  4012a4:	00400e51 	.word	0x00400e51
  4012a8:	200009f4 	.word	0x200009f4
  4012ac:	0040e2d8 	.word	0x0040e2d8
  4012b0:	00408419 	.word	0x00408419
  4012b4:	00404b51 	.word	0x00404b51
  4012b8:	200009fc 	.word	0x200009fc
  4012bc:	00403bf9 	.word	0x00403bf9
  4012c0:	004032a1 	.word	0x004032a1
  4012c4:	00404099 	.word	0x00404099
  4012c8:	00404105 	.word	0x00404105
  4012cc:	00403fe9 	.word	0x00403fe9
  4012d0:	00400e99 	.word	0x00400e99
  4012d4:	0040407d 	.word	0x0040407d
  4012d8:	00400fa1 	.word	0x00400fa1

004012dc <freertos_twi_write_packet_async>:
 *     the PDC was successfully configured to perform the TWI write operation.
 */
status_code_t freertos_twi_write_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  4012dc:	b590      	push	{r4, r7, lr}
  4012de:	b08d      	sub	sp, #52	; 0x34
  4012e0:	af02      	add	r7, sp, #8
  4012e2:	60f8      	str	r0, [r7, #12]
  4012e4:	60b9      	str	r1, [r7, #8]
  4012e6:	607a      	str	r2, [r7, #4]
  4012e8:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  4012ea:	2300      	movs	r3, #0
  4012ec:	623b      	str	r3, [r7, #32]

	twi_base = (Twi *) p_twi;
  4012ee:	68fb      	ldr	r3, [r7, #12]
  4012f0:	61bb      	str	r3, [r7, #24]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  4012f2:	4881      	ldr	r0, [pc, #516]	; (4014f8 <freertos_twi_write_packet_async+0x21c>)
  4012f4:	2101      	movs	r1, #1
  4012f6:	69ba      	ldr	r2, [r7, #24]
  4012f8:	4b80      	ldr	r3, [pc, #512]	; (4014fc <freertos_twi_write_packet_async+0x220>)
  4012fa:	4798      	blx	r3
  4012fc:	6178      	str	r0, [r7, #20]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  4012fe:	697b      	ldr	r3, [r7, #20]
  401300:	2b00      	cmp	r3, #0
  401302:	f300 80ef 	bgt.w	4014e4 <freertos_twi_write_packet_async+0x208>
  401306:	68bb      	ldr	r3, [r7, #8]
  401308:	68db      	ldr	r3, [r3, #12]
  40130a:	2b00      	cmp	r3, #0
  40130c:	f000 80ea 	beq.w	4014e4 <freertos_twi_write_packet_async+0x208>
		return_value = freertos_obtain_peripheral_access_mutex(
  401310:	697b      	ldr	r3, [r7, #20]
  401312:	00da      	lsls	r2, r3, #3
  401314:	4b7a      	ldr	r3, [pc, #488]	; (401500 <freertos_twi_write_packet_async+0x224>)
  401316:	441a      	add	r2, r3
  401318:	1d3b      	adds	r3, r7, #4
  40131a:	4610      	mov	r0, r2
  40131c:	4619      	mov	r1, r3
  40131e:	4b79      	ldr	r3, [pc, #484]	; (401504 <freertos_twi_write_packet_async+0x228>)
  401320:	4798      	blx	r3
  401322:	4603      	mov	r3, r0
  401324:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  401328:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
  40132c:	2b00      	cmp	r3, #0
  40132e:	f040 80d8 	bne.w	4014e2 <freertos_twi_write_packet_async+0x206>
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
  401332:	69bb      	ldr	r3, [r7, #24]
  401334:	2200      	movs	r2, #0
  401336:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  401338:	68bb      	ldr	r3, [r7, #8]
  40133a:	7c1b      	ldrb	r3, [r3, #16]
  40133c:	041b      	lsls	r3, r3, #16
  40133e:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  401342:	68bb      	ldr	r3, [r7, #8]
  401344:	685b      	ldr	r3, [r3, #4]
  401346:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  401348:	f403 7340 	and.w	r3, r3, #768	; 0x300
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  40134c:	431a      	orrs	r2, r3
  40134e:	69bb      	ldr	r3, [r7, #24]
  401350:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length > 0) {
  401352:	68bb      	ldr	r3, [r7, #8]
  401354:	685b      	ldr	r3, [r3, #4]
  401356:	2b00      	cmp	r3, #0
  401358:	d01a      	beq.n	401390 <freertos_twi_write_packet_async+0xb4>
				internal_address = p_packet->addr[0];
  40135a:	68bb      	ldr	r3, [r7, #8]
  40135c:	781b      	ldrb	r3, [r3, #0]
  40135e:	623b      	str	r3, [r7, #32]
				if (p_packet->addr_length > 1) {
  401360:	68bb      	ldr	r3, [r7, #8]
  401362:	685b      	ldr	r3, [r3, #4]
  401364:	2b01      	cmp	r3, #1
  401366:	d907      	bls.n	401378 <freertos_twi_write_packet_async+0x9c>
					internal_address <<= 8;
  401368:	6a3b      	ldr	r3, [r7, #32]
  40136a:	021b      	lsls	r3, r3, #8
  40136c:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[1];
  40136e:	68bb      	ldr	r3, [r7, #8]
  401370:	785b      	ldrb	r3, [r3, #1]
  401372:	6a3a      	ldr	r2, [r7, #32]
  401374:	4313      	orrs	r3, r2
  401376:	623b      	str	r3, [r7, #32]
				}

				if (p_packet->addr_length > 2) {
  401378:	68bb      	ldr	r3, [r7, #8]
  40137a:	685b      	ldr	r3, [r3, #4]
  40137c:	2b02      	cmp	r3, #2
  40137e:	d907      	bls.n	401390 <freertos_twi_write_packet_async+0xb4>
					internal_address <<= 8;
  401380:	6a3b      	ldr	r3, [r7, #32]
  401382:	021b      	lsls	r3, r3, #8
  401384:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[2];
  401386:	68bb      	ldr	r3, [r7, #8]
  401388:	789b      	ldrb	r3, [r3, #2]
  40138a:	6a3a      	ldr	r2, [r7, #32]
  40138c:	4313      	orrs	r3, r2
  40138e:	623b      	str	r3, [r7, #32]
				}
			}
			twi_base->TWI_IADR = internal_address;
  401390:	69bb      	ldr	r3, [r7, #24]
  401392:	6a3a      	ldr	r2, [r7, #32]
  401394:	60da      	str	r2, [r3, #12]

			if (p_packet->length == 1) {
  401396:	68bb      	ldr	r3, [r7, #8]
  401398:	68db      	ldr	r3, [r3, #12]
  40139a:	2b01      	cmp	r3, #1
  40139c:	d16d      	bne.n	40147a <freertos_twi_write_packet_async+0x19e>
				uint32_t status;
				uint32_t timeout_counter = 0;
  40139e:	2300      	movs	r3, #0
  4013a0:	61fb      	str	r3, [r7, #28]
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  4013a2:	4a55      	ldr	r2, [pc, #340]	; (4014f8 <freertos_twi_write_packet_async+0x21c>)
  4013a4:	697b      	ldr	r3, [r7, #20]
  4013a6:	011b      	lsls	r3, r3, #4
  4013a8:	4413      	add	r3, r2
  4013aa:	681b      	ldr	r3, [r3, #0]

			if (p_packet->length == 1) {
				uint32_t status;
				uint32_t timeout_counter = 0;
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  4013ac:	4618      	mov	r0, r3
  4013ae:	f44f 7150 	mov.w	r1, #832	; 0x340
  4013b2:	4b55      	ldr	r3, [pc, #340]	; (401508 <freertos_twi_write_packet_async+0x22c>)
  4013b4:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Send start condition */
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
  4013b6:	68bb      	ldr	r3, [r7, #8]
  4013b8:	689b      	ldr	r3, [r3, #8]
  4013ba:	781b      	ldrb	r3, [r3, #0]
  4013bc:	461a      	mov	r2, r3
  4013be:	69bb      	ldr	r3, [r7, #24]
  4013c0:	635a      	str	r2, [r3, #52]	; 0x34
				while (1) {
					status = twi_base->TWI_SR;
  4013c2:	69bb      	ldr	r3, [r7, #24]
  4013c4:	6a1b      	ldr	r3, [r3, #32]
  4013c6:	613b      	str	r3, [r7, #16]
					if (status & TWI_SR_NACK) {
  4013c8:	693b      	ldr	r3, [r7, #16]
  4013ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4013ce:	2b00      	cmp	r3, #0
  4013d0:	d016      	beq.n	401400 <freertos_twi_write_packet_async+0x124>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  4013d2:	4a49      	ldr	r2, [pc, #292]	; (4014f8 <freertos_twi_write_packet_async+0x21c>)
  4013d4:	697b      	ldr	r3, [r7, #20]
  4013d6:	011b      	lsls	r3, r3, #4
  4013d8:	4413      	add	r3, r2
  4013da:	681b      	ldr	r3, [r3, #0]
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
				while (1) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  4013dc:	4618      	mov	r0, r3
  4013de:	f44f 7150 	mov.w	r1, #832	; 0x340
  4013e2:	4b4a      	ldr	r3, [pc, #296]	; (40150c <freertos_twi_write_packet_async+0x230>)
  4013e4:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  4013e6:	4a46      	ldr	r2, [pc, #280]	; (401500 <freertos_twi_write_packet_async+0x224>)
  4013e8:	697b      	ldr	r3, [r7, #20]
  4013ea:	00db      	lsls	r3, r3, #3
  4013ec:	4413      	add	r3, r2
  4013ee:	685b      	ldr	r3, [r3, #4]
  4013f0:	4618      	mov	r0, r3
  4013f2:	2100      	movs	r1, #0
  4013f4:	2200      	movs	r2, #0
  4013f6:	2300      	movs	r3, #0
  4013f8:	4c45      	ldr	r4, [pc, #276]	; (401510 <freertos_twi_write_packet_async+0x234>)
  4013fa:	47a0      	blx	r4
						return ERR_BUSY;
  4013fc:	23f6      	movs	r3, #246	; 0xf6
  4013fe:	e076      	b.n	4014ee <freertos_twi_write_packet_async+0x212>
					}
					if (status & TWI_SR_TXRDY) {
  401400:	693b      	ldr	r3, [r7, #16]
  401402:	f003 0304 	and.w	r3, r3, #4
  401406:	2b00      	cmp	r3, #0
  401408:	d000      	beq.n	40140c <freertos_twi_write_packet_async+0x130>
						break;
  40140a:	e00b      	b.n	401424 <freertos_twi_write_packet_async+0x148>
					}
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40140c:	69fb      	ldr	r3, [r7, #28]
  40140e:	3301      	adds	r3, #1
  401410:	61fb      	str	r3, [r7, #28]
  401412:	69fb      	ldr	r3, [r7, #28]
  401414:	f1b3 3fff 	cmp.w	r3, #4294967295
  401418:	d103      	bne.n	401422 <freertos_twi_write_packet_async+0x146>
						return_value = ERR_TIMEOUT;
  40141a:	23fd      	movs	r3, #253	; 0xfd
  40141c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  401420:	e000      	b.n	401424 <freertos_twi_write_packet_async+0x148>
					}
				}
  401422:	e7ce      	b.n	4013c2 <freertos_twi_write_packet_async+0xe6>
				twi_base->TWI_CR = TWI_CR_STOP;
  401424:	69bb      	ldr	r3, [r7, #24]
  401426:	2202      	movs	r2, #2
  401428:	601a      	str	r2, [r3, #0]
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  40142a:	e00a      	b.n	401442 <freertos_twi_write_packet_async+0x166>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40142c:	69fb      	ldr	r3, [r7, #28]
  40142e:	3301      	adds	r3, #1
  401430:	61fb      	str	r3, [r7, #28]
  401432:	69fb      	ldr	r3, [r7, #28]
  401434:	f1b3 3fff 	cmp.w	r3, #4294967295
  401438:	d103      	bne.n	401442 <freertos_twi_write_packet_async+0x166>
						return_value = ERR_TIMEOUT;
  40143a:	23fd      	movs	r3, #253	; 0xfd
  40143c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  401440:	e005      	b.n	40144e <freertos_twi_write_packet_async+0x172>
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  401442:	69bb      	ldr	r3, [r7, #24]
  401444:	6a1b      	ldr	r3, [r3, #32]
  401446:	f003 0301 	and.w	r3, r3, #1
  40144a:	2b00      	cmp	r3, #0
  40144c:	d0ee      	beq.n	40142c <freertos_twi_write_packet_async+0x150>
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  40144e:	4a2a      	ldr	r2, [pc, #168]	; (4014f8 <freertos_twi_write_packet_async+0x21c>)
  401450:	697b      	ldr	r3, [r7, #20]
  401452:	011b      	lsls	r3, r3, #4
  401454:	4413      	add	r3, r2
  401456:	681b      	ldr	r3, [r3, #0]
						break;
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
  401458:	4618      	mov	r0, r3
  40145a:	f44f 7150 	mov.w	r1, #832	; 0x340
  40145e:	4b2b      	ldr	r3, [pc, #172]	; (40150c <freertos_twi_write_packet_async+0x230>)
  401460:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  401462:	4a27      	ldr	r2, [pc, #156]	; (401500 <freertos_twi_write_packet_async+0x224>)
  401464:	697b      	ldr	r3, [r7, #20]
  401466:	00db      	lsls	r3, r3, #3
  401468:	4413      	add	r3, r2
  40146a:	685b      	ldr	r3, [r3, #4]
  40146c:	4618      	mov	r0, r3
  40146e:	2100      	movs	r1, #0
  401470:	2200      	movs	r2, #0
  401472:	2300      	movs	r3, #0
  401474:	4c26      	ldr	r4, [pc, #152]	; (401510 <freertos_twi_write_packet_async+0x234>)
  401476:	47a0      	blx	r4
  401478:	e033      	b.n	4014e2 <freertos_twi_write_packet_async+0x206>
			} else {

				twis[twi_index].buffer = p_packet->buffer;
  40147a:	68bb      	ldr	r3, [r7, #8]
  40147c:	6899      	ldr	r1, [r3, #8]
  40147e:	4b25      	ldr	r3, [pc, #148]	; (401514 <freertos_twi_write_packet_async+0x238>)
  401480:	697a      	ldr	r2, [r7, #20]
  401482:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  401486:	68bb      	ldr	r3, [r7, #8]
  401488:	68da      	ldr	r2, [r3, #12]
  40148a:	4922      	ldr	r1, [pc, #136]	; (401514 <freertos_twi_write_packet_async+0x238>)
  40148c:	697b      	ldr	r3, [r7, #20]
  40148e:	00db      	lsls	r3, r3, #3
  401490:	440b      	add	r3, r1
  401492:	605a      	str	r2, [r3, #4]

				freertos_start_pdc_tx(&(tx_dma_control[twi_index]),
  401494:	697b      	ldr	r3, [r7, #20]
  401496:	00da      	lsls	r2, r3, #3
  401498:	4b19      	ldr	r3, [pc, #100]	; (401500 <freertos_twi_write_packet_async+0x224>)
  40149a:	18d0      	adds	r0, r2, r3
  40149c:	68bb      	ldr	r3, [r7, #8]
  40149e:	6899      	ldr	r1, [r3, #8]
  4014a0:	68bb      	ldr	r3, [r7, #8]
  4014a2:	68db      	ldr	r3, [r3, #12]
  4014a4:	1e5a      	subs	r2, r3, #1
  4014a6:	4c14      	ldr	r4, [pc, #80]	; (4014f8 <freertos_twi_write_packet_async+0x21c>)
  4014a8:	697b      	ldr	r3, [r7, #20]
  4014aa:	011b      	lsls	r3, r3, #4
  4014ac:	4423      	add	r3, r4
  4014ae:	685b      	ldr	r3, [r3, #4]
  4014b0:	683c      	ldr	r4, [r7, #0]
  4014b2:	9400      	str	r4, [sp, #0]
  4014b4:	2401      	movs	r4, #1
  4014b6:	9401      	str	r4, [sp, #4]
  4014b8:	4c17      	ldr	r4, [pc, #92]	; (401518 <freertos_twi_write_packet_async+0x23c>)
  4014ba:	47a0      	blx	r4
				/* Catch the end of transmission so the access mutex can be
				returned, and the task notified (if it supplied a notification
				semaphore).  The interrupt can be enabled here because the ENDTX
				signal from the PDC to the peripheral will have been de-asserted when
				the next transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDTX);
  4014bc:	69b8      	ldr	r0, [r7, #24]
  4014be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4014c2:	4b12      	ldr	r3, [pc, #72]	; (40150c <freertos_twi_write_packet_async+0x230>)
  4014c4:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  4014c6:	697b      	ldr	r3, [r7, #20]
  4014c8:	00da      	lsls	r2, r3, #3
  4014ca:	4b0d      	ldr	r3, [pc, #52]	; (401500 <freertos_twi_write_packet_async+0x224>)
  4014cc:	441a      	add	r2, r3
  4014ce:	687b      	ldr	r3, [r7, #4]
  4014d0:	4610      	mov	r0, r2
  4014d2:	6839      	ldr	r1, [r7, #0]
  4014d4:	461a      	mov	r2, r3
  4014d6:	4b11      	ldr	r3, [pc, #68]	; (40151c <freertos_twi_write_packet_async+0x240>)
  4014d8:	4798      	blx	r3
  4014da:	4603      	mov	r3, r0
  4014dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  4014e0:	e003      	b.n	4014ea <freertos_twi_write_packet_async+0x20e>
  4014e2:	e002      	b.n	4014ea <freertos_twi_write_packet_async+0x20e>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  4014e4:	23f8      	movs	r3, #248	; 0xf8
  4014e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return return_value;
  4014ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  4014ee:	b25b      	sxtb	r3, r3
}
  4014f0:	4618      	mov	r0, r3
  4014f2:	372c      	adds	r7, #44	; 0x2c
  4014f4:	46bd      	mov	sp, r7
  4014f6:	bd90      	pop	{r4, r7, pc}
  4014f8:	0040e2e0 	.word	0x0040e2e0
  4014fc:	00400e11 	.word	0x00400e11
  401500:	200009f4 	.word	0x200009f4
  401504:	00401001 	.word	0x00401001
  401508:	00404099 	.word	0x00404099
  40150c:	0040407d 	.word	0x0040407d
  401510:	00405101 	.word	0x00405101
  401514:	20000a04 	.word	0x20000a04
  401518:	00401071 	.word	0x00401071
  40151c:	00401111 	.word	0x00401111

00401520 <freertos_twi_read_packet_async>:
 *     the PDC was successfully configured to perform the TWI read operation.
 */
status_code_t freertos_twi_read_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  401520:	b590      	push	{r4, r7, lr}
  401522:	b091      	sub	sp, #68	; 0x44
  401524:	af02      	add	r7, sp, #8
  401526:	60f8      	str	r0, [r7, #12]
  401528:	60b9      	str	r1, [r7, #8]
  40152a:	607a      	str	r2, [r7, #4]
  40152c:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  40152e:	2300      	movs	r3, #0
  401530:	633b      	str	r3, [r7, #48]	; 0x30

	twi_base = (Twi *) p_twi;
  401532:	68fb      	ldr	r3, [r7, #12]
  401534:	61fb      	str	r3, [r7, #28]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  401536:	489b      	ldr	r0, [pc, #620]	; (4017a4 <freertos_twi_read_packet_async+0x284>)
  401538:	2101      	movs	r1, #1
  40153a:	69fa      	ldr	r2, [r7, #28]
  40153c:	4b9a      	ldr	r3, [pc, #616]	; (4017a8 <freertos_twi_read_packet_async+0x288>)
  40153e:	4798      	blx	r3
  401540:	61b8      	str	r0, [r7, #24]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  401542:	69bb      	ldr	r3, [r7, #24]
  401544:	2b00      	cmp	r3, #0
  401546:	f300 8123 	bgt.w	401790 <freertos_twi_read_packet_async+0x270>
  40154a:	68bb      	ldr	r3, [r7, #8]
  40154c:	68db      	ldr	r3, [r3, #12]
  40154e:	2b00      	cmp	r3, #0
  401550:	f000 811e 	beq.w	401790 <freertos_twi_read_packet_async+0x270>
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
  401554:	69bb      	ldr	r3, [r7, #24]
  401556:	00da      	lsls	r2, r3, #3
  401558:	4b94      	ldr	r3, [pc, #592]	; (4017ac <freertos_twi_read_packet_async+0x28c>)
  40155a:	441a      	add	r2, r3
  40155c:	1d3b      	adds	r3, r7, #4
  40155e:	4610      	mov	r0, r2
  401560:	4619      	mov	r1, r3
  401562:	4b93      	ldr	r3, [pc, #588]	; (4017b0 <freertos_twi_read_packet_async+0x290>)
  401564:	4798      	blx	r3
  401566:	4603      	mov	r3, r0
  401568:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  40156c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
  401570:	2b00      	cmp	r3, #0
  401572:	f040 810c 	bne.w	40178e <freertos_twi_read_packet_async+0x26e>
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);
  401576:	69f8      	ldr	r0, [r7, #28]
  401578:	4b8e      	ldr	r3, [pc, #568]	; (4017b4 <freertos_twi_read_packet_async+0x294>)
  40157a:	4798      	blx	r3

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
  40157c:	69fb      	ldr	r3, [r7, #28]
  40157e:	2200      	movs	r2, #0
  401580:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  401582:	68bb      	ldr	r3, [r7, #8]
  401584:	7c1b      	ldrb	r3, [r3, #16]
  401586:	041b      	lsls	r3, r3, #16
					p_packet->chip) |
  401588:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  40158c:	68bb      	ldr	r3, [r7, #8]
  40158e:	685b      	ldr	r3, [r3, #4]
  401590:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  401592:	f403 7340 	and.w	r3, r3, #768	; 0x300
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
					p_packet->chip) |
  401596:	4313      	orrs	r3, r2
  401598:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  40159c:	69fb      	ldr	r3, [r7, #28]
  40159e:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length) {
  4015a0:	68bb      	ldr	r3, [r7, #8]
  4015a2:	685b      	ldr	r3, [r3, #4]
  4015a4:	2b00      	cmp	r3, #0
  4015a6:	d01a      	beq.n	4015de <freertos_twi_read_packet_async+0xbe>
				internal_address = p_packet->addr [0];
  4015a8:	68bb      	ldr	r3, [r7, #8]
  4015aa:	781b      	ldrb	r3, [r3, #0]
  4015ac:	633b      	str	r3, [r7, #48]	; 0x30
				if (p_packet->addr_length > 1) {
  4015ae:	68bb      	ldr	r3, [r7, #8]
  4015b0:	685b      	ldr	r3, [r3, #4]
  4015b2:	2b01      	cmp	r3, #1
  4015b4:	d907      	bls.n	4015c6 <freertos_twi_read_packet_async+0xa6>
					internal_address <<= 8;
  4015b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4015b8:	021b      	lsls	r3, r3, #8
  4015ba:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[1];
  4015bc:	68bb      	ldr	r3, [r7, #8]
  4015be:	785b      	ldrb	r3, [r3, #1]
  4015c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  4015c2:	4313      	orrs	r3, r2
  4015c4:	633b      	str	r3, [r7, #48]	; 0x30
				}

				if (p_packet->addr_length > 2) {
  4015c6:	68bb      	ldr	r3, [r7, #8]
  4015c8:	685b      	ldr	r3, [r3, #4]
  4015ca:	2b02      	cmp	r3, #2
  4015cc:	d907      	bls.n	4015de <freertos_twi_read_packet_async+0xbe>
					internal_address <<= 8;
  4015ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4015d0:	021b      	lsls	r3, r3, #8
  4015d2:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[2];
  4015d4:	68bb      	ldr	r3, [r7, #8]
  4015d6:	789b      	ldrb	r3, [r3, #2]
  4015d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  4015da:	4313      	orrs	r3, r2
  4015dc:	633b      	str	r3, [r7, #48]	; 0x30
				}
			}
			twi_base->TWI_IADR = internal_address;
  4015de:	69fb      	ldr	r3, [r7, #28]
  4015e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  4015e2:	60da      	str	r2, [r3, #12]

			if (p_packet->length <= 2) {
  4015e4:	68bb      	ldr	r3, [r7, #8]
  4015e6:	68db      	ldr	r3, [r3, #12]
  4015e8:	2b02      	cmp	r3, #2
  4015ea:	f200 8099 	bhi.w	401720 <freertos_twi_read_packet_async+0x200>
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  4015ee:	4a6d      	ldr	r2, [pc, #436]	; (4017a4 <freertos_twi_read_packet_async+0x284>)
  4015f0:	69bb      	ldr	r3, [r7, #24]
  4015f2:	011b      	lsls	r3, r3, #4
  4015f4:	4413      	add	r3, r2
  4015f6:	681b      	ldr	r3, [r3, #0]
			}
			twi_base->TWI_IADR = internal_address;

			if (p_packet->length <= 2) {
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  4015f8:	4618      	mov	r0, r3
  4015fa:	f44f 7150 	mov.w	r1, #832	; 0x340
  4015fe:	4b6e      	ldr	r3, [pc, #440]	; (4017b8 <freertos_twi_read_packet_async+0x298>)
  401600:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);

				/* Cannot use PDC transfer, use normal transfer */
				uint8_t stop_sent = 0;
  401602:	2300      	movs	r3, #0
  401604:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				uint32_t cnt = p_packet->length;
  401608:	68bb      	ldr	r3, [r7, #8]
  40160a:	68db      	ldr	r3, [r3, #12]
  40160c:	62bb      	str	r3, [r7, #40]	; 0x28
				uint32_t status;
				uint8_t *buffer = p_packet->buffer;
  40160e:	68bb      	ldr	r3, [r7, #8]
  401610:	689b      	ldr	r3, [r3, #8]
  401612:	627b      	str	r3, [r7, #36]	; 0x24
				uint32_t timeout_counter = 0;
  401614:	2300      	movs	r3, #0
  401616:	623b      	str	r3, [r7, #32]

				/* Start the transfer. */
				if (cnt == 1) {
  401618:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40161a:	2b01      	cmp	r3, #1
  40161c:	d106      	bne.n	40162c <freertos_twi_read_packet_async+0x10c>
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  40161e:	69fb      	ldr	r3, [r7, #28]
  401620:	2203      	movs	r2, #3
  401622:	601a      	str	r2, [r3, #0]
					stop_sent = 1;
  401624:	2301      	movs	r3, #1
  401626:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  40162a:	e04c      	b.n	4016c6 <freertos_twi_read_packet_async+0x1a6>
				/* Start the transfer. */
				if (cnt == 1) {
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
  40162c:	69fb      	ldr	r3, [r7, #28]
  40162e:	2201      	movs	r2, #1
  401630:	601a      	str	r2, [r3, #0]
				}

				while (cnt > 0) {
  401632:	e048      	b.n	4016c6 <freertos_twi_read_packet_async+0x1a6>
					status = twi_base->TWI_SR;
  401634:	69fb      	ldr	r3, [r7, #28]
  401636:	6a1b      	ldr	r3, [r3, #32]
  401638:	617b      	str	r3, [r7, #20]
					if (status & TWI_SR_NACK) {
  40163a:	697b      	ldr	r3, [r7, #20]
  40163c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401640:	2b00      	cmp	r3, #0
  401642:	d016      	beq.n	401672 <freertos_twi_read_packet_async+0x152>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  401644:	4a57      	ldr	r2, [pc, #348]	; (4017a4 <freertos_twi_read_packet_async+0x284>)
  401646:	69bb      	ldr	r3, [r7, #24]
  401648:	011b      	lsls	r3, r3, #4
  40164a:	4413      	add	r3, r2
  40164c:	681b      	ldr	r3, [r3, #0]

				while (cnt > 0) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  40164e:	4618      	mov	r0, r3
  401650:	f44f 7150 	mov.w	r1, #832	; 0x340
  401654:	4b59      	ldr	r3, [pc, #356]	; (4017bc <freertos_twi_read_packet_async+0x29c>)
  401656:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  401658:	4a54      	ldr	r2, [pc, #336]	; (4017ac <freertos_twi_read_packet_async+0x28c>)
  40165a:	69bb      	ldr	r3, [r7, #24]
  40165c:	00db      	lsls	r3, r3, #3
  40165e:	4413      	add	r3, r2
  401660:	685b      	ldr	r3, [r3, #4]
  401662:	4618      	mov	r0, r3
  401664:	2100      	movs	r1, #0
  401666:	2200      	movs	r2, #0
  401668:	2300      	movs	r3, #0
  40166a:	4c55      	ldr	r4, [pc, #340]	; (4017c0 <freertos_twi_read_packet_async+0x2a0>)
  40166c:	47a0      	blx	r4
						return ERR_BUSY;
  40166e:	23f6      	movs	r3, #246	; 0xf6
  401670:	e093      	b.n	40179a <freertos_twi_read_packet_async+0x27a>
					}
					/* Last byte ? */
					if (cnt == 1 && !stop_sent) {
  401672:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401674:	2b01      	cmp	r3, #1
  401676:	d109      	bne.n	40168c <freertos_twi_read_packet_async+0x16c>
  401678:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  40167c:	2b00      	cmp	r3, #0
  40167e:	d105      	bne.n	40168c <freertos_twi_read_packet_async+0x16c>
						twi_base->TWI_CR = TWI_CR_STOP;
  401680:	69fb      	ldr	r3, [r7, #28]
  401682:	2202      	movs	r2, #2
  401684:	601a      	str	r2, [r3, #0]
						stop_sent = 1;
  401686:	2301      	movs	r3, #1
  401688:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					}
					if (!(status & TWI_SR_RXRDY)) {
  40168c:	697b      	ldr	r3, [r7, #20]
  40168e:	f003 0302 	and.w	r3, r3, #2
  401692:	2b00      	cmp	r3, #0
  401694:	d10b      	bne.n	4016ae <freertos_twi_read_packet_async+0x18e>
						if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401696:	6a3b      	ldr	r3, [r7, #32]
  401698:	3301      	adds	r3, #1
  40169a:	623b      	str	r3, [r7, #32]
  40169c:	6a3b      	ldr	r3, [r7, #32]
  40169e:	f1b3 3fff 	cmp.w	r3, #4294967295
  4016a2:	d103      	bne.n	4016ac <freertos_twi_read_packet_async+0x18c>
							return_value = ERR_TIMEOUT;
  4016a4:	23fd      	movs	r3, #253	; 0xfd
  4016a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
							break;
  4016aa:	e00f      	b.n	4016cc <freertos_twi_read_packet_async+0x1ac>
						}
						continue;
  4016ac:	e00b      	b.n	4016c6 <freertos_twi_read_packet_async+0x1a6>
					}
					*buffer++ = twi_base->TWI_RHR;
  4016ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4016b0:	1c5a      	adds	r2, r3, #1
  4016b2:	627a      	str	r2, [r7, #36]	; 0x24
  4016b4:	69fa      	ldr	r2, [r7, #28]
  4016b6:	6b12      	ldr	r2, [r2, #48]	; 0x30
  4016b8:	b2d2      	uxtb	r2, r2
  4016ba:	701a      	strb	r2, [r3, #0]
					cnt--;
  4016bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4016be:	3b01      	subs	r3, #1
  4016c0:	62bb      	str	r3, [r7, #40]	; 0x28
					timeout_counter = 0;
  4016c2:	2300      	movs	r3, #0
  4016c4:	623b      	str	r3, [r7, #32]
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  4016c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4016c8:	2b00      	cmp	r3, #0
  4016ca:	d1b3      	bne.n	401634 <freertos_twi_read_packet_async+0x114>
					*buffer++ = twi_base->TWI_RHR;
					cnt--;
					timeout_counter = 0;
				}

				timeout_counter = 0;
  4016cc:	2300      	movs	r3, #0
  4016ce:	623b      	str	r3, [r7, #32]
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4016d0:	e00a      	b.n	4016e8 <freertos_twi_read_packet_async+0x1c8>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4016d2:	6a3b      	ldr	r3, [r7, #32]
  4016d4:	3301      	adds	r3, #1
  4016d6:	623b      	str	r3, [r7, #32]
  4016d8:	6a3b      	ldr	r3, [r7, #32]
  4016da:	f1b3 3fff 	cmp.w	r3, #4294967295
  4016de:	d103      	bne.n	4016e8 <freertos_twi_read_packet_async+0x1c8>
						return_value = ERR_TIMEOUT;
  4016e0:	23fd      	movs	r3, #253	; 0xfd
  4016e2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						break;
  4016e6:	e005      	b.n	4016f4 <freertos_twi_read_packet_async+0x1d4>
					timeout_counter = 0;
				}

				timeout_counter = 0;
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4016e8:	69fb      	ldr	r3, [r7, #28]
  4016ea:	6a1b      	ldr	r3, [r3, #32]
  4016ec:	f003 0301 	and.w	r3, r3, #1
  4016f0:	2b00      	cmp	r3, #0
  4016f2:	d0ee      	beq.n	4016d2 <freertos_twi_read_packet_async+0x1b2>
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  4016f4:	4a2b      	ldr	r2, [pc, #172]	; (4017a4 <freertos_twi_read_packet_async+0x284>)
  4016f6:	69bb      	ldr	r3, [r7, #24]
  4016f8:	011b      	lsls	r3, r3, #4
  4016fa:	4413      	add	r3, r2
  4016fc:	681b      	ldr	r3, [r3, #0]
						return_value = ERR_TIMEOUT;
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
  4016fe:	4618      	mov	r0, r3
  401700:	f44f 7150 	mov.w	r1, #832	; 0x340
  401704:	4b2d      	ldr	r3, [pc, #180]	; (4017bc <freertos_twi_read_packet_async+0x29c>)
  401706:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  401708:	4a28      	ldr	r2, [pc, #160]	; (4017ac <freertos_twi_read_packet_async+0x28c>)
  40170a:	69bb      	ldr	r3, [r7, #24]
  40170c:	00db      	lsls	r3, r3, #3
  40170e:	4413      	add	r3, r2
  401710:	685b      	ldr	r3, [r3, #4]
  401712:	4618      	mov	r0, r3
  401714:	2100      	movs	r1, #0
  401716:	2200      	movs	r2, #0
  401718:	2300      	movs	r3, #0
  40171a:	4c29      	ldr	r4, [pc, #164]	; (4017c0 <freertos_twi_read_packet_async+0x2a0>)
  40171c:	47a0      	blx	r4
  40171e:	e036      	b.n	40178e <freertos_twi_read_packet_async+0x26e>
			} else {
				/* Start the PDC reception. */
				twis[twi_index].buffer = p_packet->buffer;
  401720:	68bb      	ldr	r3, [r7, #8]
  401722:	6899      	ldr	r1, [r3, #8]
  401724:	4b27      	ldr	r3, [pc, #156]	; (4017c4 <freertos_twi_read_packet_async+0x2a4>)
  401726:	69ba      	ldr	r2, [r7, #24]
  401728:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  40172c:	68bb      	ldr	r3, [r7, #8]
  40172e:	68da      	ldr	r2, [r3, #12]
  401730:	4924      	ldr	r1, [pc, #144]	; (4017c4 <freertos_twi_read_packet_async+0x2a4>)
  401732:	69bb      	ldr	r3, [r7, #24]
  401734:	00db      	lsls	r3, r3, #3
  401736:	440b      	add	r3, r1
  401738:	605a      	str	r2, [r3, #4]
				freertos_start_pdc_rx(&(rx_dma_control[twi_index]),
  40173a:	69bb      	ldr	r3, [r7, #24]
  40173c:	00da      	lsls	r2, r3, #3
  40173e:	4b22      	ldr	r3, [pc, #136]	; (4017c8 <freertos_twi_read_packet_async+0x2a8>)
  401740:	18d0      	adds	r0, r2, r3
  401742:	68bb      	ldr	r3, [r7, #8]
  401744:	6899      	ldr	r1, [r3, #8]
  401746:	68bb      	ldr	r3, [r7, #8]
  401748:	68db      	ldr	r3, [r3, #12]
  40174a:	1e9a      	subs	r2, r3, #2
  40174c:	4c15      	ldr	r4, [pc, #84]	; (4017a4 <freertos_twi_read_packet_async+0x284>)
  40174e:	69bb      	ldr	r3, [r7, #24]
  401750:	011b      	lsls	r3, r3, #4
  401752:	4423      	add	r3, r4
  401754:	685b      	ldr	r3, [r3, #4]
  401756:	683c      	ldr	r4, [r7, #0]
  401758:	9400      	str	r4, [sp, #0]
  40175a:	2400      	movs	r4, #0
  40175c:	9401      	str	r4, [sp, #4]
  40175e:	4c1b      	ldr	r4, [pc, #108]	; (4017cc <freertos_twi_read_packet_async+0x2ac>)
  401760:	47a0      	blx	r4
						p_packet->buffer, (p_packet->length)-2,
						all_twi_definitions[twi_index].pdc_base_address,
						notification_semaphore);

				/* Start the transfer. */
				twi_base->TWI_CR = TWI_CR_START;
  401762:	69fb      	ldr	r3, [r7, #28]
  401764:	2201      	movs	r2, #1
  401766:	601a      	str	r2, [r3, #0]
				/* Catch the end of reception so the access mutex can be returned,
				and the task notified (if it supplied a notification semaphore).
				The interrupt can be enabled here because the ENDRX	signal from the
				PDC to the peripheral will have been de-asserted when the next
				transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDRX);
  401768:	69f8      	ldr	r0, [r7, #28]
  40176a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40176e:	4b13      	ldr	r3, [pc, #76]	; (4017bc <freertos_twi_read_packet_async+0x29c>)
  401770:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  401772:	69bb      	ldr	r3, [r7, #24]
  401774:	00da      	lsls	r2, r3, #3
  401776:	4b14      	ldr	r3, [pc, #80]	; (4017c8 <freertos_twi_read_packet_async+0x2a8>)
  401778:	441a      	add	r2, r3
  40177a:	687b      	ldr	r3, [r7, #4]
  40177c:	4610      	mov	r0, r2
  40177e:	6839      	ldr	r1, [r7, #0]
  401780:	461a      	mov	r2, r3
  401782:	4b13      	ldr	r3, [pc, #76]	; (4017d0 <freertos_twi_read_packet_async+0x2b0>)
  401784:	4798      	blx	r3
  401786:	4603      	mov	r3, r0
  401788:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  40178c:	e003      	b.n	401796 <freertos_twi_read_packet_async+0x276>
  40178e:	e002      	b.n	401796 <freertos_twi_read_packet_async+0x276>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  401790:	23f8      	movs	r3, #248	; 0xf8
  401792:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	}

	return return_value;
  401796:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  40179a:	b25b      	sxtb	r3, r3
}
  40179c:	4618      	mov	r0, r3
  40179e:	373c      	adds	r7, #60	; 0x3c
  4017a0:	46bd      	mov	sp, r7
  4017a2:	bd90      	pop	{r4, r7, pc}
  4017a4:	0040e2e0 	.word	0x0040e2e0
  4017a8:	00400e11 	.word	0x00400e11
  4017ac:	200009f4 	.word	0x200009f4
  4017b0:	00401001 	.word	0x00401001
  4017b4:	004040e9 	.word	0x004040e9
  4017b8:	00404099 	.word	0x00404099
  4017bc:	0040407d 	.word	0x0040407d
  4017c0:	00405101 	.word	0x00405101
  4017c4:	20000a04 	.word	0x20000a04
  4017c8:	200009fc 	.word	0x200009fc
  4017cc:	00401071 	.word	0x00401071
  4017d0:	00401111 	.word	0x00401111

004017d4 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  4017d4:	b590      	push	{r4, r7, lr}
  4017d6:	b08b      	sub	sp, #44	; 0x2c
  4017d8:	af00      	add	r7, sp, #0
  4017da:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  4017dc:	2300      	movs	r3, #0
  4017de:	60bb      	str	r3, [r7, #8]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  4017e0:	2300      	movs	r3, #0
  4017e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  4017e6:	4a81      	ldr	r2, [pc, #516]	; (4019ec <local_twi_handler+0x218>)
  4017e8:	687b      	ldr	r3, [r7, #4]
  4017ea:	011b      	lsls	r3, r3, #4
  4017ec:	4413      	add	r3, r2
  4017ee:	681b      	ldr	r3, [r3, #0]
  4017f0:	61bb      	str	r3, [r7, #24]

	twi_status = twi_get_interrupt_status(twi_port);
  4017f2:	69b8      	ldr	r0, [r7, #24]
  4017f4:	4b7e      	ldr	r3, [pc, #504]	; (4019f0 <local_twi_handler+0x21c>)
  4017f6:	4798      	blx	r3
  4017f8:	6178      	str	r0, [r7, #20]
	twi_status &= twi_get_interrupt_mask(twi_port);
  4017fa:	69b8      	ldr	r0, [r7, #24]
  4017fc:	4b7d      	ldr	r3, [pc, #500]	; (4019f4 <local_twi_handler+0x220>)
  4017fe:	4798      	blx	r3
  401800:	4603      	mov	r3, r0
  401802:	697a      	ldr	r2, [r7, #20]
  401804:	4013      	ands	r3, r2
  401806:	617b      	str	r3, [r7, #20]

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  401808:	697b      	ldr	r3, [r7, #20]
  40180a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  40180e:	2b00      	cmp	r3, #0
  401810:	d076      	beq.n	401900 <local_twi_handler+0x12c>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  401812:	4a76      	ldr	r2, [pc, #472]	; (4019ec <local_twi_handler+0x218>)
  401814:	687b      	ldr	r3, [r7, #4]
  401816:	011b      	lsls	r3, r3, #4
  401818:	4413      	add	r3, r2
  40181a:	685b      	ldr	r3, [r3, #4]
  40181c:	4618      	mov	r0, r3
  40181e:	f44f 7100 	mov.w	r1, #512	; 0x200
  401822:	4b75      	ldr	r3, [pc, #468]	; (4019f8 <local_twi_handler+0x224>)
  401824:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  401826:	69b8      	ldr	r0, [r7, #24]
  401828:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40182c:	4b73      	ldr	r3, [pc, #460]	; (4019fc <local_twi_handler+0x228>)
  40182e:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  401830:	2300      	movs	r3, #0
  401832:	623b      	str	r3, [r7, #32]

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  401834:	69bb      	ldr	r3, [r7, #24]
  401836:	6a1b      	ldr	r3, [r3, #32]
  401838:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXRDY) {
  40183a:	7cfb      	ldrb	r3, [r7, #19]
  40183c:	f003 0304 	and.w	r3, r3, #4
  401840:	2b00      	cmp	r3, #0
  401842:	d000      	beq.n	401846 <local_twi_handler+0x72>
				break;
  401844:	e00b      	b.n	40185e <local_twi_handler+0x8a>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401846:	6a3b      	ldr	r3, [r7, #32]
  401848:	3301      	adds	r3, #1
  40184a:	623b      	str	r3, [r7, #32]
  40184c:	6a3b      	ldr	r3, [r7, #32]
  40184e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401852:	d103      	bne.n	40185c <local_twi_handler+0x88>
				transfer_timeout = true;
  401854:	2301      	movs	r3, #1
  401856:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  40185a:	e000      	b.n	40185e <local_twi_handler+0x8a>
			}
		}
  40185c:	e7ea      	b.n	401834 <local_twi_handler+0x60>
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  40185e:	69bb      	ldr	r3, [r7, #24]
  401860:	2202      	movs	r2, #2
  401862:	601a      	str	r2, [r3, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  401864:	4b66      	ldr	r3, [pc, #408]	; (401a00 <local_twi_handler+0x22c>)
  401866:	687a      	ldr	r2, [r7, #4]
  401868:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  40186c:	4964      	ldr	r1, [pc, #400]	; (401a00 <local_twi_handler+0x22c>)
  40186e:	687b      	ldr	r3, [r7, #4]
  401870:	00db      	lsls	r3, r3, #3
  401872:	440b      	add	r3, r1
  401874:	685b      	ldr	r3, [r3, #4]
  401876:	3b01      	subs	r3, #1
  401878:	4413      	add	r3, r2
  40187a:	781b      	ldrb	r3, [r3, #0]
  40187c:	461a      	mov	r2, r3
  40187e:	69bb      	ldr	r3, [r7, #24]
  401880:	635a      	str	r2, [r3, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  401882:	69bb      	ldr	r3, [r7, #24]
  401884:	6a1b      	ldr	r3, [r3, #32]
  401886:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXCOMP) {
  401888:	7cfb      	ldrb	r3, [r7, #19]
  40188a:	f003 0301 	and.w	r3, r3, #1
  40188e:	2b00      	cmp	r3, #0
  401890:	d000      	beq.n	401894 <local_twi_handler+0xc0>
				break;
  401892:	e00b      	b.n	4018ac <local_twi_handler+0xd8>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401894:	6a3b      	ldr	r3, [r7, #32]
  401896:	3301      	adds	r3, #1
  401898:	623b      	str	r3, [r7, #32]
  40189a:	6a3b      	ldr	r3, [r7, #32]
  40189c:	f1b3 3fff 	cmp.w	r3, #4294967295
  4018a0:	d103      	bne.n	4018aa <local_twi_handler+0xd6>
				transfer_timeout = true;
  4018a2:	2301      	movs	r3, #1
  4018a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  4018a8:	e000      	b.n	4018ac <local_twi_handler+0xd8>
			}
		}
  4018aa:	e7ea      	b.n	401882 <local_twi_handler+0xae>
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4018ac:	4a55      	ldr	r2, [pc, #340]	; (401a04 <local_twi_handler+0x230>)
  4018ae:	687b      	ldr	r3, [r7, #4]
  4018b0:	00db      	lsls	r3, r3, #3
  4018b2:	4413      	add	r3, r2
  4018b4:	685b      	ldr	r3, [r3, #4]
  4018b6:	2b00      	cmp	r3, #0
  4018b8:	d00c      	beq.n	4018d4 <local_twi_handler+0x100>
			xSemaphoreGiveFromISR(
  4018ba:	4a52      	ldr	r2, [pc, #328]	; (401a04 <local_twi_handler+0x230>)
  4018bc:	687b      	ldr	r3, [r7, #4]
  4018be:	00db      	lsls	r3, r3, #3
  4018c0:	4413      	add	r3, r2
  4018c2:	685a      	ldr	r2, [r3, #4]
  4018c4:	f107 0308 	add.w	r3, r7, #8
  4018c8:	4610      	mov	r0, r2
  4018ca:	2100      	movs	r1, #0
  4018cc:	461a      	mov	r2, r3
  4018ce:	2300      	movs	r3, #0
  4018d0:	4c4d      	ldr	r4, [pc, #308]	; (401a08 <local_twi_handler+0x234>)
  4018d2:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  4018d4:	6a3b      	ldr	r3, [r7, #32]
  4018d6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4018da:	d011      	beq.n	401900 <local_twi_handler+0x12c>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  4018dc:	4b49      	ldr	r3, [pc, #292]	; (401a04 <local_twi_handler+0x230>)
  4018de:	687a      	ldr	r2, [r7, #4]
  4018e0:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  4018e4:	2b00      	cmp	r3, #0
  4018e6:	d00b      	beq.n	401900 <local_twi_handler+0x12c>
				xSemaphoreGiveFromISR(
  4018e8:	4b46      	ldr	r3, [pc, #280]	; (401a04 <local_twi_handler+0x230>)
  4018ea:	687a      	ldr	r2, [r7, #4]
  4018ec:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4018f0:	f107 0308 	add.w	r3, r7, #8
  4018f4:	4610      	mov	r0, r2
  4018f6:	2100      	movs	r1, #0
  4018f8:	461a      	mov	r2, r3
  4018fa:	2300      	movs	r3, #0
  4018fc:	4c42      	ldr	r4, [pc, #264]	; (401a08 <local_twi_handler+0x234>)
  4018fe:	47a0      	blx	r4
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  401900:	697b      	ldr	r3, [r7, #20]
  401902:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  401906:	2b00      	cmp	r3, #0
  401908:	f000 80aa 	beq.w	401a60 <local_twi_handler+0x28c>
		uint32_t timeout_counter = 0;
  40190c:	2300      	movs	r3, #0
  40190e:	61fb      	str	r3, [r7, #28]
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  401910:	4a36      	ldr	r2, [pc, #216]	; (4019ec <local_twi_handler+0x218>)
  401912:	687b      	ldr	r3, [r7, #4]
  401914:	011b      	lsls	r3, r3, #4
  401916:	4413      	add	r3, r2
  401918:	685b      	ldr	r3, [r3, #4]
  40191a:	4618      	mov	r0, r3
  40191c:	2102      	movs	r1, #2
  40191e:	4b36      	ldr	r3, [pc, #216]	; (4019f8 <local_twi_handler+0x224>)
  401920:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  401922:	69b8      	ldr	r0, [r7, #24]
  401924:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401928:	4b34      	ldr	r3, [pc, #208]	; (4019fc <local_twi_handler+0x228>)
  40192a:	4798      	blx	r3

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  40192c:	69bb      	ldr	r3, [r7, #24]
  40192e:	6a1b      	ldr	r3, [r3, #32]
  401930:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  401932:	68fb      	ldr	r3, [r7, #12]
  401934:	f003 0302 	and.w	r3, r3, #2
  401938:	2b00      	cmp	r3, #0
  40193a:	d000      	beq.n	40193e <local_twi_handler+0x16a>
				break;
  40193c:	e008      	b.n	401950 <local_twi_handler+0x17c>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40193e:	69fb      	ldr	r3, [r7, #28]
  401940:	3301      	adds	r3, #1
  401942:	61fb      	str	r3, [r7, #28]
  401944:	69fb      	ldr	r3, [r7, #28]
  401946:	f1b3 3fff 	cmp.w	r3, #4294967295
  40194a:	d100      	bne.n	40194e <local_twi_handler+0x17a>
				break;
  40194c:	e000      	b.n	401950 <local_twi_handler+0x17c>
			}
		}
  40194e:	e7ed      	b.n	40192c <local_twi_handler+0x158>
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  401950:	69bb      	ldr	r3, [r7, #24]
  401952:	2202      	movs	r2, #2
  401954:	601a      	str	r2, [r3, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  401956:	4b2a      	ldr	r3, [pc, #168]	; (401a00 <local_twi_handler+0x22c>)
  401958:	687a      	ldr	r2, [r7, #4]
  40195a:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  40195e:	4928      	ldr	r1, [pc, #160]	; (401a00 <local_twi_handler+0x22c>)
  401960:	687b      	ldr	r3, [r7, #4]
  401962:	00db      	lsls	r3, r3, #3
  401964:	440b      	add	r3, r1
  401966:	685b      	ldr	r3, [r3, #4]
  401968:	3b02      	subs	r3, #2
  40196a:	4413      	add	r3, r2
  40196c:	69ba      	ldr	r2, [r7, #24]
  40196e:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401970:	b2d2      	uxtb	r2, r2
  401972:	701a      	strb	r2, [r3, #0]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  401974:	69bb      	ldr	r3, [r7, #24]
  401976:	6a1b      	ldr	r3, [r3, #32]
  401978:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  40197a:	68fb      	ldr	r3, [r7, #12]
  40197c:	f003 0302 	and.w	r3, r3, #2
  401980:	2b00      	cmp	r3, #0
  401982:	d000      	beq.n	401986 <local_twi_handler+0x1b2>
				break;
  401984:	e008      	b.n	401998 <local_twi_handler+0x1c4>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401986:	69fb      	ldr	r3, [r7, #28]
  401988:	3301      	adds	r3, #1
  40198a:	61fb      	str	r3, [r7, #28]
  40198c:	69fb      	ldr	r3, [r7, #28]
  40198e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401992:	d100      	bne.n	401996 <local_twi_handler+0x1c2>
				break;
  401994:	e000      	b.n	401998 <local_twi_handler+0x1c4>
			}
		}
  401996:	e7ed      	b.n	401974 <local_twi_handler+0x1a0>

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  401998:	69fb      	ldr	r3, [r7, #28]
  40199a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40199e:	d035      	beq.n	401a0c <local_twi_handler+0x238>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  4019a0:	4b17      	ldr	r3, [pc, #92]	; (401a00 <local_twi_handler+0x22c>)
  4019a2:	687a      	ldr	r2, [r7, #4]
  4019a4:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4019a8:	4915      	ldr	r1, [pc, #84]	; (401a00 <local_twi_handler+0x22c>)
  4019aa:	687b      	ldr	r3, [r7, #4]
  4019ac:	00db      	lsls	r3, r3, #3
  4019ae:	440b      	add	r3, r1
  4019b0:	685b      	ldr	r3, [r3, #4]
  4019b2:	3b01      	subs	r3, #1
  4019b4:	4413      	add	r3, r2
  4019b6:	69ba      	ldr	r2, [r7, #24]
  4019b8:	6b12      	ldr	r2, [r2, #48]	; 0x30
  4019ba:	b2d2      	uxtb	r2, r2
  4019bc:	701a      	strb	r2, [r3, #0]
			timeout_counter = 0;
  4019be:	2300      	movs	r3, #0
  4019c0:	61fb      	str	r3, [r7, #28]
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  4019c2:	69bb      	ldr	r3, [r7, #24]
  4019c4:	6a1b      	ldr	r3, [r3, #32]
  4019c6:	60fb      	str	r3, [r7, #12]
				if (status & TWI_SR_TXCOMP) {
  4019c8:	68fb      	ldr	r3, [r7, #12]
  4019ca:	f003 0301 	and.w	r3, r3, #1
  4019ce:	2b00      	cmp	r3, #0
  4019d0:	d000      	beq.n	4019d4 <local_twi_handler+0x200>
					break;
  4019d2:	e01b      	b.n	401a0c <local_twi_handler+0x238>
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4019d4:	69fb      	ldr	r3, [r7, #28]
  4019d6:	3301      	adds	r3, #1
  4019d8:	61fb      	str	r3, [r7, #28]
  4019da:	69fb      	ldr	r3, [r7, #28]
  4019dc:	f1b3 3fff 	cmp.w	r3, #4294967295
  4019e0:	d103      	bne.n	4019ea <local_twi_handler+0x216>
					transfer_timeout = true;
  4019e2:	2301      	movs	r3, #1
  4019e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
  4019e8:	e010      	b.n	401a0c <local_twi_handler+0x238>
				}
			}
  4019ea:	e7ea      	b.n	4019c2 <local_twi_handler+0x1ee>
  4019ec:	0040e2e0 	.word	0x0040e2e0
  4019f0:	004040b9 	.word	0x004040b9
  4019f4:	004040d1 	.word	0x004040d1
  4019f8:	004032a1 	.word	0x004032a1
  4019fc:	00404099 	.word	0x00404099
  401a00:	20000a04 	.word	0x20000a04
  401a04:	200009f4 	.word	0x200009f4
  401a08:	00405271 	.word	0x00405271
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  401a0c:	4a35      	ldr	r2, [pc, #212]	; (401ae4 <local_twi_handler+0x310>)
  401a0e:	687b      	ldr	r3, [r7, #4]
  401a10:	00db      	lsls	r3, r3, #3
  401a12:	4413      	add	r3, r2
  401a14:	685b      	ldr	r3, [r3, #4]
  401a16:	2b00      	cmp	r3, #0
  401a18:	d00c      	beq.n	401a34 <local_twi_handler+0x260>
			xSemaphoreGiveFromISR(
  401a1a:	4a32      	ldr	r2, [pc, #200]	; (401ae4 <local_twi_handler+0x310>)
  401a1c:	687b      	ldr	r3, [r7, #4]
  401a1e:	00db      	lsls	r3, r3, #3
  401a20:	4413      	add	r3, r2
  401a22:	685a      	ldr	r2, [r3, #4]
  401a24:	f107 0308 	add.w	r3, r7, #8
  401a28:	4610      	mov	r0, r2
  401a2a:	2100      	movs	r1, #0
  401a2c:	461a      	mov	r2, r3
  401a2e:	2300      	movs	r3, #0
  401a30:	4c2d      	ldr	r4, [pc, #180]	; (401ae8 <local_twi_handler+0x314>)
  401a32:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  401a34:	69fb      	ldr	r3, [r7, #28]
  401a36:	f1b3 3fff 	cmp.w	r3, #4294967295
  401a3a:	d011      	beq.n	401a60 <local_twi_handler+0x28c>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  401a3c:	4b2b      	ldr	r3, [pc, #172]	; (401aec <local_twi_handler+0x318>)
  401a3e:	687a      	ldr	r2, [r7, #4]
  401a40:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  401a44:	2b00      	cmp	r3, #0
  401a46:	d00b      	beq.n	401a60 <local_twi_handler+0x28c>
				xSemaphoreGiveFromISR(
  401a48:	4b28      	ldr	r3, [pc, #160]	; (401aec <local_twi_handler+0x318>)
  401a4a:	687a      	ldr	r2, [r7, #4]
  401a4c:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401a50:	f107 0308 	add.w	r3, r7, #8
  401a54:	4610      	mov	r0, r2
  401a56:	2100      	movs	r1, #0
  401a58:	461a      	mov	r2, r3
  401a5a:	2300      	movs	r3, #0
  401a5c:	4c22      	ldr	r4, [pc, #136]	; (401ae8 <local_twi_handler+0x314>)
  401a5e:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  401a60:	697b      	ldr	r3, [r7, #20]
  401a62:	f403 7350 	and.w	r3, r3, #832	; 0x340
  401a66:	2b00      	cmp	r3, #0
  401a68:	d103      	bne.n	401a72 <local_twi_handler+0x29e>
  401a6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  401a6e:	2b00      	cmp	r3, #0
  401a70:	d02f      	beq.n	401ad2 <local_twi_handler+0x2fe>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  401a72:	4a1f      	ldr	r2, [pc, #124]	; (401af0 <local_twi_handler+0x31c>)
  401a74:	687b      	ldr	r3, [r7, #4]
  401a76:	011b      	lsls	r3, r3, #4
  401a78:	4413      	add	r3, r2
  401a7a:	685b      	ldr	r3, [r3, #4]
  401a7c:	4618      	mov	r0, r3
  401a7e:	f240 2102 	movw	r1, #514	; 0x202
  401a82:	4b1c      	ldr	r3, [pc, #112]	; (401af4 <local_twi_handler+0x320>)
  401a84:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  401a86:	697b      	ldr	r3, [r7, #20]
  401a88:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401a8c:	2b00      	cmp	r3, #0
  401a8e:	d102      	bne.n	401a96 <local_twi_handler+0x2c2>
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  401a90:	69bb      	ldr	r3, [r7, #24]
  401a92:	2202      	movs	r2, #2
  401a94:	601a      	str	r2, [r3, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  401a96:	69b8      	ldr	r0, [r7, #24]
  401a98:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  401a9c:	4b16      	ldr	r3, [pc, #88]	; (401af8 <local_twi_handler+0x324>)
  401a9e:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  401aa0:	69b8      	ldr	r0, [r7, #24]
  401aa2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401aa6:	4b14      	ldr	r3, [pc, #80]	; (401af8 <local_twi_handler+0x324>)
  401aa8:	4798      	blx	r3

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  401aaa:	4a0e      	ldr	r2, [pc, #56]	; (401ae4 <local_twi_handler+0x310>)
  401aac:	687b      	ldr	r3, [r7, #4]
  401aae:	00db      	lsls	r3, r3, #3
  401ab0:	4413      	add	r3, r2
  401ab2:	685b      	ldr	r3, [r3, #4]
  401ab4:	2b00      	cmp	r3, #0
  401ab6:	d00c      	beq.n	401ad2 <local_twi_handler+0x2fe>
			xSemaphoreGiveFromISR(
  401ab8:	4a0a      	ldr	r2, [pc, #40]	; (401ae4 <local_twi_handler+0x310>)
  401aba:	687b      	ldr	r3, [r7, #4]
  401abc:	00db      	lsls	r3, r3, #3
  401abe:	4413      	add	r3, r2
  401ac0:	685a      	ldr	r2, [r3, #4]
  401ac2:	f107 0308 	add.w	r3, r7, #8
  401ac6:	4610      	mov	r0, r2
  401ac8:	2100      	movs	r1, #0
  401aca:	461a      	mov	r2, r3
  401acc:	2300      	movs	r3, #0
  401ace:	4c06      	ldr	r4, [pc, #24]	; (401ae8 <local_twi_handler+0x314>)
  401ad0:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  401ad2:	68bb      	ldr	r3, [r7, #8]
  401ad4:	2b00      	cmp	r3, #0
  401ad6:	d001      	beq.n	401adc <local_twi_handler+0x308>
  401ad8:	4b08      	ldr	r3, [pc, #32]	; (401afc <local_twi_handler+0x328>)
  401ada:	4798      	blx	r3
}
  401adc:	372c      	adds	r7, #44	; 0x2c
  401ade:	46bd      	mov	sp, r7
  401ae0:	bd90      	pop	{r4, r7, pc}
  401ae2:	bf00      	nop
  401ae4:	200009f4 	.word	0x200009f4
  401ae8:	00405271 	.word	0x00405271
  401aec:	200009fc 	.word	0x200009fc
  401af0:	0040e2e0 	.word	0x0040e2e0
  401af4:	004032a1 	.word	0x004032a1
  401af8:	00404099 	.word	0x00404099
  401afc:	00404af5 	.word	0x00404af5

00401b00 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  401b00:	b580      	push	{r7, lr}
  401b02:	af00      	add	r7, sp, #0
	local_twi_handler(0);
  401b04:	2000      	movs	r0, #0
  401b06:	4b01      	ldr	r3, [pc, #4]	; (401b0c <TWI0_Handler+0xc>)
  401b08:	4798      	blx	r3
}
  401b0a:	bd80      	pop	{r7, pc}
  401b0c:	004017d5 	.word	0x004017d5

00401b10 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  401b10:	b580      	push	{r7, lr}
  401b12:	af00      	add	r7, sp, #0
	local_twi_handler(1);
  401b14:	2001      	movs	r0, #1
  401b16:	4b01      	ldr	r3, [pc, #4]	; (401b1c <TWI1_Handler+0xc>)
  401b18:	4798      	blx	r3
}
  401b1a:	bd80      	pop	{r7, pc}
  401b1c:	004017d5 	.word	0x004017d5

00401b20 <freertos_uart_serial_init>:
 *     the initialisation fails then NULL is returned.
 */
freertos_uart_if freertos_uart_serial_init(Uart *p_uart,
		const sam_uart_opt_t *const uart_parameters,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  401b20:	b580      	push	{r7, lr}
  401b22:	b088      	sub	sp, #32
  401b24:	af00      	add	r7, sp, #0
  401b26:	60f8      	str	r0, [r7, #12]
  401b28:	60b9      	str	r1, [r7, #8]
  401b2a:	607a      	str	r2, [r7, #4]
	portBASE_TYPE uart_index;
	bool is_valid_operating_mode;
	freertos_uart_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {UART_RS232};
  401b2c:	2301      	movs	r3, #1
  401b2e:	753b      	strb	r3, [r7, #20]

	/* Find the index into the all_uart_definitions array that holds details of
	the p_uart peripheral. */
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  401b30:	489b      	ldr	r0, [pc, #620]	; (401da0 <freertos_uart_serial_init+0x280>)
  401b32:	2101      	movs	r1, #1
  401b34:	68fa      	ldr	r2, [r7, #12]
  401b36:	4b9b      	ldr	r3, [pc, #620]	; (401da4 <freertos_uart_serial_init+0x284>)
  401b38:	4798      	blx	r3
  401b3a:	61b8      	str	r0, [r7, #24]
			MAX_UARTS,
			(void *) p_uart);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  401b3c:	687b      	ldr	r3, [r7, #4]
  401b3e:	7b1a      	ldrb	r2, [r3, #12]
  401b40:	f107 0314 	add.w	r3, r7, #20
  401b44:	4610      	mov	r0, r2
  401b46:	4619      	mov	r1, r3
  401b48:	2201      	movs	r2, #1
  401b4a:	4b97      	ldr	r3, [pc, #604]	; (401da8 <freertos_uart_serial_init+0x288>)
  401b4c:	4798      	blx	r3
  401b4e:	4603      	mov	r3, r0
  401b50:	75fb      	strb	r3, [r7, #23]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_uart pointer was used, and a valid
	operating mode was requested. */
	if ((uart_index < MAX_UARTS) && (is_valid_operating_mode == true)) {
  401b52:	69bb      	ldr	r3, [r7, #24]
  401b54:	2b00      	cmp	r3, #0
  401b56:	f300 811b 	bgt.w	401d90 <freertos_uart_serial_init+0x270>
  401b5a:	7dfb      	ldrb	r3, [r7, #23]
  401b5c:	2b00      	cmp	r3, #0
  401b5e:	f000 8117 	beq.w	401d90 <freertos_uart_serial_init+0x270>
		/* This function must be called exactly once per supported UART.  Check it
		has not been called	before. */
		configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read == NULL);
  401b62:	4992      	ldr	r1, [pc, #584]	; (401dac <freertos_uart_serial_init+0x28c>)
  401b64:	69ba      	ldr	r2, [r7, #24]
  401b66:	4613      	mov	r3, r2
  401b68:	00db      	lsls	r3, r3, #3
  401b6a:	1a9b      	subs	r3, r3, r2
  401b6c:	009b      	lsls	r3, r3, #2
  401b6e:	440b      	add	r3, r1
  401b70:	3318      	adds	r3, #24
  401b72:	681b      	ldr	r3, [r3, #0]
  401b74:	2b00      	cmp	r3, #0
  401b76:	d003      	beq.n	401b80 <freertos_uart_serial_init+0x60>
  401b78:	4b8d      	ldr	r3, [pc, #564]	; (401db0 <freertos_uart_serial_init+0x290>)
  401b7a:	4798      	blx	r3
  401b7c:	bf00      	nop
  401b7e:	e7fd      	b.n	401b7c <freertos_uart_serial_init+0x5c>

		/* Disable everything before enabling the clock. */
		uart_disable_tx(p_uart);
  401b80:	68f8      	ldr	r0, [r7, #12]
  401b82:	4b8c      	ldr	r3, [pc, #560]	; (401db4 <freertos_uart_serial_init+0x294>)
  401b84:	4798      	blx	r3
		uart_disable_rx(p_uart);
  401b86:	68f8      	ldr	r0, [r7, #12]
  401b88:	4b8b      	ldr	r3, [pc, #556]	; (401db8 <freertos_uart_serial_init+0x298>)
  401b8a:	4798      	blx	r3
		pdc_disable_transfer(all_uart_definitions[uart_index].pdc_base_address,
  401b8c:	4a84      	ldr	r2, [pc, #528]	; (401da0 <freertos_uart_serial_init+0x280>)
  401b8e:	69bb      	ldr	r3, [r7, #24]
  401b90:	011b      	lsls	r3, r3, #4
  401b92:	4413      	add	r3, r2
  401b94:	685b      	ldr	r3, [r3, #4]
  401b96:	4618      	mov	r0, r3
  401b98:	f240 2102 	movw	r1, #514	; 0x202
  401b9c:	4b87      	ldr	r3, [pc, #540]	; (401dbc <freertos_uart_serial_init+0x29c>)
  401b9e:	4798      	blx	r3
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));

		/* Enable the peripheral clock in the PMC. */
		pmc_enable_periph_clk(
  401ba0:	4a7f      	ldr	r2, [pc, #508]	; (401da0 <freertos_uart_serial_init+0x280>)
  401ba2:	69bb      	ldr	r3, [r7, #24]
  401ba4:	011b      	lsls	r3, r3, #4
  401ba6:	4413      	add	r3, r2
  401ba8:	3308      	adds	r3, #8
  401baa:	681b      	ldr	r3, [r3, #0]
  401bac:	4618      	mov	r0, r3
  401bae:	4b84      	ldr	r3, [pc, #528]	; (401dc0 <freertos_uart_serial_init+0x2a0>)
  401bb0:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
  401bb2:	687b      	ldr	r3, [r7, #4]
  401bb4:	7b1b      	ldrb	r3, [r3, #12]
  401bb6:	2b01      	cmp	r3, #1
  401bb8:	d000      	beq.n	401bbc <freertos_uart_serial_init+0x9c>
			uart_init(p_uart, uart_parameters);
			break;

		default:
			/* Other modes are not currently supported. */
			break;
  401bba:	e004      	b.n	401bc6 <freertos_uart_serial_init+0xa6>
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
		case UART_RS232:
			/* Call the standard ASF init function. */
			uart_init(p_uart, uart_parameters);
  401bbc:	68f8      	ldr	r0, [r7, #12]
  401bbe:	68b9      	ldr	r1, [r7, #8]
  401bc0:	4b80      	ldr	r3, [pc, #512]	; (401dc4 <freertos_uart_serial_init+0x2a4>)
  401bc2:	4798      	blx	r3
			break;
  401bc4:	bf00      	nop
			/* Other modes are not currently supported. */
			break;
		}

		/* Disable all the interrupts. */
		uart_disable_interrupt(p_uart, MASK_ALL_INTERRUPTS);
  401bc6:	68f8      	ldr	r0, [r7, #12]
  401bc8:	f04f 31ff 	mov.w	r1, #4294967295
  401bcc:	4b7e      	ldr	r3, [pc, #504]	; (401dc8 <freertos_uart_serial_init+0x2a8>)
  401bce:	4798      	blx	r3

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is full duplex so only the Tx semaphores
		are created in the following function.  The the Rx semaphores are
		created	separately. */
		create_peripheral_control_semaphores(
  401bd0:	687b      	ldr	r3, [r7, #4]
  401bd2:	7b5a      	ldrb	r2, [r3, #13]
  401bd4:	69bb      	ldr	r3, [r7, #24]
  401bd6:	00d9      	lsls	r1, r3, #3
  401bd8:	4b7c      	ldr	r3, [pc, #496]	; (401dcc <freertos_uart_serial_init+0x2ac>)
  401bda:	440b      	add	r3, r1
  401bdc:	4610      	mov	r0, r2
  401bde:	4619      	mov	r1, r3
  401be0:	2200      	movs	r2, #0
  401be2:	4b7b      	ldr	r3, [pc, #492]	; (401dd0 <freertos_uart_serial_init+0x2b0>)
  401be4:	4798      	blx	r3
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[uart_index]),
				NULL /* The rx structures are not created in this function. */);

		/* Is the driver also going to receive? */
		if (freertos_driver_parameters->receive_buffer != NULL) {
  401be6:	687b      	ldr	r3, [r7, #4]
  401be8:	681b      	ldr	r3, [r3, #0]
  401bea:	2b00      	cmp	r3, #0
  401bec:	f000 80a7 	beq.w	401d3e <freertos_uart_serial_init+0x21e>
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
  401bf0:	f04f 30ff 	mov.w	r0, #4294967295
  401bf4:	2100      	movs	r1, #0
  401bf6:	4b77      	ldr	r3, [pc, #476]	; (401dd4 <freertos_uart_serial_init+0x2b4>)
  401bf8:	4798      	blx	r3
  401bfa:	4601      	mov	r1, r0
			and the end of the buffer, the actual amount returned will be
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
  401bfc:	486b      	ldr	r0, [pc, #428]	; (401dac <freertos_uart_serial_init+0x28c>)
  401bfe:	69ba      	ldr	r2, [r7, #24]
  401c00:	4613      	mov	r3, r2
  401c02:	00db      	lsls	r3, r3, #3
  401c04:	1a9b      	subs	r3, r3, r2
  401c06:	009b      	lsls	r3, r3, #2
  401c08:	4403      	add	r3, r0
  401c0a:	3310      	adds	r3, #16
  401c0c:	6019      	str	r1, [r3, #0]
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);
  401c0e:	4967      	ldr	r1, [pc, #412]	; (401dac <freertos_uart_serial_init+0x28c>)
  401c10:	69ba      	ldr	r2, [r7, #24]
  401c12:	4613      	mov	r3, r2
  401c14:	00db      	lsls	r3, r3, #3
  401c16:	1a9b      	subs	r3, r3, r2
  401c18:	009b      	lsls	r3, r3, #2
  401c1a:	440b      	add	r3, r1
  401c1c:	3310      	adds	r3, #16
  401c1e:	681b      	ldr	r3, [r3, #0]
  401c20:	2b00      	cmp	r3, #0
  401c22:	d103      	bne.n	401c2c <freertos_uart_serial_init+0x10c>
  401c24:	4b62      	ldr	r3, [pc, #392]	; (401db0 <freertos_uart_serial_init+0x290>)
  401c26:	4798      	blx	r3
  401c28:	bf00      	nop
  401c2a:	e7fd      	b.n	401c28 <freertos_uart_serial_init+0x108>

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
  401c2c:	687b      	ldr	r3, [r7, #4]
  401c2e:	681b      	ldr	r3, [r3, #0]
  401c30:	4619      	mov	r1, r3
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
  401c32:	485e      	ldr	r0, [pc, #376]	; (401dac <freertos_uart_serial_init+0x28c>)
  401c34:	69ba      	ldr	r2, [r7, #24]
  401c36:	4613      	mov	r3, r2
  401c38:	00db      	lsls	r3, r3, #3
  401c3a:	1a9b      	subs	r3, r3, r2
  401c3c:	009b      	lsls	r3, r3, #2
  401c3e:	4403      	add	r3, r0
  401c40:	3308      	adds	r3, #8
  401c42:	6019      	str	r1, [r3, #0]
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
					freertos_driver_parameters->receive_buffer_size;
  401c44:	687b      	ldr	r3, [r7, #4]
  401c46:	6859      	ldr	r1, [r3, #4]

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
  401c48:	4858      	ldr	r0, [pc, #352]	; (401dac <freertos_uart_serial_init+0x28c>)
  401c4a:	69ba      	ldr	r2, [r7, #24]
  401c4c:	4613      	mov	r3, r2
  401c4e:	00db      	lsls	r3, r3, #3
  401c50:	1a9b      	subs	r3, r3, r2
  401c52:	009b      	lsls	r3, r3, #2
  401c54:	4403      	add	r3, r0
  401c56:	3308      	adds	r3, #8
  401c58:	6059      	str	r1, [r3, #4]
					freertos_driver_parameters->receive_buffer_size;
			pdc_rx_init(
  401c5a:	4a51      	ldr	r2, [pc, #324]	; (401da0 <freertos_uart_serial_init+0x280>)
  401c5c:	69bb      	ldr	r3, [r7, #24]
  401c5e:	011b      	lsls	r3, r3, #4
  401c60:	4413      	add	r3, r2
  401c62:	6859      	ldr	r1, [r3, #4]
  401c64:	69ba      	ldr	r2, [r7, #24]
  401c66:	4613      	mov	r3, r2
  401c68:	00db      	lsls	r3, r3, #3
  401c6a:	1a9b      	subs	r3, r3, r2
  401c6c:	009b      	lsls	r3, r3, #2
  401c6e:	f103 0208 	add.w	r2, r3, #8
  401c72:	4b4e      	ldr	r3, [pc, #312]	; (401dac <freertos_uart_serial_init+0x28c>)
  401c74:	4413      	add	r3, r2
  401c76:	4608      	mov	r0, r1
  401c78:	4619      	mov	r1, r3
  401c7a:	2200      	movs	r2, #0
  401c7c:	4b56      	ldr	r3, [pc, #344]	; (401dd8 <freertos_uart_serial_init+0x2b8>)
  401c7e:	4798      	blx	r3
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;
  401c80:	687b      	ldr	r3, [r7, #4]
  401c82:	6819      	ldr	r1, [r3, #0]
					&(rx_buffer_definitions[uart_index].rx_pdc_parameters),
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
  401c84:	4849      	ldr	r0, [pc, #292]	; (401dac <freertos_uart_serial_init+0x28c>)
  401c86:	69ba      	ldr	r2, [r7, #24]
  401c88:	4613      	mov	r3, r2
  401c8a:	00db      	lsls	r3, r3, #3
  401c8c:	1a9b      	subs	r3, r3, r2
  401c8e:	009b      	lsls	r3, r3, #2
  401c90:	4403      	add	r3, r0
  401c92:	3318      	adds	r3, #24
  401c94:	6019      	str	r1, [r3, #0]
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
  401c96:	4945      	ldr	r1, [pc, #276]	; (401dac <freertos_uart_serial_init+0x28c>)
  401c98:	69ba      	ldr	r2, [r7, #24]
  401c9a:	4613      	mov	r3, r2
  401c9c:	00db      	lsls	r3, r3, #3
  401c9e:	1a9b      	subs	r3, r3, r2
  401ca0:	009b      	lsls	r3, r3, #2
  401ca2:	440b      	add	r3, r1
  401ca4:	3308      	adds	r3, #8
  401ca6:	6819      	ldr	r1, [r3, #0]
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
  401ca8:	4840      	ldr	r0, [pc, #256]	; (401dac <freertos_uart_serial_init+0x28c>)
  401caa:	69ba      	ldr	r2, [r7, #24]
  401cac:	4613      	mov	r3, r2
  401cae:	00db      	lsls	r3, r3, #3
  401cb0:	1a9b      	subs	r3, r3, r2
  401cb2:	009b      	lsls	r3, r3, #2
  401cb4:	4403      	add	r3, r0
  401cb6:	6019      	str	r1, [r3, #0]
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  401cb8:	493c      	ldr	r1, [pc, #240]	; (401dac <freertos_uart_serial_init+0x28c>)
  401cba:	69ba      	ldr	r2, [r7, #24]
  401cbc:	4613      	mov	r3, r2
  401cbe:	00db      	lsls	r3, r3, #3
  401cc0:	1a9b      	subs	r3, r3, r2
  401cc2:	009b      	lsls	r3, r3, #2
  401cc4:	440b      	add	r3, r1
  401cc6:	681a      	ldr	r2, [r3, #0]
					freertos_driver_parameters->receive_buffer_size;
  401cc8:	687b      	ldr	r3, [r7, #4]
  401cca:	685b      	ldr	r3, [r3, #4]

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  401ccc:	18d1      	adds	r1, r2, r3
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
  401cce:	4837      	ldr	r0, [pc, #220]	; (401dac <freertos_uart_serial_init+0x28c>)
  401cd0:	69ba      	ldr	r2, [r7, #24]
  401cd2:	4613      	mov	r3, r2
  401cd4:	00db      	lsls	r3, r3, #3
  401cd6:	1a9b      	subs	r3, r3, r2
  401cd8:	009b      	lsls	r3, r3, #2
  401cda:	4403      	add	r3, r0
  401cdc:	6059      	str	r1, [r3, #4]
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
					freertos_driver_parameters->receive_buffer_size;

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
  401cde:	687b      	ldr	r3, [r7, #4]
  401ce0:	7b5b      	ldrb	r3, [r3, #13]
  401ce2:	f003 0302 	and.w	r3, r3, #2
  401ce6:	2b00      	cmp	r3, #0
  401ce8:	d01b      	beq.n	401d22 <freertos_uart_serial_init+0x202>
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
					xSemaphoreCreateMutex();
  401cea:	2001      	movs	r0, #1
  401cec:	4b3b      	ldr	r3, [pc, #236]	; (401ddc <freertos_uart_serial_init+0x2bc>)
  401cee:	4798      	blx	r3
  401cf0:	4601      	mov	r1, r0

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
  401cf2:	482e      	ldr	r0, [pc, #184]	; (401dac <freertos_uart_serial_init+0x28c>)
  401cf4:	69ba      	ldr	r2, [r7, #24]
  401cf6:	4613      	mov	r3, r2
  401cf8:	00db      	lsls	r3, r3, #3
  401cfa:	1a9b      	subs	r3, r3, r2
  401cfc:	009b      	lsls	r3, r3, #2
  401cfe:	4403      	add	r3, r0
  401d00:	3310      	adds	r3, #16
  401d02:	6059      	str	r1, [r3, #4]
					xSemaphoreCreateMutex();
				configASSERT(rx_buffer_definitions[uart_index].rx_access_mutex);
  401d04:	4929      	ldr	r1, [pc, #164]	; (401dac <freertos_uart_serial_init+0x28c>)
  401d06:	69ba      	ldr	r2, [r7, #24]
  401d08:	4613      	mov	r3, r2
  401d0a:	00db      	lsls	r3, r3, #3
  401d0c:	1a9b      	subs	r3, r3, r2
  401d0e:	009b      	lsls	r3, r3, #2
  401d10:	440b      	add	r3, r1
  401d12:	3310      	adds	r3, #16
  401d14:	685b      	ldr	r3, [r3, #4]
  401d16:	2b00      	cmp	r3, #0
  401d18:	d103      	bne.n	401d22 <freertos_uart_serial_init+0x202>
  401d1a:	4b25      	ldr	r3, [pc, #148]	; (401db0 <freertos_uart_serial_init+0x290>)
  401d1c:	4798      	blx	r3
  401d1e:	bf00      	nop
  401d20:	e7fd      	b.n	401d1e <freertos_uart_serial_init+0x1fe>
			}

			/* Catch the DMA running out of Rx space, and gaps in the
			reception.  These events are both used to signal that there is
			data available in the Rx buffer. */
			uart_enable_interrupt(p_uart, UART_IER_ENDRX | UART_IER_RXRDY);
  401d22:	68f8      	ldr	r0, [r7, #12]
  401d24:	2109      	movs	r1, #9
  401d26:	4b2e      	ldr	r3, [pc, #184]	; (401de0 <freertos_uart_serial_init+0x2c0>)
  401d28:	4798      	blx	r3

			/* The Rx DMA is running all the time, so enable it now. */
			pdc_enable_transfer(
  401d2a:	4a1d      	ldr	r2, [pc, #116]	; (401da0 <freertos_uart_serial_init+0x280>)
  401d2c:	69bb      	ldr	r3, [r7, #24]
  401d2e:	011b      	lsls	r3, r3, #4
  401d30:	4413      	add	r3, r2
  401d32:	685b      	ldr	r3, [r3, #4]
  401d34:	4618      	mov	r0, r3
  401d36:	2101      	movs	r1, #1
  401d38:	4b2a      	ldr	r3, [pc, #168]	; (401de4 <freertos_uart_serial_init+0x2c4>)
  401d3a:	4798      	blx	r3
  401d3c:	e009      	b.n	401d52 <freertos_uart_serial_init+0x232>
		} else {
			/* next_byte_to_read is used to check to see if this function
			has been called before, so it must be set to something, even if
			it is not going to be used.  The value it is set to is not
			important, provided it is not zero (NULL). */
			rx_buffer_definitions[uart_index].next_byte_to_read = RX_NOT_USED;
  401d3e:	491b      	ldr	r1, [pc, #108]	; (401dac <freertos_uart_serial_init+0x28c>)
  401d40:	69ba      	ldr	r2, [r7, #24]
  401d42:	4613      	mov	r3, r2
  401d44:	00db      	lsls	r3, r3, #3
  401d46:	1a9b      	subs	r3, r3, r2
  401d48:	009b      	lsls	r3, r3, #2
  401d4a:	440b      	add	r3, r1
  401d4c:	3318      	adds	r3, #24
  401d4e:	2201      	movs	r2, #1
  401d50:	601a      	str	r2, [r3, #0]
		}

		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
  401d52:	4a13      	ldr	r2, [pc, #76]	; (401da0 <freertos_uart_serial_init+0x280>)
  401d54:	69bb      	ldr	r3, [r7, #24]
  401d56:	011b      	lsls	r3, r3, #4
  401d58:	4413      	add	r3, r2
  401d5a:	3308      	adds	r3, #8
  401d5c:	791a      	ldrb	r2, [r3, #4]
  401d5e:	687b      	ldr	r3, [r7, #4]
  401d60:	689b      	ldr	r3, [r3, #8]
  401d62:	b252      	sxtb	r2, r2
  401d64:	4610      	mov	r0, r2
  401d66:	4619      	mov	r1, r3
  401d68:	4b1f      	ldr	r3, [pc, #124]	; (401de8 <freertos_uart_serial_init+0x2c8>)
  401d6a:	4798      	blx	r3
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  401d6c:	4a0c      	ldr	r2, [pc, #48]	; (401da0 <freertos_uart_serial_init+0x280>)
  401d6e:	69bb      	ldr	r3, [r7, #24]
  401d70:	011b      	lsls	r3, r3, #4
  401d72:	4413      	add	r3, r2
  401d74:	681b      	ldr	r3, [r3, #0]
		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
  401d76:	4618      	mov	r0, r3
  401d78:	21e0      	movs	r1, #224	; 0xe0
  401d7a:	4b19      	ldr	r3, [pc, #100]	; (401de0 <freertos_uart_serial_init+0x2c0>)
  401d7c:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Finally, enable the receiver and transmitter. */
		uart_enable_tx(p_uart);
  401d7e:	68f8      	ldr	r0, [r7, #12]
  401d80:	4b1a      	ldr	r3, [pc, #104]	; (401dec <freertos_uart_serial_init+0x2cc>)
  401d82:	4798      	blx	r3
		uart_enable_rx(p_uart);
  401d84:	68f8      	ldr	r0, [r7, #12]
  401d86:	4b1a      	ldr	r3, [pc, #104]	; (401df0 <freertos_uart_serial_init+0x2d0>)
  401d88:	4798      	blx	r3

		return_value = (freertos_uart_if) p_uart;
  401d8a:	68fb      	ldr	r3, [r7, #12]
  401d8c:	61fb      	str	r3, [r7, #28]
  401d8e:	e001      	b.n	401d94 <freertos_uart_serial_init+0x274>
	} else {
		return_value = NULL;
  401d90:	2300      	movs	r3, #0
  401d92:	61fb      	str	r3, [r7, #28]
	}

	return return_value;
  401d94:	69fb      	ldr	r3, [r7, #28]
}
  401d96:	4618      	mov	r0, r3
  401d98:	3720      	adds	r7, #32
  401d9a:	46bd      	mov	sp, r7
  401d9c:	bd80      	pop	{r7, pc}
  401d9e:	bf00      	nop
  401da0:	0040e2f0 	.word	0x0040e2f0
  401da4:	00400e11 	.word	0x00400e11
  401da8:	00400e51 	.word	0x00400e51
  401dac:	20000a0c 	.word	0x20000a0c
  401db0:	00404b51 	.word	0x00404b51
  401db4:	0040419d 	.word	0x0040419d
  401db8:	004041cd 	.word	0x004041cd
  401dbc:	004032a1 	.word	0x004032a1
  401dc0:	00403bf9 	.word	0x00403bf9
  401dc4:	00404121 	.word	0x00404121
  401dc8:	00404201 	.word	0x00404201
  401dcc:	20000a28 	.word	0x20000a28
  401dd0:	00400e99 	.word	0x00400e99
  401dd4:	004050bd 	.word	0x004050bd
  401dd8:	0040323d 	.word	0x0040323d
  401ddc:	00405019 	.word	0x00405019
  401de0:	004041e5 	.word	0x004041e5
  401de4:	00403281 	.word	0x00403281
  401de8:	00400fa1 	.word	0x00400fa1
  401dec:	00404185 	.word	0x00404185
  401df0:	004041b5 	.word	0x004041b5

00401df4 <freertos_uart_write_packet_async>:
 *     operation.
 */
status_code_t freertos_uart_write_packet_async(freertos_uart_if p_uart,
		const uint8_t *data, size_t len, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  401df4:	b590      	push	{r4, r7, lr}
  401df6:	b08b      	sub	sp, #44	; 0x2c
  401df8:	af02      	add	r7, sp, #8
  401dfa:	60f8      	str	r0, [r7, #12]
  401dfc:	60b9      	str	r1, [r7, #8]
  401dfe:	607a      	str	r2, [r7, #4]
  401e00:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE uart_index;
	Uart *uart_base;

	uart_base = (Uart *) p_uart;
  401e02:	68fb      	ldr	r3, [r7, #12]
  401e04:	61bb      	str	r3, [r7, #24]
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  401e06:	4821      	ldr	r0, [pc, #132]	; (401e8c <freertos_uart_write_packet_async+0x98>)
  401e08:	2101      	movs	r1, #1
  401e0a:	69ba      	ldr	r2, [r7, #24]
  401e0c:	4b20      	ldr	r3, [pc, #128]	; (401e90 <freertos_uart_write_packet_async+0x9c>)
  401e0e:	4798      	blx	r3
  401e10:	6178      	str	r0, [r7, #20]
			MAX_UARTS,
			(void *) uart_base);

	/* Don't do anything unless a valid UART pointer was used. */
	if (uart_index < MAX_UARTS) {
  401e12:	697b      	ldr	r3, [r7, #20]
  401e14:	2b00      	cmp	r3, #0
  401e16:	dc31      	bgt.n	401e7c <freertos_uart_write_packet_async+0x88>
		return_value = freertos_obtain_peripheral_access_mutex(
  401e18:	697b      	ldr	r3, [r7, #20]
  401e1a:	00da      	lsls	r2, r3, #3
  401e1c:	4b1d      	ldr	r3, [pc, #116]	; (401e94 <freertos_uart_write_packet_async+0xa0>)
  401e1e:	441a      	add	r2, r3
  401e20:	463b      	mov	r3, r7
  401e22:	4610      	mov	r0, r2
  401e24:	4619      	mov	r1, r3
  401e26:	4b1c      	ldr	r3, [pc, #112]	; (401e98 <freertos_uart_write_packet_async+0xa4>)
  401e28:	4798      	blx	r3
  401e2a:	4603      	mov	r3, r0
  401e2c:	77fb      	strb	r3, [r7, #31]
				&(tx_dma_control[uart_index]),
				&block_time_ticks);

		if (return_value == STATUS_OK) {
  401e2e:	f997 301f 	ldrsb.w	r3, [r7, #31]
  401e32:	2b00      	cmp	r3, #0
  401e34:	d124      	bne.n	401e80 <freertos_uart_write_packet_async+0x8c>
			freertos_start_pdc_tx(&(tx_dma_control[uart_index]),
  401e36:	697b      	ldr	r3, [r7, #20]
  401e38:	00da      	lsls	r2, r3, #3
  401e3a:	4b16      	ldr	r3, [pc, #88]	; (401e94 <freertos_uart_write_packet_async+0xa0>)
  401e3c:	441a      	add	r2, r3
  401e3e:	4913      	ldr	r1, [pc, #76]	; (401e8c <freertos_uart_write_packet_async+0x98>)
  401e40:	697b      	ldr	r3, [r7, #20]
  401e42:	011b      	lsls	r3, r3, #4
  401e44:	440b      	add	r3, r1
  401e46:	685b      	ldr	r3, [r3, #4]
  401e48:	6b39      	ldr	r1, [r7, #48]	; 0x30
  401e4a:	9100      	str	r1, [sp, #0]
  401e4c:	2101      	movs	r1, #1
  401e4e:	9101      	str	r1, [sp, #4]
  401e50:	4610      	mov	r0, r2
  401e52:	68b9      	ldr	r1, [r7, #8]
  401e54:	687a      	ldr	r2, [r7, #4]
  401e56:	4c11      	ldr	r4, [pc, #68]	; (401e9c <freertos_uart_write_packet_async+0xa8>)
  401e58:	47a0      	blx	r4
			/* Catch the end of transmission so the access mutex can be
			returned, and the task notified (if it supplied a notification
			semaphore).  The interrupt can be enabled here because the ENDTX
			signal from the PDC to the UART will have been de-asserted when
			the next transfer was configured. */
			uart_enable_interrupt(uart_base, UART_IER_ENDTX);
  401e5a:	69b8      	ldr	r0, [r7, #24]
  401e5c:	2110      	movs	r1, #16
  401e5e:	4b10      	ldr	r3, [pc, #64]	; (401ea0 <freertos_uart_write_packet_async+0xac>)
  401e60:	4798      	blx	r3

			return_value = freertos_optionally_wait_transfer_completion(
  401e62:	697b      	ldr	r3, [r7, #20]
  401e64:	00da      	lsls	r2, r3, #3
  401e66:	4b0b      	ldr	r3, [pc, #44]	; (401e94 <freertos_uart_write_packet_async+0xa0>)
  401e68:	441a      	add	r2, r3
  401e6a:	683b      	ldr	r3, [r7, #0]
  401e6c:	4610      	mov	r0, r2
  401e6e:	6b39      	ldr	r1, [r7, #48]	; 0x30
  401e70:	461a      	mov	r2, r3
  401e72:	4b0c      	ldr	r3, [pc, #48]	; (401ea4 <freertos_uart_write_packet_async+0xb0>)
  401e74:	4798      	blx	r3
  401e76:	4603      	mov	r3, r0
  401e78:	77fb      	strb	r3, [r7, #31]
  401e7a:	e001      	b.n	401e80 <freertos_uart_write_packet_async+0x8c>
					&(tx_dma_control[uart_index]),
					notification_semaphore,
					block_time_ticks);
		}
	} else {
		return_value = ERR_INVALID_ARG;
  401e7c:	23f8      	movs	r3, #248	; 0xf8
  401e7e:	77fb      	strb	r3, [r7, #31]
	}

	return return_value;
  401e80:	7ffb      	ldrb	r3, [r7, #31]
  401e82:	b25b      	sxtb	r3, r3
}
  401e84:	4618      	mov	r0, r3
  401e86:	3724      	adds	r7, #36	; 0x24
  401e88:	46bd      	mov	sp, r7
  401e8a:	bd90      	pop	{r4, r7, pc}
  401e8c:	0040e2f0 	.word	0x0040e2f0
  401e90:	00400e11 	.word	0x00400e11
  401e94:	20000a28 	.word	0x20000a28
  401e98:	00401001 	.word	0x00401001
  401e9c:	00401071 	.word	0x00401071
  401ea0:	004041e5 	.word	0x004041e5
  401ea4:	00401111 	.word	0x00401111

00401ea8 <configure_rx_dma>:
 * For internal use only.
 * Configures the Rx DMA to receive data into free space within the Rx buffer.
 */
static void configure_rx_dma(uint32_t uart_index,
		enum buffer_operations operation_performed)
{
  401ea8:	b580      	push	{r7, lr}
  401eaa:	b084      	sub	sp, #16
  401eac:	af00      	add	r7, sp, #0
  401eae:	6078      	str	r0, [r7, #4]
  401eb0:	460b      	mov	r3, r1
  401eb2:	70fb      	strb	r3, [r7, #3]
	freertos_pdc_rx_control_t *rx_buffer_definition;

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  401eb4:	687a      	ldr	r2, [r7, #4]
  401eb6:	4613      	mov	r3, r2
  401eb8:	00db      	lsls	r3, r3, #3
  401eba:	1a9b      	subs	r3, r3, r2
  401ebc:	009b      	lsls	r3, r3, #2
  401ebe:	4a36      	ldr	r2, [pc, #216]	; (401f98 <configure_rx_dma+0xf0>)
  401ec0:	4413      	add	r3, r2
  401ec2:	60fb      	str	r3, [r7, #12]

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  401ec4:	68fb      	ldr	r3, [r7, #12]
  401ec6:	699b      	ldr	r3, [r3, #24]
  401ec8:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  401eca:	68fb      	ldr	r3, [r7, #12]
  401ecc:	689b      	ldr	r3, [r3, #8]
	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  401ece:	429a      	cmp	r2, r3
  401ed0:	d10e      	bne.n	401ef0 <configure_rx_dma+0x48>
		/* The read pointer and the write pointer are equal.  If this function
		was called because data was added to the buffer, then there is no free
		space in the buffer remaining.  If this function was called because data
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
  401ed2:	78fb      	ldrb	r3, [r7, #3]
  401ed4:	2b00      	cmp	r3, #0
  401ed6:	d103      	bne.n	401ee0 <configure_rx_dma+0x38>
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
  401ed8:	68fb      	ldr	r3, [r7, #12]
  401eda:	2200      	movs	r2, #0
  401edc:	60da      	str	r2, [r3, #12]
  401ede:	e01e      	b.n	401f1e <configure_rx_dma+0x76>
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  401ee0:	68fb      	ldr	r3, [r7, #12]
  401ee2:	685a      	ldr	r2, [r3, #4]
  401ee4:	68fb      	ldr	r3, [r7, #12]
  401ee6:	689b      	ldr	r3, [r3, #8]
  401ee8:	1ad2      	subs	r2, r2, r3
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
  401eea:	68fb      	ldr	r3, [r7, #12]
  401eec:	60da      	str	r2, [r3, #12]
  401eee:	e016      	b.n	401f1e <configure_rx_dma+0x76>
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  401ef0:	68fb      	ldr	r3, [r7, #12]
  401ef2:	699b      	ldr	r3, [r3, #24]
  401ef4:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  401ef6:	68fb      	ldr	r3, [r7, #12]
  401ef8:	689b      	ldr	r3, [r3, #8]
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  401efa:	429a      	cmp	r2, r3
  401efc:	d908      	bls.n	401f10 <configure_rx_dma+0x68>
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  401efe:	68fb      	ldr	r3, [r7, #12]
  401f00:	699b      	ldr	r3, [r3, #24]
  401f02:	461a      	mov	r2, r3
  401f04:	68fb      	ldr	r3, [r7, #12]
  401f06:	689b      	ldr	r3, [r3, #8]
  401f08:	1ad2      	subs	r2, r2, r3
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  401f0a:	68fb      	ldr	r3, [r7, #12]
  401f0c:	60da      	str	r2, [r3, #12]
  401f0e:	e006      	b.n	401f1e <configure_rx_dma+0x76>
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  401f10:	68fb      	ldr	r3, [r7, #12]
  401f12:	685a      	ldr	r2, [r3, #4]
  401f14:	68fb      	ldr	r3, [r7, #12]
  401f16:	689b      	ldr	r3, [r3, #8]
  401f18:	1ad2      	subs	r2, r2, r3
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  401f1a:	68fb      	ldr	r3, [r7, #12]
  401f1c:	60da      	str	r2, [r3, #12]
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	}

	configASSERT((rx_buffer_definition->rx_pdc_parameters.ul_addr+
  401f1e:	68fb      	ldr	r3, [r7, #12]
  401f20:	689a      	ldr	r2, [r3, #8]
  401f22:	68fb      	ldr	r3, [r7, #12]
  401f24:	68db      	ldr	r3, [r3, #12]
  401f26:	441a      	add	r2, r3
  401f28:	68fb      	ldr	r3, [r7, #12]
  401f2a:	685b      	ldr	r3, [r3, #4]
  401f2c:	429a      	cmp	r2, r3
  401f2e:	d903      	bls.n	401f38 <configure_rx_dma+0x90>
  401f30:	4b1a      	ldr	r3, [pc, #104]	; (401f9c <configure_rx_dma+0xf4>)
  401f32:	4798      	blx	r3
  401f34:	bf00      	nop
  401f36:	e7fd      	b.n	401f34 <configure_rx_dma+0x8c>
			rx_buffer_definition->rx_pdc_parameters.ul_size) <=
			rx_buffer_definition->past_rx_buffer_end_address);

	if (rx_buffer_definition->rx_pdc_parameters.ul_size > 0) {
  401f38:	68fb      	ldr	r3, [r7, #12]
  401f3a:	68db      	ldr	r3, [r3, #12]
  401f3c:	2b00      	cmp	r3, #0
  401f3e:	d01e      	beq.n	401f7e <configure_rx_dma+0xd6>
		/* Restart the DMA to receive into whichever space was calculated
		as remaining.  First clear any characters that might already be in the
		registers. */
		pdc_rx_init(
  401f40:	4a17      	ldr	r2, [pc, #92]	; (401fa0 <configure_rx_dma+0xf8>)
  401f42:	687b      	ldr	r3, [r7, #4]
  401f44:	011b      	lsls	r3, r3, #4
  401f46:	4413      	add	r3, r2
  401f48:	685a      	ldr	r2, [r3, #4]
  401f4a:	68fb      	ldr	r3, [r7, #12]
  401f4c:	3308      	adds	r3, #8
  401f4e:	4610      	mov	r0, r2
  401f50:	4619      	mov	r1, r3
  401f52:	2200      	movs	r2, #0
  401f54:	4b13      	ldr	r3, [pc, #76]	; (401fa4 <configure_rx_dma+0xfc>)
  401f56:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
  401f58:	4a11      	ldr	r2, [pc, #68]	; (401fa0 <configure_rx_dma+0xf8>)
  401f5a:	687b      	ldr	r3, [r7, #4]
  401f5c:	011b      	lsls	r3, r3, #4
  401f5e:	4413      	add	r3, r2
  401f60:	685b      	ldr	r3, [r3, #4]
  401f62:	4618      	mov	r0, r3
  401f64:	2101      	movs	r1, #1
  401f66:	4b10      	ldr	r3, [pc, #64]	; (401fa8 <configure_rx_dma+0x100>)
  401f68:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  401f6a:	4a0d      	ldr	r2, [pc, #52]	; (401fa0 <configure_rx_dma+0xf8>)
  401f6c:	687b      	ldr	r3, [r7, #4]
  401f6e:	011b      	lsls	r3, r3, #4
  401f70:	4413      	add	r3, r2
  401f72:	681b      	ldr	r3, [r3, #0]
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
  401f74:	4618      	mov	r0, r3
  401f76:	2109      	movs	r1, #9
  401f78:	4b0c      	ldr	r3, [pc, #48]	; (401fac <configure_rx_dma+0x104>)
  401f7a:	4798      	blx	r3
  401f7c:	e008      	b.n	401f90 <configure_rx_dma+0xe8>
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  401f7e:	4a08      	ldr	r2, [pc, #32]	; (401fa0 <configure_rx_dma+0xf8>)
  401f80:	687b      	ldr	r3, [r7, #4]
  401f82:	011b      	lsls	r3, r3, #4
  401f84:	4413      	add	r3, r2
  401f86:	681b      	ldr	r3, [r3, #0]
				UART_IER_ENDRX | UART_IER_RXRDY);
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
  401f88:	4618      	mov	r0, r3
  401f8a:	2109      	movs	r1, #9
  401f8c:	4b08      	ldr	r3, [pc, #32]	; (401fb0 <configure_rx_dma+0x108>)
  401f8e:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDRX | UART_IDR_RXRDY);
	}
}
  401f90:	3710      	adds	r7, #16
  401f92:	46bd      	mov	sp, r7
  401f94:	bd80      	pop	{r7, pc}
  401f96:	bf00      	nop
  401f98:	20000a0c 	.word	0x20000a0c
  401f9c:	00404b51 	.word	0x00404b51
  401fa0:	0040e2f0 	.word	0x0040e2f0
  401fa4:	0040323d 	.word	0x0040323d
  401fa8:	00403281 	.word	0x00403281
  401fac:	004041e5 	.word	0x004041e5
  401fb0:	00404201 	.word	0x00404201

00401fb4 <local_uart_handler>:
/*
 * For internal use only.
 * A common UART interrupt handler that is called for all UART peripherals.
 */
static void local_uart_handler(const portBASE_TYPE uart_index)
{
  401fb4:	b590      	push	{r4, r7, lr}
  401fb6:	b087      	sub	sp, #28
  401fb8:	af00      	add	r7, sp, #0
  401fba:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  401fbc:	2300      	movs	r3, #0
  401fbe:	60fb      	str	r3, [r7, #12]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
  401fc0:	4a61      	ldr	r2, [pc, #388]	; (402148 <local_uart_handler+0x194>)
  401fc2:	687b      	ldr	r3, [r7, #4]
  401fc4:	011b      	lsls	r3, r3, #4
  401fc6:	4413      	add	r3, r2
  401fc8:	681b      	ldr	r3, [r3, #0]
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
  401fca:	4618      	mov	r0, r3
  401fcc:	4b5f      	ldr	r3, [pc, #380]	; (40214c <local_uart_handler+0x198>)
  401fce:	4798      	blx	r3
  401fd0:	6178      	str	r0, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
			all_uart_definitions[uart_index].peripheral_base_address);
  401fd2:	4a5d      	ldr	r2, [pc, #372]	; (402148 <local_uart_handler+0x194>)
  401fd4:	687b      	ldr	r3, [r7, #4]
  401fd6:	011b      	lsls	r3, r3, #4
  401fd8:	4413      	add	r3, r2
  401fda:	681b      	ldr	r3, [r3, #0]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
  401fdc:	4618      	mov	r0, r3
  401fde:	4b5c      	ldr	r3, [pc, #368]	; (402150 <local_uart_handler+0x19c>)
  401fe0:	4798      	blx	r3
  401fe2:	4603      	mov	r3, r0
  401fe4:	697a      	ldr	r2, [r7, #20]
  401fe6:	4013      	ands	r3, r2
  401fe8:	617b      	str	r3, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  401fea:	687a      	ldr	r2, [r7, #4]
  401fec:	4613      	mov	r3, r2
  401fee:	00db      	lsls	r3, r3, #3
  401ff0:	1a9b      	subs	r3, r3, r2
  401ff2:	009b      	lsls	r3, r3, #2
  401ff4:	4a57      	ldr	r2, [pc, #348]	; (402154 <local_uart_handler+0x1a0>)
  401ff6:	4413      	add	r3, r2
  401ff8:	613b      	str	r3, [r7, #16]

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
  401ffa:	697b      	ldr	r3, [r7, #20]
  401ffc:	f003 0310 	and.w	r3, r3, #16
  402000:	2b00      	cmp	r3, #0
  402002:	d02e      	beq.n	402062 <local_uart_handler+0xae>
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  402004:	4a50      	ldr	r2, [pc, #320]	; (402148 <local_uart_handler+0x194>)
  402006:	687b      	ldr	r3, [r7, #4]
  402008:	011b      	lsls	r3, r3, #4
  40200a:	4413      	add	r3, r2
  40200c:	681b      	ldr	r3, [r3, #0]

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
		uart_disable_interrupt(
  40200e:	4618      	mov	r0, r3
  402010:	2110      	movs	r1, #16
  402012:	4b51      	ldr	r3, [pc, #324]	; (402158 <local_uart_handler+0x1a4>)
  402014:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDTX);

		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  402016:	4a51      	ldr	r2, [pc, #324]	; (40215c <local_uart_handler+0x1a8>)
  402018:	687b      	ldr	r3, [r7, #4]
  40201a:	00db      	lsls	r3, r3, #3
  40201c:	4413      	add	r3, r2
  40201e:	685b      	ldr	r3, [r3, #4]
  402020:	2b00      	cmp	r3, #0
  402022:	d00c      	beq.n	40203e <local_uart_handler+0x8a>
			xSemaphoreGiveFromISR(
  402024:	4a4d      	ldr	r2, [pc, #308]	; (40215c <local_uart_handler+0x1a8>)
  402026:	687b      	ldr	r3, [r7, #4]
  402028:	00db      	lsls	r3, r3, #3
  40202a:	4413      	add	r3, r2
  40202c:	685a      	ldr	r2, [r3, #4]
  40202e:	f107 030c 	add.w	r3, r7, #12
  402032:	4610      	mov	r0, r2
  402034:	2100      	movs	r1, #0
  402036:	461a      	mov	r2, r3
  402038:	2300      	movs	r3, #0
  40203a:	4c49      	ldr	r4, [pc, #292]	; (402160 <local_uart_handler+0x1ac>)
  40203c:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (tx_dma_control[uart_index].transaction_complete_notification_semaphore != NULL) {
  40203e:	4b47      	ldr	r3, [pc, #284]	; (40215c <local_uart_handler+0x1a8>)
  402040:	687a      	ldr	r2, [r7, #4]
  402042:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  402046:	2b00      	cmp	r3, #0
  402048:	d00b      	beq.n	402062 <local_uart_handler+0xae>
			xSemaphoreGiveFromISR(
  40204a:	4b44      	ldr	r3, [pc, #272]	; (40215c <local_uart_handler+0x1a8>)
  40204c:	687a      	ldr	r2, [r7, #4]
  40204e:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402052:	f107 030c 	add.w	r3, r7, #12
  402056:	4610      	mov	r0, r2
  402058:	2100      	movs	r1, #0
  40205a:	461a      	mov	r2, r3
  40205c:	2300      	movs	r3, #0
  40205e:	4c40      	ldr	r4, [pc, #256]	; (402160 <local_uart_handler+0x1ac>)
  402060:	47a0      	blx	r4
					tx_dma_control[uart_index].transaction_complete_notification_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & UART_SR_ENDRX) != 0UL) {
  402062:	697b      	ldr	r3, [r7, #20]
  402064:	f003 0308 	and.w	r3, r3, #8
  402068:	2b00      	cmp	r3, #0
  40206a:	d033      	beq.n	4020d4 <local_uart_handler+0x120>
		/* It is possible to initialise the peripheral to only use Tx and not Rx.
		Check that Rx has been initialised. */
		configASSERT(rx_buffer_definition->next_byte_to_read);
  40206c:	693b      	ldr	r3, [r7, #16]
  40206e:	699b      	ldr	r3, [r3, #24]
  402070:	2b00      	cmp	r3, #0
  402072:	d103      	bne.n	40207c <local_uart_handler+0xc8>
  402074:	4b3b      	ldr	r3, [pc, #236]	; (402164 <local_uart_handler+0x1b0>)
  402076:	4798      	blx	r3
  402078:	bf00      	nop
  40207a:	e7fd      	b.n	402078 <local_uart_handler+0xc4>
		configASSERT(rx_buffer_definition->next_byte_to_read !=
  40207c:	693b      	ldr	r3, [r7, #16]
  40207e:	699b      	ldr	r3, [r3, #24]
  402080:	2b01      	cmp	r3, #1
  402082:	d103      	bne.n	40208c <local_uart_handler+0xd8>
  402084:	4b37      	ldr	r3, [pc, #220]	; (402164 <local_uart_handler+0x1b0>)
  402086:	4798      	blx	r3
  402088:	bf00      	nop
  40208a:	e7fd      	b.n	402088 <local_uart_handler+0xd4>
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  40208c:	693b      	ldr	r3, [r7, #16]
  40208e:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;
  402090:	693b      	ldr	r3, [r7, #16]
  402092:	68db      	ldr	r3, [r3, #12]
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  402094:	441a      	add	r2, r3
  402096:	693b      	ldr	r3, [r7, #16]
  402098:	609a      	str	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  40209a:	693b      	ldr	r3, [r7, #16]
  40209c:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->past_rx_buffer_end_address)
  40209e:	693b      	ldr	r3, [r7, #16]
  4020a0:	685b      	ldr	r3, [r3, #4]
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  4020a2:	429a      	cmp	r2, r3
  4020a4:	d303      	bcc.n	4020ae <local_uart_handler+0xfa>
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
					rx_buffer_definition->rx_buffer_start_address;
  4020a6:	693b      	ldr	r3, [r7, #16]
  4020a8:	681a      	ldr	r2, [r3, #0]

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
  4020aa:	693b      	ldr	r3, [r7, #16]
  4020ac:	609a      	str	r2, [r3, #8]
					rx_buffer_definition->rx_buffer_start_address;
		}

		/* Reset the Rx DMA to receive data into whatever free space remains in
		the Rx buffer. */
		configure_rx_dma(uart_index, data_added);
  4020ae:	687b      	ldr	r3, [r7, #4]
  4020b0:	4618      	mov	r0, r3
  4020b2:	2100      	movs	r1, #0
  4020b4:	4b2c      	ldr	r3, [pc, #176]	; (402168 <local_uart_handler+0x1b4>)
  4020b6:	4798      	blx	r3

		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  4020b8:	693b      	ldr	r3, [r7, #16]
  4020ba:	691b      	ldr	r3, [r3, #16]
  4020bc:	2b00      	cmp	r3, #0
  4020be:	d009      	beq.n	4020d4 <local_uart_handler+0x120>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  4020c0:	693b      	ldr	r3, [r7, #16]
  4020c2:	691a      	ldr	r2, [r3, #16]
  4020c4:	f107 030c 	add.w	r3, r7, #12
  4020c8:	4610      	mov	r0, r2
  4020ca:	2100      	movs	r1, #0
  4020cc:	461a      	mov	r2, r3
  4020ce:	2300      	movs	r3, #0
  4020d0:	4c23      	ldr	r4, [pc, #140]	; (402160 <local_uart_handler+0x1ac>)
  4020d2:	47a0      	blx	r4
	 * It happened only when in PDC mode with TXRDY and RXRDY interrupts since
	 * the flags has been cleared by PDC.
	 * As the TXRDY is never enabled in this service, here we
	 * check the RXRDY interrupt case.
	 */
	if (uart_status == 0UL) {
  4020d4:	697b      	ldr	r3, [r7, #20]
  4020d6:	2b00      	cmp	r3, #0
  4020d8:	d10d      	bne.n	4020f6 <local_uart_handler+0x142>
		/* Character has been placed into the Rx buffer. */
		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  4020da:	693b      	ldr	r3, [r7, #16]
  4020dc:	691b      	ldr	r3, [r3, #16]
  4020de:	2b00      	cmp	r3, #0
  4020e0:	d009      	beq.n	4020f6 <local_uart_handler+0x142>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  4020e2:	693b      	ldr	r3, [r7, #16]
  4020e4:	691a      	ldr	r2, [r3, #16]
  4020e6:	f107 030c 	add.w	r3, r7, #12
  4020ea:	4610      	mov	r0, r2
  4020ec:	2100      	movs	r1, #0
  4020ee:	461a      	mov	r2, r3
  4020f0:	2300      	movs	r3, #0
  4020f2:	4c1b      	ldr	r4, [pc, #108]	; (402160 <local_uart_handler+0x1ac>)
  4020f4:	47a0      	blx	r4
					rx_buffer_definition->rx_event_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
  4020f6:	697b      	ldr	r3, [r7, #20]
  4020f8:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
  4020fc:	2b00      	cmp	r3, #0
  4020fe:	d01b      	beq.n	402138 <local_uart_handler+0x184>
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
				all_uart_definitions[uart_index].peripheral_base_address);
  402100:	4a11      	ldr	r2, [pc, #68]	; (402148 <local_uart_handler+0x194>)
  402102:	687b      	ldr	r3, [r7, #4]
  402104:	011b      	lsls	r3, r3, #4
  402106:	4413      	add	r3, r2
  402108:	681b      	ldr	r3, [r3, #0]
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
  40210a:	4618      	mov	r0, r3
  40210c:	4b17      	ldr	r3, [pc, #92]	; (40216c <local_uart_handler+0x1b8>)
  40210e:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address);
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  402110:	4a12      	ldr	r2, [pc, #72]	; (40215c <local_uart_handler+0x1a8>)
  402112:	687b      	ldr	r3, [r7, #4]
  402114:	00db      	lsls	r3, r3, #3
  402116:	4413      	add	r3, r2
  402118:	685b      	ldr	r3, [r3, #4]
  40211a:	2b00      	cmp	r3, #0
  40211c:	d00c      	beq.n	402138 <local_uart_handler+0x184>
			xSemaphoreGiveFromISR(
  40211e:	4a0f      	ldr	r2, [pc, #60]	; (40215c <local_uart_handler+0x1a8>)
  402120:	687b      	ldr	r3, [r7, #4]
  402122:	00db      	lsls	r3, r3, #3
  402124:	4413      	add	r3, r2
  402126:	685a      	ldr	r2, [r3, #4]
  402128:	f107 030c 	add.w	r3, r7, #12
  40212c:	4610      	mov	r0, r2
  40212e:	2100      	movs	r1, #0
  402130:	461a      	mov	r2, r3
  402132:	2300      	movs	r3, #0
  402134:	4c0a      	ldr	r4, [pc, #40]	; (402160 <local_uart_handler+0x1ac>)
  402136:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  402138:	68fb      	ldr	r3, [r7, #12]
  40213a:	2b00      	cmp	r3, #0
  40213c:	d001      	beq.n	402142 <local_uart_handler+0x18e>
  40213e:	4b0c      	ldr	r3, [pc, #48]	; (402170 <local_uart_handler+0x1bc>)
  402140:	4798      	blx	r3
}
  402142:	371c      	adds	r7, #28
  402144:	46bd      	mov	sp, r7
  402146:	bd90      	pop	{r4, r7, pc}
  402148:	0040e2f0 	.word	0x0040e2f0
  40214c:	00404235 	.word	0x00404235
  402150:	0040421d 	.word	0x0040421d
  402154:	20000a0c 	.word	0x20000a0c
  402158:	00404201 	.word	0x00404201
  40215c:	20000a28 	.word	0x20000a28
  402160:	00405271 	.word	0x00405271
  402164:	00404b51 	.word	0x00404b51
  402168:	00401ea9 	.word	0x00401ea9
  40216c:	0040424d 	.word	0x0040424d
  402170:	00404af5 	.word	0x00404af5

00402174 <UART0_Handler>:
#endif /* UART */

#ifdef UART0

void UART0_Handler(void)
{
  402174:	b580      	push	{r7, lr}
  402176:	af00      	add	r7, sp, #0
	local_uart_handler(0);
  402178:	2000      	movs	r0, #0
  40217a:	4b01      	ldr	r3, [pc, #4]	; (402180 <UART0_Handler+0xc>)
  40217c:	4798      	blx	r3
}
  40217e:	bd80      	pop	{r7, pc}
  402180:	00401fb5 	.word	0x00401fb5

00402184 <UART1_Handler>:
#endif /* UART0 */

#ifdef UART1

void UART1_Handler(void)
{
  402184:	b580      	push	{r7, lr}
  402186:	af00      	add	r7, sp, #0
	local_uart_handler(1);
  402188:	2001      	movs	r0, #1
  40218a:	4b01      	ldr	r3, [pc, #4]	; (402190 <UART1_Handler+0xc>)
  40218c:	4798      	blx	r3
}
  40218e:	bd80      	pop	{r7, pc}
  402190:	00401fb5 	.word	0x00401fb5

00402194 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  402194:	b480      	push	{r7}
  402196:	b083      	sub	sp, #12
  402198:	af00      	add	r7, sp, #0
  40219a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40219c:	687b      	ldr	r3, [r7, #4]
  40219e:	2b07      	cmp	r3, #7
  4021a0:	d825      	bhi.n	4021ee <osc_get_rate+0x5a>
  4021a2:	a201      	add	r2, pc, #4	; (adr r2, 4021a8 <osc_get_rate+0x14>)
  4021a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4021a8:	004021c9 	.word	0x004021c9
  4021ac:	004021cf 	.word	0x004021cf
  4021b0:	004021d5 	.word	0x004021d5
  4021b4:	004021db 	.word	0x004021db
  4021b8:	004021df 	.word	0x004021df
  4021bc:	004021e3 	.word	0x004021e3
  4021c0:	004021e7 	.word	0x004021e7
  4021c4:	004021eb 	.word	0x004021eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4021c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4021cc:	e010      	b.n	4021f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4021ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4021d2:	e00d      	b.n	4021f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4021d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4021d8:	e00a      	b.n	4021f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4021da:	4b08      	ldr	r3, [pc, #32]	; (4021fc <osc_get_rate+0x68>)
  4021dc:	e008      	b.n	4021f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4021de:	4b08      	ldr	r3, [pc, #32]	; (402200 <osc_get_rate+0x6c>)
  4021e0:	e006      	b.n	4021f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4021e2:	4b08      	ldr	r3, [pc, #32]	; (402204 <osc_get_rate+0x70>)
  4021e4:	e004      	b.n	4021f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4021e6:	4b07      	ldr	r3, [pc, #28]	; (402204 <osc_get_rate+0x70>)
  4021e8:	e002      	b.n	4021f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4021ea:	4b06      	ldr	r3, [pc, #24]	; (402204 <osc_get_rate+0x70>)
  4021ec:	e000      	b.n	4021f0 <osc_get_rate+0x5c>
	}

	return 0;
  4021ee:	2300      	movs	r3, #0
}
  4021f0:	4618      	mov	r0, r3
  4021f2:	370c      	adds	r7, #12
  4021f4:	46bd      	mov	sp, r7
  4021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021fa:	4770      	bx	lr
  4021fc:	003d0900 	.word	0x003d0900
  402200:	007a1200 	.word	0x007a1200
  402204:	00b71b00 	.word	0x00b71b00

00402208 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  402208:	b580      	push	{r7, lr}
  40220a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40220c:	2006      	movs	r0, #6
  40220e:	4b03      	ldr	r3, [pc, #12]	; (40221c <sysclk_get_main_hz+0x14>)
  402210:	4798      	blx	r3
  402212:	4603      	mov	r3, r0
  402214:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402216:	4618      	mov	r0, r3
  402218:	bd80      	pop	{r7, pc}
  40221a:	bf00      	nop
  40221c:	00402195 	.word	0x00402195

00402220 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  402220:	b580      	push	{r7, lr}
  402222:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402224:	4b02      	ldr	r3, [pc, #8]	; (402230 <sysclk_get_cpu_hz+0x10>)
  402226:	4798      	blx	r3
  402228:	4603      	mov	r3, r0
  40222a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40222c:	4618      	mov	r0, r3
  40222e:	bd80      	pop	{r7, pc}
  402230:	00402209 	.word	0x00402209

00402234 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  402234:	b480      	push	{r7}
  402236:	b083      	sub	sp, #12
  402238:	af00      	add	r7, sp, #0
  40223a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40223c:	687b      	ldr	r3, [r7, #4]
  40223e:	2280      	movs	r2, #128	; 0x80
  402240:	601a      	str	r2, [r3, #0]
}
  402242:	370c      	adds	r7, #12
  402244:	46bd      	mov	sp, r7
  402246:	f85d 7b04 	ldr.w	r7, [sp], #4
  40224a:	4770      	bx	lr

0040224c <spi_set_master_mode>:
 * \brief Set SPI to Master mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
  40224c:	b480      	push	{r7}
  40224e:	b083      	sub	sp, #12
  402250:	af00      	add	r7, sp, #0
  402252:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  402254:	687b      	ldr	r3, [r7, #4]
  402256:	685b      	ldr	r3, [r3, #4]
  402258:	f043 0201 	orr.w	r2, r3, #1
  40225c:	687b      	ldr	r3, [r7, #4]
  40225e:	605a      	str	r2, [r3, #4]
}
  402260:	370c      	adds	r7, #12
  402262:	46bd      	mov	sp, r7
  402264:	f85d 7b04 	ldr.w	r7, [sp], #4
  402268:	4770      	bx	lr
  40226a:	bf00      	nop

0040226c <spi_set_fixed_peripheral_select>:
 *  Peripheral Chip Select is controlled by SPI_MR.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
  40226c:	b480      	push	{r7}
  40226e:	b083      	sub	sp, #12
  402270:	af00      	add	r7, sp, #0
  402272:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  402274:	687b      	ldr	r3, [r7, #4]
  402276:	685b      	ldr	r3, [r3, #4]
  402278:	f023 0202 	bic.w	r2, r3, #2
  40227c:	687b      	ldr	r3, [r7, #4]
  40227e:	605a      	str	r2, [r3, #4]
}
  402280:	370c      	adds	r7, #12
  402282:	46bd      	mov	sp, r7
  402284:	f85d 7b04 	ldr.w	r7, [sp], #4
  402288:	4770      	bx	lr
  40228a:	bf00      	nop

0040228c <spi_disable_peripheral_select_decode>:
 * \brief Disable Peripheral Select Decode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
  40228c:	b480      	push	{r7}
  40228e:	b083      	sub	sp, #12
  402290:	af00      	add	r7, sp, #0
  402292:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  402294:	687b      	ldr	r3, [r7, #4]
  402296:	685b      	ldr	r3, [r3, #4]
  402298:	f023 0204 	bic.w	r2, r3, #4
  40229c:	687b      	ldr	r3, [r7, #4]
  40229e:	605a      	str	r2, [r3, #4]
}
  4022a0:	370c      	adds	r7, #12
  4022a2:	46bd      	mov	sp, r7
  4022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022a8:	4770      	bx	lr
  4022aa:	bf00      	nop

004022ac <spi_get_peripheral_select_decode_setting>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
  4022ac:	b480      	push	{r7}
  4022ae:	b083      	sub	sp, #12
  4022b0:	af00      	add	r7, sp, #0
  4022b2:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  4022b4:	687b      	ldr	r3, [r7, #4]
  4022b6:	685b      	ldr	r3, [r3, #4]
  4022b8:	f003 0304 	and.w	r3, r3, #4
  4022bc:	2b00      	cmp	r3, #0
  4022be:	d001      	beq.n	4022c4 <spi_get_peripheral_select_decode_setting+0x18>
		return 1;
  4022c0:	2301      	movs	r3, #1
  4022c2:	e000      	b.n	4022c6 <spi_get_peripheral_select_decode_setting+0x1a>
	} else {
		return 0;
  4022c4:	2300      	movs	r3, #0
	}
}
  4022c6:	4618      	mov	r0, r3
  4022c8:	370c      	adds	r7, #12
  4022ca:	46bd      	mov	sp, r7
  4022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022d0:	4770      	bx	lr
  4022d2:	bf00      	nop

004022d4 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  4022d4:	b480      	push	{r7}
  4022d6:	b083      	sub	sp, #12
  4022d8:	af00      	add	r7, sp, #0
  4022da:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4022dc:	687b      	ldr	r3, [r7, #4]
  4022de:	685b      	ldr	r3, [r3, #4]
  4022e0:	f043 0210 	orr.w	r2, r3, #16
  4022e4:	687b      	ldr	r3, [r7, #4]
  4022e6:	605a      	str	r2, [r3, #4]
}
  4022e8:	370c      	adds	r7, #12
  4022ea:	46bd      	mov	sp, r7
  4022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022f0:	4770      	bx	lr
  4022f2:	bf00      	nop

004022f4 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  4022f4:	b480      	push	{r7}
  4022f6:	b083      	sub	sp, #12
  4022f8:	af00      	add	r7, sp, #0
  4022fa:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4022fc:	687b      	ldr	r3, [r7, #4]
  4022fe:	685b      	ldr	r3, [r3, #4]
  402300:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  402304:	687b      	ldr	r3, [r7, #4]
  402306:	605a      	str	r2, [r3, #4]
}
  402308:	370c      	adds	r7, #12
  40230a:	46bd      	mov	sp, r7
  40230c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402310:	4770      	bx	lr
  402312:	bf00      	nop

00402314 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  402314:	b580      	push	{r7, lr}
  402316:	b082      	sub	sp, #8
  402318:	af00      	add	r7, sp, #0
  40231a:	6078      	str	r0, [r7, #4]
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  40231c:	6878      	ldr	r0, [r7, #4]
  40231e:	4b0f      	ldr	r3, [pc, #60]	; (40235c <spi_master_init+0x48>)
  402320:	4798      	blx	r3
#endif
	spi_reset(p_spi);
  402322:	6878      	ldr	r0, [r7, #4]
  402324:	4b0e      	ldr	r3, [pc, #56]	; (402360 <spi_master_init+0x4c>)
  402326:	4798      	blx	r3
	spi_set_master_mode(p_spi);
  402328:	6878      	ldr	r0, [r7, #4]
  40232a:	4b0e      	ldr	r3, [pc, #56]	; (402364 <spi_master_init+0x50>)
  40232c:	4798      	blx	r3
	spi_disable_mode_fault_detect(p_spi);
  40232e:	6878      	ldr	r0, [r7, #4]
  402330:	4b0d      	ldr	r3, [pc, #52]	; (402368 <spi_master_init+0x54>)
  402332:	4798      	blx	r3
	spi_disable_loopback(p_spi);
  402334:	6878      	ldr	r0, [r7, #4]
  402336:	4b0d      	ldr	r3, [pc, #52]	; (40236c <spi_master_init+0x58>)
  402338:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  40233a:	6878      	ldr	r0, [r7, #4]
  40233c:	2100      	movs	r1, #0
  40233e:	4b0c      	ldr	r3, [pc, #48]	; (402370 <spi_master_init+0x5c>)
  402340:	4798      	blx	r3
	spi_set_fixed_peripheral_select(p_spi);
  402342:	6878      	ldr	r0, [r7, #4]
  402344:	4b0b      	ldr	r3, [pc, #44]	; (402374 <spi_master_init+0x60>)
  402346:	4798      	blx	r3
	spi_disable_peripheral_select_decode(p_spi);
  402348:	6878      	ldr	r0, [r7, #4]
  40234a:	4b0b      	ldr	r3, [pc, #44]	; (402378 <spi_master_init+0x64>)
  40234c:	4798      	blx	r3
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  40234e:	6878      	ldr	r0, [r7, #4]
  402350:	2100      	movs	r1, #0
  402352:	4b0a      	ldr	r3, [pc, #40]	; (40237c <spi_master_init+0x68>)
  402354:	4798      	blx	r3
}
  402356:	3708      	adds	r7, #8
  402358:	46bd      	mov	sp, r7
  40235a:	bd80      	pop	{r7, pc}
  40235c:	00403c89 	.word	0x00403c89
  402360:	00402235 	.word	0x00402235
  402364:	0040224d 	.word	0x0040224d
  402368:	004022d5 	.word	0x004022d5
  40236c:	004022f5 	.word	0x004022f5
  402370:	00403ca1 	.word	0x00403ca1
  402374:	0040226d 	.word	0x0040226d
  402378:	0040228d 	.word	0x0040228d
  40237c:	00403cd5 	.word	0x00403cd5

00402380 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  402380:	b590      	push	{r4, r7, lr}
  402382:	b087      	sub	sp, #28
  402384:	af00      	add	r7, sp, #0
  402386:	60f8      	str	r0, [r7, #12]
  402388:	60b9      	str	r1, [r7, #8]
  40238a:	603b      	str	r3, [r7, #0]
  40238c:	4613      	mov	r3, r2
  40238e:	71fb      	strb	r3, [r7, #7]
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  402390:	4b21      	ldr	r3, [pc, #132]	; (402418 <spi_master_setup_device+0x98>)
  402392:	4798      	blx	r3
  402394:	4603      	mov	r3, r0
  402396:	6838      	ldr	r0, [r7, #0]
  402398:	4619      	mov	r1, r3
  40239a:	4b20      	ldr	r3, [pc, #128]	; (40241c <spi_master_setup_device+0x9c>)
  40239c:	4798      	blx	r3
  40239e:	4603      	mov	r3, r0
  4023a0:	82fb      	strh	r3, [r7, #22]
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  4023a2:	68bb      	ldr	r3, [r7, #8]
  4023a4:	681b      	ldr	r3, [r3, #0]
  4023a6:	68f8      	ldr	r0, [r7, #12]
  4023a8:	4619      	mov	r1, r3
  4023aa:	2200      	movs	r2, #0
  4023ac:	2300      	movs	r3, #0
  4023ae:	4c1c      	ldr	r4, [pc, #112]	; (402420 <spi_master_setup_device+0xa0>)
  4023b0:	47a0      	blx	r4
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  4023b2:	68bb      	ldr	r3, [r7, #8]
  4023b4:	681b      	ldr	r3, [r3, #0]
  4023b6:	68f8      	ldr	r0, [r7, #12]
  4023b8:	4619      	mov	r1, r3
  4023ba:	2208      	movs	r2, #8
  4023bc:	4b19      	ldr	r3, [pc, #100]	; (402424 <spi_master_setup_device+0xa4>)
  4023be:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  4023c0:	68bb      	ldr	r3, [r7, #8]
  4023c2:	681a      	ldr	r2, [r3, #0]
  4023c4:	8afb      	ldrh	r3, [r7, #22]
  4023c6:	b2db      	uxtb	r3, r3
  4023c8:	68f8      	ldr	r0, [r7, #12]
  4023ca:	4611      	mov	r1, r2
  4023cc:	461a      	mov	r2, r3
  4023ce:	4b16      	ldr	r3, [pc, #88]	; (402428 <spi_master_setup_device+0xa8>)
  4023d0:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4023d2:	68bb      	ldr	r3, [r7, #8]
  4023d4:	681b      	ldr	r3, [r3, #0]
  4023d6:	68f8      	ldr	r0, [r7, #12]
  4023d8:	4619      	mov	r1, r3
  4023da:	2208      	movs	r2, #8
  4023dc:	4b13      	ldr	r3, [pc, #76]	; (40242c <spi_master_setup_device+0xac>)
  4023de:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  4023e0:	68bb      	ldr	r3, [r7, #8]
  4023e2:	681a      	ldr	r2, [r3, #0]
  4023e4:	79fb      	ldrb	r3, [r7, #7]
  4023e6:	085b      	lsrs	r3, r3, #1
  4023e8:	b2db      	uxtb	r3, r3
  4023ea:	68f8      	ldr	r0, [r7, #12]
  4023ec:	4611      	mov	r1, r2
  4023ee:	461a      	mov	r2, r3
  4023f0:	4b0f      	ldr	r3, [pc, #60]	; (402430 <spi_master_setup_device+0xb0>)
  4023f2:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  4023f4:	68bb      	ldr	r3, [r7, #8]
  4023f6:	681a      	ldr	r2, [r3, #0]
  4023f8:	79fb      	ldrb	r3, [r7, #7]
  4023fa:	f003 0301 	and.w	r3, r3, #1
  4023fe:	2b00      	cmp	r3, #0
  402400:	bf14      	ite	ne
  402402:	2300      	movne	r3, #0
  402404:	2301      	moveq	r3, #1
  402406:	b2db      	uxtb	r3, r3
  402408:	68f8      	ldr	r0, [r7, #12]
  40240a:	4611      	mov	r1, r2
  40240c:	461a      	mov	r2, r3
  40240e:	4b09      	ldr	r3, [pc, #36]	; (402434 <spi_master_setup_device+0xb4>)
  402410:	4798      	blx	r3
}
  402412:	371c      	adds	r7, #28
  402414:	46bd      	mov	sp, r7
  402416:	bd90      	pop	{r4, r7, pc}
  402418:	00402221 	.word	0x00402221
  40241c:	00403f05 	.word	0x00403f05
  402420:	00403f95 	.word	0x00403f95
  402424:	00403ebd 	.word	0x00403ebd
  402428:	00403f45 	.word	0x00403f45
  40242c:	00403e19 	.word	0x00403e19
  402430:	00403d79 	.word	0x00403d79
  402434:	00403dc9 	.word	0x00403dc9

00402438 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  402438:	b580      	push	{r7, lr}
  40243a:	b082      	sub	sp, #8
  40243c:	af00      	add	r7, sp, #0
  40243e:	6078      	str	r0, [r7, #4]
  402440:	6039      	str	r1, [r7, #0]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  402442:	6878      	ldr	r0, [r7, #4]
  402444:	4b10      	ldr	r3, [pc, #64]	; (402488 <spi_select_device+0x50>)
  402446:	4798      	blx	r3
  402448:	4603      	mov	r3, r0
  40244a:	2b00      	cmp	r3, #0
  40244c:	d00a      	beq.n	402464 <spi_select_device+0x2c>
		if (device->id < MAX_NUM_WITH_DECODER) {
  40244e:	683b      	ldr	r3, [r7, #0]
  402450:	681b      	ldr	r3, [r3, #0]
  402452:	2b0f      	cmp	r3, #15
  402454:	d814      	bhi.n	402480 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  402456:	683b      	ldr	r3, [r7, #0]
  402458:	681b      	ldr	r3, [r3, #0]
  40245a:	6878      	ldr	r0, [r7, #4]
  40245c:	4619      	mov	r1, r3
  40245e:	4b0b      	ldr	r3, [pc, #44]	; (40248c <spi_select_device+0x54>)
  402460:	4798      	blx	r3
  402462:	e00d      	b.n	402480 <spi_select_device+0x48>
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  402464:	683b      	ldr	r3, [r7, #0]
  402466:	681b      	ldr	r3, [r3, #0]
  402468:	2b03      	cmp	r3, #3
  40246a:	d809      	bhi.n	402480 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  40246c:	683b      	ldr	r3, [r7, #0]
  40246e:	681b      	ldr	r3, [r3, #0]
  402470:	2201      	movs	r2, #1
  402472:	fa02 f303 	lsl.w	r3, r2, r3
  402476:	43db      	mvns	r3, r3
  402478:	6878      	ldr	r0, [r7, #4]
  40247a:	4619      	mov	r1, r3
  40247c:	4b03      	ldr	r3, [pc, #12]	; (40248c <spi_select_device+0x54>)
  40247e:	4798      	blx	r3
		}
	}
}
  402480:	3708      	adds	r7, #8
  402482:	46bd      	mov	sp, r7
  402484:	bd80      	pop	{r7, pc}
  402486:	bf00      	nop
  402488:	004022ad 	.word	0x004022ad
  40248c:	00403ca1 	.word	0x00403ca1

00402490 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  402490:	b580      	push	{r7, lr}
  402492:	b086      	sub	sp, #24
  402494:	af00      	add	r7, sp, #0
  402496:	60f8      	str	r0, [r7, #12]
  402498:	60b9      	str	r1, [r7, #8]
  40249a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  40249c:	2300      	movs	r3, #0
  40249e:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  4024a0:	68fb      	ldr	r3, [r7, #12]
  4024a2:	2b00      	cmp	r3, #0
  4024a4:	d002      	beq.n	4024ac <_read+0x1c>
		return -1;
  4024a6:	f04f 33ff 	mov.w	r3, #4294967295
  4024aa:	e014      	b.n	4024d6 <_read+0x46>
	}

	for (; len > 0; --len) {
  4024ac:	e00f      	b.n	4024ce <_read+0x3e>
		ptr_get(stdio_base, ptr);
  4024ae:	4b0c      	ldr	r3, [pc, #48]	; (4024e0 <_read+0x50>)
  4024b0:	681b      	ldr	r3, [r3, #0]
  4024b2:	4a0c      	ldr	r2, [pc, #48]	; (4024e4 <_read+0x54>)
  4024b4:	6812      	ldr	r2, [r2, #0]
  4024b6:	4610      	mov	r0, r2
  4024b8:	68b9      	ldr	r1, [r7, #8]
  4024ba:	4798      	blx	r3
		ptr++;
  4024bc:	68bb      	ldr	r3, [r7, #8]
  4024be:	3301      	adds	r3, #1
  4024c0:	60bb      	str	r3, [r7, #8]
		nChars++;
  4024c2:	697b      	ldr	r3, [r7, #20]
  4024c4:	3301      	adds	r3, #1
  4024c6:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4024c8:	687b      	ldr	r3, [r7, #4]
  4024ca:	3b01      	subs	r3, #1
  4024cc:	607b      	str	r3, [r7, #4]
  4024ce:	687b      	ldr	r3, [r7, #4]
  4024d0:	2b00      	cmp	r3, #0
  4024d2:	dcec      	bgt.n	4024ae <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4024d4:	697b      	ldr	r3, [r7, #20]
}
  4024d6:	4618      	mov	r0, r3
  4024d8:	3718      	adds	r7, #24
  4024da:	46bd      	mov	sp, r7
  4024dc:	bd80      	pop	{r7, pc}
  4024de:	bf00      	nop
  4024e0:	20003f0c 	.word	0x20003f0c
  4024e4:	20003f14 	.word	0x20003f14

004024e8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4024e8:	b580      	push	{r7, lr}
  4024ea:	b086      	sub	sp, #24
  4024ec:	af00      	add	r7, sp, #0
  4024ee:	60f8      	str	r0, [r7, #12]
  4024f0:	60b9      	str	r1, [r7, #8]
  4024f2:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4024f4:	2300      	movs	r3, #0
  4024f6:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  4024f8:	68fb      	ldr	r3, [r7, #12]
  4024fa:	2b01      	cmp	r3, #1
  4024fc:	d008      	beq.n	402510 <_write+0x28>
  4024fe:	68fb      	ldr	r3, [r7, #12]
  402500:	2b02      	cmp	r3, #2
  402502:	d005      	beq.n	402510 <_write+0x28>
  402504:	68fb      	ldr	r3, [r7, #12]
  402506:	2b03      	cmp	r3, #3
  402508:	d002      	beq.n	402510 <_write+0x28>
		return -1;
  40250a:	f04f 33ff 	mov.w	r3, #4294967295
  40250e:	e01b      	b.n	402548 <_write+0x60>
	}

	for (; len != 0; --len) {
  402510:	e016      	b.n	402540 <_write+0x58>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  402512:	4b0f      	ldr	r3, [pc, #60]	; (402550 <_write+0x68>)
  402514:	681a      	ldr	r2, [r3, #0]
  402516:	4b0f      	ldr	r3, [pc, #60]	; (402554 <_write+0x6c>)
  402518:	6819      	ldr	r1, [r3, #0]
  40251a:	68bb      	ldr	r3, [r7, #8]
  40251c:	1c58      	adds	r0, r3, #1
  40251e:	60b8      	str	r0, [r7, #8]
  402520:	781b      	ldrb	r3, [r3, #0]
  402522:	4608      	mov	r0, r1
  402524:	4619      	mov	r1, r3
  402526:	4790      	blx	r2
  402528:	4603      	mov	r3, r0
  40252a:	2b00      	cmp	r3, #0
  40252c:	da02      	bge.n	402534 <_write+0x4c>
			return -1;
  40252e:	f04f 33ff 	mov.w	r3, #4294967295
  402532:	e009      	b.n	402548 <_write+0x60>
		}
		++nChars;
  402534:	697b      	ldr	r3, [r7, #20]
  402536:	3301      	adds	r3, #1
  402538:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40253a:	687b      	ldr	r3, [r7, #4]
  40253c:	3b01      	subs	r3, #1
  40253e:	607b      	str	r3, [r7, #4]
  402540:	687b      	ldr	r3, [r7, #4]
  402542:	2b00      	cmp	r3, #0
  402544:	d1e5      	bne.n	402512 <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  402546:	697b      	ldr	r3, [r7, #20]
}
  402548:	4618      	mov	r0, r3
  40254a:	3718      	adds	r7, #24
  40254c:	46bd      	mov	sp, r7
  40254e:	bd80      	pop	{r7, pc}
  402550:	20003f10 	.word	0x20003f10
  402554:	20003f14 	.word	0x20003f14

00402558 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  402558:	b580      	push	{r7, lr}
  40255a:	b082      	sub	sp, #8
  40255c:	af00      	add	r7, sp, #0
  40255e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402560:	6878      	ldr	r0, [r7, #4]
  402562:	4b02      	ldr	r3, [pc, #8]	; (40256c <sysclk_enable_peripheral_clock+0x14>)
  402564:	4798      	blx	r3
}
  402566:	3708      	adds	r7, #8
  402568:	46bd      	mov	sp, r7
  40256a:	bd80      	pop	{r7, pc}
  40256c:	00403bf9 	.word	0x00403bf9

00402570 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  402570:	b580      	push	{r7, lr}
  402572:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  402574:	200b      	movs	r0, #11
  402576:	4b04      	ldr	r3, [pc, #16]	; (402588 <ioport_init+0x18>)
  402578:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40257a:	200c      	movs	r0, #12
  40257c:	4b02      	ldr	r3, [pc, #8]	; (402588 <ioport_init+0x18>)
  40257e:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  402580:	200d      	movs	r0, #13
  402582:	4b01      	ldr	r3, [pc, #4]	; (402588 <ioport_init+0x18>)
  402584:	4798      	blx	r3
	arch_ioport_init();
}
  402586:	bd80      	pop	{r7, pc}
  402588:	00402559 	.word	0x00402559

0040258c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  40258c:	b580      	push	{r7, lr}
  40258e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402590:	4b3a      	ldr	r3, [pc, #232]	; (40267c <board_init+0xf0>)
  402592:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402596:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  402598:	4b39      	ldr	r3, [pc, #228]	; (402680 <board_init+0xf4>)
  40259a:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  40259c:	2017      	movs	r0, #23
  40259e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4025a2:	4b38      	ldr	r3, [pc, #224]	; (402684 <board_init+0xf8>)
  4025a4:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4025a6:	202e      	movs	r0, #46	; 0x2e
  4025a8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4025ac:	4b35      	ldr	r3, [pc, #212]	; (402684 <board_init+0xf8>)
  4025ae:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  4025b0:	2019      	movs	r0, #25
  4025b2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4025b6:	4b33      	ldr	r3, [pc, #204]	; (402684 <board_init+0xf8>)
  4025b8:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4025ba:	200f      	movs	r0, #15
  4025bc:	4932      	ldr	r1, [pc, #200]	; (402688 <board_init+0xfc>)
  4025be:	4b31      	ldr	r3, [pc, #196]	; (402684 <board_init+0xf8>)
  4025c0:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4025c2:	2010      	movs	r0, #16
  4025c4:	4931      	ldr	r1, [pc, #196]	; (40268c <board_init+0x100>)
  4025c6:	4b2f      	ldr	r3, [pc, #188]	; (402684 <board_init+0xf8>)
  4025c8:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4025ca:	4831      	ldr	r0, [pc, #196]	; (402690 <board_init+0x104>)
  4025cc:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4025d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4025d4:	4b2f      	ldr	r3, [pc, #188]	; (402694 <board_init+0x108>)
  4025d6:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  4025d8:	2000      	movs	r0, #0
  4025da:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4025de:	4b29      	ldr	r3, [pc, #164]	; (402684 <board_init+0xf8>)
  4025e0:	4798      	blx	r3

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  4025e2:	2008      	movs	r0, #8
  4025e4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4025e8:	4b26      	ldr	r3, [pc, #152]	; (402684 <board_init+0xf8>)
  4025ea:	4798      	blx	r3
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  4025ec:	2003      	movs	r0, #3
  4025ee:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4025f2:	4b24      	ldr	r3, [pc, #144]	; (402684 <board_init+0xf8>)
  4025f4:	4798      	blx	r3
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  4025f6:	2004      	movs	r0, #4
  4025f8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4025fc:	4b21      	ldr	r3, [pc, #132]	; (402684 <board_init+0xf8>)
  4025fe:	4798      	blx	r3
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  402600:	200c      	movs	r0, #12
  402602:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402606:	4b1f      	ldr	r3, [pc, #124]	; (402684 <board_init+0xf8>)
  402608:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40260a:	200d      	movs	r0, #13
  40260c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402610:	4b1c      	ldr	r3, [pc, #112]	; (402684 <board_init+0xf8>)
  402612:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  402614:	200e      	movs	r0, #14
  402616:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40261a:	4b1a      	ldr	r3, [pc, #104]	; (402684 <board_init+0xf8>)
  40261c:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  40261e:	201f      	movs	r0, #31
  402620:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402624:	4b17      	ldr	r3, [pc, #92]	; (402684 <board_init+0xf8>)
  402626:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  402628:	201e      	movs	r0, #30
  40262a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40262e:	4b15      	ldr	r3, [pc, #84]	; (402684 <board_init+0xf8>)
  402630:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  402632:	200c      	movs	r0, #12
  402634:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402638:	4b12      	ldr	r3, [pc, #72]	; (402684 <board_init+0xf8>)
  40263a:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40263c:	200d      	movs	r0, #13
  40263e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402642:	4b10      	ldr	r3, [pc, #64]	; (402684 <board_init+0xf8>)
  402644:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  402646:	200e      	movs	r0, #14
  402648:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40264c:	4b0d      	ldr	r3, [pc, #52]	; (402684 <board_init+0xf8>)
  40264e:	4798      	blx	r3
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  402650:	201e      	movs	r0, #30
  402652:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402656:	4b0b      	ldr	r3, [pc, #44]	; (402684 <board_init+0xf8>)
  402658:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  40265a:	201c      	movs	r0, #28
  40265c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402660:	4b08      	ldr	r3, [pc, #32]	; (402684 <board_init+0xf8>)
  402662:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  402664:	201d      	movs	r0, #29
  402666:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40266a:	4b06      	ldr	r3, [pc, #24]	; (402684 <board_init+0xf8>)
  40266c:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  40266e:	204d      	movs	r0, #77	; 0x4d
  402670:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402674:	4b03      	ldr	r3, [pc, #12]	; (402684 <board_init+0xf8>)
  402676:	4798      	blx	r3
#ifdef CONF_BOARD_ISO7816
	/* Configure ISO7816 interface TXD & SCK pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif
}
  402678:	bd80      	pop	{r7, pc}
  40267a:	bf00      	nop
  40267c:	400e1450 	.word	0x400e1450
  402680:	00402571 	.word	0x00402571
  402684:	004035d9 	.word	0x004035d9
  402688:	28000079 	.word	0x28000079
  40268c:	28000059 	.word	0x28000059
  402690:	400e0e00 	.word	0x400e0e00
  402694:	0040378d 	.word	0x0040378d

00402698 <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
  402698:	b580      	push	{r7, lr}
  40269a:	b084      	sub	sp, #16
  40269c:	af00      	add	r7, sp, #0
  40269e:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  4026a0:	2300      	movs	r3, #0
  4026a2:	60fb      	str	r3, [r7, #12]
  4026a4:	e017      	b.n	4026d6 <LED_On+0x3e>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  4026a6:	4b0f      	ldr	r3, [pc, #60]	; (4026e4 <LED_On+0x4c>)
  4026a8:	68fa      	ldr	r2, [r7, #12]
  4026aa:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4026ae:	687b      	ldr	r3, [r7, #4]
  4026b0:	429a      	cmp	r2, r3
  4026b2:	d10d      	bne.n	4026d0 <LED_On+0x38>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  4026b4:	4a0b      	ldr	r2, [pc, #44]	; (4026e4 <LED_On+0x4c>)
  4026b6:	68fb      	ldr	r3, [r7, #12]
  4026b8:	00db      	lsls	r3, r3, #3
  4026ba:	4413      	add	r3, r2
  4026bc:	685b      	ldr	r3, [r3, #4]
  4026be:	2b01      	cmp	r3, #1
  4026c0:	d103      	bne.n	4026ca <LED_On+0x32>
				gpio_set_pin_high(led_gpio);
  4026c2:	6878      	ldr	r0, [r7, #4]
  4026c4:	4b08      	ldr	r3, [pc, #32]	; (4026e8 <LED_On+0x50>)
  4026c6:	4798      	blx	r3
  4026c8:	e002      	b.n	4026d0 <LED_On+0x38>
			} else {
				gpio_set_pin_low(led_gpio);
  4026ca:	6878      	ldr	r0, [r7, #4]
  4026cc:	4b07      	ldr	r3, [pc, #28]	; (4026ec <LED_On+0x54>)
  4026ce:	4798      	blx	r3
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  4026d0:	68fb      	ldr	r3, [r7, #12]
  4026d2:	3301      	adds	r3, #1
  4026d4:	60fb      	str	r3, [r7, #12]
  4026d6:	68fb      	ldr	r3, [r7, #12]
  4026d8:	2b03      	cmp	r3, #3
  4026da:	d9e4      	bls.n	4026a6 <LED_On+0xe>
			} else {
				gpio_set_pin_low(led_gpio);
			}
		}
	}
}
  4026dc:	3710      	adds	r7, #16
  4026de:	46bd      	mov	sp, r7
  4026e0:	bd80      	pop	{r7, pc}
  4026e2:	bf00      	nop
  4026e4:	0040e300 	.word	0x0040e300
  4026e8:	00403529 	.word	0x00403529
  4026ec:	00403555 	.word	0x00403555

004026f0 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4026f0:	b480      	push	{r7}
  4026f2:	b08b      	sub	sp, #44	; 0x2c
  4026f4:	af00      	add	r7, sp, #0
  4026f6:	6078      	str	r0, [r7, #4]
  4026f8:	460b      	mov	r3, r1
  4026fa:	70fb      	strb	r3, [r7, #3]
  4026fc:	687b      	ldr	r3, [r7, #4]
  4026fe:	627b      	str	r3, [r7, #36]	; 0x24
  402700:	78fb      	ldrb	r3, [r7, #3]
  402702:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402708:	61fb      	str	r3, [r7, #28]
  40270a:	69fb      	ldr	r3, [r7, #28]
  40270c:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40270e:	69bb      	ldr	r3, [r7, #24]
  402710:	095b      	lsrs	r3, r3, #5
  402712:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402714:	697b      	ldr	r3, [r7, #20]
  402716:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40271a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40271e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402720:	613b      	str	r3, [r7, #16]

	if (level) {
  402722:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402726:	2b00      	cmp	r3, #0
  402728:	d009      	beq.n	40273e <ioport_set_pin_level+0x4e>
  40272a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40272c:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40272e:	68fb      	ldr	r3, [r7, #12]
  402730:	f003 031f 	and.w	r3, r3, #31
  402734:	2201      	movs	r2, #1
  402736:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402738:	693b      	ldr	r3, [r7, #16]
  40273a:	631a      	str	r2, [r3, #48]	; 0x30
  40273c:	e008      	b.n	402750 <ioport_set_pin_level+0x60>
  40273e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402740:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402742:	68bb      	ldr	r3, [r7, #8]
  402744:	f003 031f 	and.w	r3, r3, #31
  402748:	2201      	movs	r2, #1
  40274a:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40274c:	693b      	ldr	r3, [r7, #16]
  40274e:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  402750:	372c      	adds	r7, #44	; 0x2c
  402752:	46bd      	mov	sp, r7
  402754:	f85d 7b04 	ldr.w	r7, [sp], #4
  402758:	4770      	bx	lr
  40275a:	bf00      	nop

0040275c <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  40275c:	b580      	push	{r7, lr}
  40275e:	b084      	sub	sp, #16
  402760:	af00      	add	r7, sp, #0
  402762:	6078      	str	r0, [r7, #4]
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  402764:	687b      	ldr	r3, [r7, #4]
  402766:	f1c3 0311 	rsb	r3, r3, #17
  40276a:	607b      	str	r3, [r7, #4]
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  40276c:	687b      	ldr	r3, [r7, #4]
  40276e:	2b10      	cmp	r3, #16
  402770:	bf28      	it	cs
  402772:	2310      	movcs	r3, #16
  402774:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  402776:	687b      	ldr	r3, [r7, #4]
  402778:	2b00      	cmp	r3, #0
  40277a:	d001      	beq.n	402780 <aat31xx_set_backlight+0x24>
  40277c:	687b      	ldr	r3, [r7, #4]
  40277e:	e000      	b.n	402782 <aat31xx_set_backlight+0x26>
  402780:	2301      	movs	r3, #1
  402782:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  402784:	2300      	movs	r3, #0
  402786:	60fb      	str	r3, [r7, #12]
  402788:	e01a      	b.n	4027c0 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  40278a:	204d      	movs	r0, #77	; 0x4d
  40278c:	2100      	movs	r1, #0
  40278e:	4b14      	ldr	r3, [pc, #80]	; (4027e0 <aat31xx_set_backlight+0x84>)
  402790:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  402792:	2318      	movs	r3, #24
  402794:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  402796:	bf00      	nop
  402798:	68bb      	ldr	r3, [r7, #8]
  40279a:	1e5a      	subs	r2, r3, #1
  40279c:	60ba      	str	r2, [r7, #8]
  40279e:	2b00      	cmp	r3, #0
  4027a0:	d1fa      	bne.n	402798 <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  4027a2:	204d      	movs	r0, #77	; 0x4d
  4027a4:	2101      	movs	r1, #1
  4027a6:	4b0e      	ldr	r3, [pc, #56]	; (4027e0 <aat31xx_set_backlight+0x84>)
  4027a8:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  4027aa:	2318      	movs	r3, #24
  4027ac:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  4027ae:	bf00      	nop
  4027b0:	68bb      	ldr	r3, [r7, #8]
  4027b2:	1e5a      	subs	r2, r3, #1
  4027b4:	60ba      	str	r2, [r7, #8]
  4027b6:	2b00      	cmp	r3, #0
  4027b8:	d1fa      	bne.n	4027b0 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4027ba:	68fb      	ldr	r3, [r7, #12]
  4027bc:	3301      	adds	r3, #1
  4027be:	60fb      	str	r3, [r7, #12]
  4027c0:	68fa      	ldr	r2, [r7, #12]
  4027c2:	687b      	ldr	r3, [r7, #4]
  4027c4:	429a      	cmp	r2, r3
  4027c6:	d3e0      	bcc.n	40278a <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  4027c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4027cc:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  4027ce:	bf00      	nop
  4027d0:	68bb      	ldr	r3, [r7, #8]
  4027d2:	1e5a      	subs	r2, r3, #1
  4027d4:	60ba      	str	r2, [r7, #8]
  4027d6:	2b00      	cmp	r3, #0
  4027d8:	d1fa      	bne.n	4027d0 <aat31xx_set_backlight+0x74>
	}
}
  4027da:	3710      	adds	r7, #16
  4027dc:	46bd      	mov	sp, r7
  4027de:	bd80      	pop	{r7, pc}
  4027e0:	004026f1 	.word	0x004026f1

004027e4 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4027e4:	b580      	push	{r7, lr}
  4027e6:	b082      	sub	sp, #8
  4027e8:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  4027ea:	204d      	movs	r0, #77	; 0x4d
  4027ec:	2100      	movs	r1, #0
  4027ee:	4b07      	ldr	r3, [pc, #28]	; (40280c <aat31xx_disable_backlight+0x28>)
  4027f0:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  4027f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4027f6:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  4027f8:	bf00      	nop
  4027fa:	687b      	ldr	r3, [r7, #4]
  4027fc:	1e5a      	subs	r2, r3, #1
  4027fe:	607a      	str	r2, [r7, #4]
  402800:	2b00      	cmp	r3, #0
  402802:	d1fa      	bne.n	4027fa <aat31xx_disable_backlight+0x16>
	}
}
  402804:	3708      	adds	r7, #8
  402806:	46bd      	mov	sp, r7
  402808:	bd80      	pop	{r7, pc}
  40280a:	bf00      	nop
  40280c:	004026f1 	.word	0x004026f1

00402810 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  402810:	b480      	push	{r7}
  402812:	b083      	sub	sp, #12
  402814:	af00      	add	r7, sp, #0
  402816:	4603      	mov	r3, r0
  402818:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  40281a:	4b08      	ldr	r3, [pc, #32]	; (40283c <NVIC_EnableIRQ+0x2c>)
  40281c:	f997 2007 	ldrsb.w	r2, [r7, #7]
  402820:	0952      	lsrs	r2, r2, #5
  402822:	79f9      	ldrb	r1, [r7, #7]
  402824:	f001 011f 	and.w	r1, r1, #31
  402828:	2001      	movs	r0, #1
  40282a:	fa00 f101 	lsl.w	r1, r0, r1
  40282e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  402832:	370c      	adds	r7, #12
  402834:	46bd      	mov	sp, r7
  402836:	f85d 7b04 	ldr.w	r7, [sp], #4
  40283a:	4770      	bx	lr
  40283c:	e000e100 	.word	0xe000e100

00402840 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  402840:	b480      	push	{r7}
  402842:	b083      	sub	sp, #12
  402844:	af00      	add	r7, sp, #0
  402846:	4603      	mov	r3, r0
  402848:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40284a:	4b09      	ldr	r3, [pc, #36]	; (402870 <NVIC_DisableIRQ+0x30>)
  40284c:	f997 2007 	ldrsb.w	r2, [r7, #7]
  402850:	0952      	lsrs	r2, r2, #5
  402852:	79f9      	ldrb	r1, [r7, #7]
  402854:	f001 011f 	and.w	r1, r1, #31
  402858:	2001      	movs	r0, #1
  40285a:	fa00 f101 	lsl.w	r1, r0, r1
  40285e:	3220      	adds	r2, #32
  402860:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  402864:	370c      	adds	r7, #12
  402866:	46bd      	mov	sp, r7
  402868:	f85d 7b04 	ldr.w	r7, [sp], #4
  40286c:	4770      	bx	lr
  40286e:	bf00      	nop
  402870:	e000e100 	.word	0xe000e100

00402874 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  402874:	b480      	push	{r7}
  402876:	b083      	sub	sp, #12
  402878:	af00      	add	r7, sp, #0
  40287a:	4603      	mov	r3, r0
  40287c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40287e:	4b09      	ldr	r3, [pc, #36]	; (4028a4 <NVIC_ClearPendingIRQ+0x30>)
  402880:	f997 2007 	ldrsb.w	r2, [r7, #7]
  402884:	0952      	lsrs	r2, r2, #5
  402886:	79f9      	ldrb	r1, [r7, #7]
  402888:	f001 011f 	and.w	r1, r1, #31
  40288c:	2001      	movs	r0, #1
  40288e:	fa00 f101 	lsl.w	r1, r0, r1
  402892:	3260      	adds	r2, #96	; 0x60
  402894:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  402898:	370c      	adds	r7, #12
  40289a:	46bd      	mov	sp, r7
  40289c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4028a0:	4770      	bx	lr
  4028a2:	bf00      	nop
  4028a4:	e000e100 	.word	0xe000e100

004028a8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4028a8:	b480      	push	{r7}
  4028aa:	b083      	sub	sp, #12
  4028ac:	af00      	add	r7, sp, #0
  4028ae:	4603      	mov	r3, r0
  4028b0:	6039      	str	r1, [r7, #0]
  4028b2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4028b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4028b8:	2b00      	cmp	r3, #0
  4028ba:	da0b      	bge.n	4028d4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4028bc:	490d      	ldr	r1, [pc, #52]	; (4028f4 <NVIC_SetPriority+0x4c>)
  4028be:	79fb      	ldrb	r3, [r7, #7]
  4028c0:	f003 030f 	and.w	r3, r3, #15
  4028c4:	3b04      	subs	r3, #4
  4028c6:	683a      	ldr	r2, [r7, #0]
  4028c8:	b2d2      	uxtb	r2, r2
  4028ca:	0112      	lsls	r2, r2, #4
  4028cc:	b2d2      	uxtb	r2, r2
  4028ce:	440b      	add	r3, r1
  4028d0:	761a      	strb	r2, [r3, #24]
  4028d2:	e009      	b.n	4028e8 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4028d4:	4908      	ldr	r1, [pc, #32]	; (4028f8 <NVIC_SetPriority+0x50>)
  4028d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4028da:	683a      	ldr	r2, [r7, #0]
  4028dc:	b2d2      	uxtb	r2, r2
  4028de:	0112      	lsls	r2, r2, #4
  4028e0:	b2d2      	uxtb	r2, r2
  4028e2:	440b      	add	r3, r1
  4028e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4028e8:	370c      	adds	r7, #12
  4028ea:	46bd      	mov	sp, r7
  4028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4028f0:	4770      	bx	lr
  4028f2:	bf00      	nop
  4028f4:	e000ed00 	.word	0xe000ed00
  4028f8:	e000e100 	.word	0xe000e100

004028fc <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  4028fc:	b480      	push	{r7}
  4028fe:	b083      	sub	sp, #12
  402900:	af00      	add	r7, sp, #0
  402902:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  402904:	687b      	ldr	r3, [r7, #4]
  402906:	2280      	movs	r2, #128	; 0x80
  402908:	601a      	str	r2, [r3, #0]
}
  40290a:	370c      	adds	r7, #12
  40290c:	46bd      	mov	sp, r7
  40290e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402912:	4770      	bx	lr

00402914 <spi_enable>:
 * \brief Enable SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
  402914:	b480      	push	{r7}
  402916:	b083      	sub	sp, #12
  402918:	af00      	add	r7, sp, #0
  40291a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40291c:	687b      	ldr	r3, [r7, #4]
  40291e:	2201      	movs	r2, #1
  402920:	601a      	str	r2, [r3, #0]
}
  402922:	370c      	adds	r7, #12
  402924:	46bd      	mov	sp, r7
  402926:	f85d 7b04 	ldr.w	r7, [sp], #4
  40292a:	4770      	bx	lr

0040292c <spi_disable>:
 * should check TX_EMPTY before disabling SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
  40292c:	b480      	push	{r7}
  40292e:	b083      	sub	sp, #12
  402930:	af00      	add	r7, sp, #0
  402932:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  402934:	687b      	ldr	r3, [r7, #4]
  402936:	2202      	movs	r2, #2
  402938:	601a      	str	r2, [r3, #0]
}
  40293a:	370c      	adds	r7, #12
  40293c:	46bd      	mov	sp, r7
  40293e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402942:	4770      	bx	lr

00402944 <spi_set_lastxfer>:
 *  The next transfer is the last transfer and after that CS is de-asserted.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
  402944:	b480      	push	{r7}
  402946:	b083      	sub	sp, #12
  402948:	af00      	add	r7, sp, #0
  40294a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  40294c:	687b      	ldr	r3, [r7, #4]
  40294e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  402952:	601a      	str	r2, [r3, #0]
}
  402954:	370c      	adds	r7, #12
  402956:	46bd      	mov	sp, r7
  402958:	f85d 7b04 	ldr.w	r7, [sp], #4
  40295c:	4770      	bx	lr
  40295e:	bf00      	nop

00402960 <spi_enable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  402960:	b480      	push	{r7}
  402962:	b083      	sub	sp, #12
  402964:	af00      	add	r7, sp, #0
  402966:	6078      	str	r0, [r7, #4]
  402968:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IER = ul_sources;
  40296a:	687b      	ldr	r3, [r7, #4]
  40296c:	683a      	ldr	r2, [r7, #0]
  40296e:	615a      	str	r2, [r3, #20]
}
  402970:	370c      	adds	r7, #12
  402972:	46bd      	mov	sp, r7
  402974:	f85d 7b04 	ldr.w	r7, [sp], #4
  402978:	4770      	bx	lr
  40297a:	bf00      	nop

0040297c <spi_disable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  40297c:	b480      	push	{r7}
  40297e:	b083      	sub	sp, #12
  402980:	af00      	add	r7, sp, #0
  402982:	6078      	str	r0, [r7, #4]
  402984:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IDR = ul_sources;
  402986:	687b      	ldr	r3, [r7, #4]
  402988:	683a      	ldr	r2, [r7, #0]
  40298a:	619a      	str	r2, [r3, #24]
}
  40298c:	370c      	adds	r7, #12
  40298e:	46bd      	mov	sp, r7
  402990:	f85d 7b04 	ldr.w	r7, [sp], #4
  402994:	4770      	bx	lr
  402996:	bf00      	nop

00402998 <spi_read_interrupt_mask>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
  402998:	b480      	push	{r7}
  40299a:	b083      	sub	sp, #12
  40299c:	af00      	add	r7, sp, #0
  40299e:	6078      	str	r0, [r7, #4]
	return p_spi->SPI_IMR;
  4029a0:	687b      	ldr	r3, [r7, #4]
  4029a2:	69db      	ldr	r3, [r3, #28]
}
  4029a4:	4618      	mov	r0, r3
  4029a6:	370c      	adds	r7, #12
  4029a8:	46bd      	mov	sp, r7
  4029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4029ae:	4770      	bx	lr

004029b0 <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  4029b0:	b590      	push	{r4, r7, lr}
  4029b2:	b083      	sub	sp, #12
  4029b4:	af00      	add	r7, sp, #0
  4029b6:	4603      	mov	r3, r0
  4029b8:	71fb      	strb	r3, [r7, #7]
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  4029ba:	480f      	ldr	r0, [pc, #60]	; (4029f8 <ili9225_write_cmd+0x48>)
  4029bc:	2102      	movs	r1, #2
  4029be:	2200      	movs	r2, #0
  4029c0:	4b0e      	ldr	r3, [pc, #56]	; (4029fc <ili9225_write_cmd+0x4c>)
  4029c2:	4798      	blx	r3
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  4029c4:	480c      	ldr	r0, [pc, #48]	; (4029f8 <ili9225_write_cmd+0x48>)
  4029c6:	4b0e      	ldr	r3, [pc, #56]	; (402a00 <ili9225_write_cmd+0x50>)
  4029c8:	4798      	blx	r3

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  4029ca:	201c      	movs	r0, #28
  4029cc:	4b0d      	ldr	r3, [pc, #52]	; (402a04 <ili9225_write_cmd+0x54>)
  4029ce:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  4029d0:	79fb      	ldrb	r3, [r7, #7]
  4029d2:	b29b      	uxth	r3, r3
  4029d4:	4808      	ldr	r0, [pc, #32]	; (4029f8 <ili9225_write_cmd+0x48>)
  4029d6:	4619      	mov	r1, r3
  4029d8:	2202      	movs	r2, #2
  4029da:	2300      	movs	r3, #0
  4029dc:	4c0a      	ldr	r4, [pc, #40]	; (402a08 <ili9225_write_cmd+0x58>)
  4029de:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  4029e0:	4805      	ldr	r0, [pc, #20]	; (4029f8 <ili9225_write_cmd+0x48>)
  4029e2:	4b0a      	ldr	r3, [pc, #40]	; (402a0c <ili9225_write_cmd+0x5c>)
  4029e4:	4798      	blx	r3

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  4029e6:	4804      	ldr	r0, [pc, #16]	; (4029f8 <ili9225_write_cmd+0x48>)
  4029e8:	2102      	movs	r1, #2
  4029ea:	2280      	movs	r2, #128	; 0x80
  4029ec:	4b03      	ldr	r3, [pc, #12]	; (4029fc <ili9225_write_cmd+0x4c>)
  4029ee:	4798      	blx	r3
}
  4029f0:	370c      	adds	r7, #12
  4029f2:	46bd      	mov	sp, r7
  4029f4:	bd90      	pop	{r4, r7, pc}
  4029f6:	bf00      	nop
  4029f8:	40008000 	.word	0x40008000
  4029fc:	00403ebd 	.word	0x00403ebd
  402a00:	00402915 	.word	0x00402915
  402a04:	00403555 	.word	0x00403555
  402a08:	00403d05 	.word	0x00403d05
  402a0c:	0040292d 	.word	0x0040292d

00402a10 <ili9225_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
  402a10:	b580      	push	{r7, lr}
  402a12:	af00      	add	r7, sp, #0
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  402a14:	2022      	movs	r0, #34	; 0x22
  402a16:	4b01      	ldr	r3, [pc, #4]	; (402a1c <ili9225_write_ram_prepare+0xc>)
  402a18:	4798      	blx	r3
}
  402a1a:	bd80      	pop	{r7, pc}
  402a1c:	004029b1 	.word	0x004029b1

00402a20 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  402a20:	b590      	push	{r4, r7, lr}
  402a22:	b083      	sub	sp, #12
  402a24:	af00      	add	r7, sp, #0
  402a26:	4603      	mov	r3, r0
  402a28:	80fb      	strh	r3, [r7, #6]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  402a2a:	4809      	ldr	r0, [pc, #36]	; (402a50 <ili9225_write_ram+0x30>)
  402a2c:	4b09      	ldr	r3, [pc, #36]	; (402a54 <ili9225_write_ram+0x34>)
  402a2e:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  402a30:	201c      	movs	r0, #28
  402a32:	4b09      	ldr	r3, [pc, #36]	; (402a58 <ili9225_write_ram+0x38>)
  402a34:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  402a36:	88fb      	ldrh	r3, [r7, #6]
  402a38:	4805      	ldr	r0, [pc, #20]	; (402a50 <ili9225_write_ram+0x30>)
  402a3a:	4619      	mov	r1, r3
  402a3c:	2202      	movs	r2, #2
  402a3e:	2300      	movs	r3, #0
  402a40:	4c06      	ldr	r4, [pc, #24]	; (402a5c <ili9225_write_ram+0x3c>)
  402a42:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  402a44:	4802      	ldr	r0, [pc, #8]	; (402a50 <ili9225_write_ram+0x30>)
  402a46:	4b06      	ldr	r3, [pc, #24]	; (402a60 <ili9225_write_ram+0x40>)
  402a48:	4798      	blx	r3
}
  402a4a:	370c      	adds	r7, #12
  402a4c:	46bd      	mov	sp, r7
  402a4e:	bd90      	pop	{r4, r7, pc}
  402a50:	40008000 	.word	0x40008000
  402a54:	00402915 	.word	0x00402915
  402a58:	00403529 	.word	0x00403529
  402a5c:	00403d05 	.word	0x00403d05
  402a60:	0040292d 	.word	0x0040292d

00402a64 <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  402a64:	b590      	push	{r4, r7, lr}
  402a66:	b085      	sub	sp, #20
  402a68:	af00      	add	r7, sp, #0
  402a6a:	6078      	str	r0, [r7, #4]
  402a6c:	6039      	str	r1, [r7, #0]
	volatile uint32_t i;
	if (ul_size == 0)
  402a6e:	683b      	ldr	r3, [r7, #0]
  402a70:	2b00      	cmp	r3, #0
  402a72:	d100      	bne.n	402a76 <ili9225_write_ram_buffer+0x12>
		return;
  402a74:	e01d      	b.n	402ab2 <ili9225_write_ram_buffer+0x4e>

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  402a76:	4810      	ldr	r0, [pc, #64]	; (402ab8 <ili9225_write_ram_buffer+0x54>)
  402a78:	4b10      	ldr	r3, [pc, #64]	; (402abc <ili9225_write_ram_buffer+0x58>)
  402a7a:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  402a7c:	201c      	movs	r0, #28
  402a7e:	4b10      	ldr	r3, [pc, #64]	; (402ac0 <ili9225_write_ram_buffer+0x5c>)
  402a80:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  402a82:	2300      	movs	r3, #0
  402a84:	60fb      	str	r3, [r7, #12]
  402a86:	e00d      	b.n	402aa4 <ili9225_write_ram_buffer+0x40>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  402a88:	68fb      	ldr	r3, [r7, #12]
  402a8a:	005b      	lsls	r3, r3, #1
  402a8c:	687a      	ldr	r2, [r7, #4]
  402a8e:	4413      	add	r3, r2
  402a90:	881b      	ldrh	r3, [r3, #0]
  402a92:	4809      	ldr	r0, [pc, #36]	; (402ab8 <ili9225_write_ram_buffer+0x54>)
  402a94:	4619      	mov	r1, r3
  402a96:	2202      	movs	r2, #2
  402a98:	2300      	movs	r3, #0
  402a9a:	4c0a      	ldr	r4, [pc, #40]	; (402ac4 <ili9225_write_ram_buffer+0x60>)
  402a9c:	47a0      	blx	r4
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  402a9e:	68fb      	ldr	r3, [r7, #12]
  402aa0:	3301      	adds	r3, #1
  402aa2:	60fb      	str	r3, [r7, #12]
  402aa4:	68fa      	ldr	r2, [r7, #12]
  402aa6:	683b      	ldr	r3, [r7, #0]
  402aa8:	429a      	cmp	r2, r3
  402aaa:	d3ed      	bcc.n	402a88 <ili9225_write_ram_buffer+0x24>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
  402aac:	4802      	ldr	r0, [pc, #8]	; (402ab8 <ili9225_write_ram_buffer+0x54>)
  402aae:	4b06      	ldr	r3, [pc, #24]	; (402ac8 <ili9225_write_ram_buffer+0x64>)
  402ab0:	4798      	blx	r3
}
  402ab2:	3714      	adds	r7, #20
  402ab4:	46bd      	mov	sp, r7
  402ab6:	bd90      	pop	{r4, r7, pc}
  402ab8:	40008000 	.word	0x40008000
  402abc:	00402915 	.word	0x00402915
  402ac0:	00403529 	.word	0x00403529
  402ac4:	00403d05 	.word	0x00403d05
  402ac8:	0040292d 	.word	0x0040292d

00402acc <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  402acc:	b580      	push	{r7, lr}
  402ace:	b082      	sub	sp, #8
  402ad0:	af00      	add	r7, sp, #0
  402ad2:	4602      	mov	r2, r0
  402ad4:	460b      	mov	r3, r1
  402ad6:	71fa      	strb	r2, [r7, #7]
  402ad8:	80bb      	strh	r3, [r7, #4]
	ili9225_write_cmd(uc_reg);
  402ada:	79fb      	ldrb	r3, [r7, #7]
  402adc:	4618      	mov	r0, r3
  402ade:	4b04      	ldr	r3, [pc, #16]	; (402af0 <ili9225_write_register+0x24>)
  402ae0:	4798      	blx	r3
	ili9225_write_ram(us_data);
  402ae2:	88bb      	ldrh	r3, [r7, #4]
  402ae4:	4618      	mov	r0, r3
  402ae6:	4b03      	ldr	r3, [pc, #12]	; (402af4 <ili9225_write_register+0x28>)
  402ae8:	4798      	blx	r3
}
  402aea:	3708      	adds	r7, #8
  402aec:	46bd      	mov	sp, r7
  402aee:	bd80      	pop	{r7, pc}
  402af0:	004029b1 	.word	0x004029b1
  402af4:	00402a21 	.word	0x00402a21

00402af8 <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  402af8:	b480      	push	{r7}
  402afa:	b085      	sub	sp, #20
  402afc:	af00      	add	r7, sp, #0
  402afe:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  402b00:	2300      	movs	r3, #0
  402b02:	60fb      	str	r3, [r7, #12]
  402b04:	e00c      	b.n	402b20 <ili9225_delay+0x28>
		for(i = 0; i < 100000; i++) {
  402b06:	2300      	movs	r3, #0
  402b08:	60fb      	str	r3, [r7, #12]
  402b0a:	e002      	b.n	402b12 <ili9225_delay+0x1a>
  402b0c:	68fb      	ldr	r3, [r7, #12]
  402b0e:	3301      	adds	r3, #1
  402b10:	60fb      	str	r3, [r7, #12]
  402b12:	68fa      	ldr	r2, [r7, #12]
  402b14:	4b07      	ldr	r3, [pc, #28]	; (402b34 <ili9225_delay+0x3c>)
  402b16:	429a      	cmp	r2, r3
  402b18:	d9f8      	bls.n	402b0c <ili9225_delay+0x14>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  402b1a:	68fb      	ldr	r3, [r7, #12]
  402b1c:	3301      	adds	r3, #1
  402b1e:	60fb      	str	r3, [r7, #12]
  402b20:	68fa      	ldr	r2, [r7, #12]
  402b22:	687b      	ldr	r3, [r7, #4]
  402b24:	429a      	cmp	r2, r3
  402b26:	d3ee      	bcc.n	402b06 <ili9225_delay+0xe>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  402b28:	3714      	adds	r7, #20
  402b2a:	46bd      	mov	sp, r7
  402b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b30:	4770      	bx	lr
  402b32:	bf00      	nop
  402b34:	0001869f 	.word	0x0001869f

00402b38 <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  402b38:	b480      	push	{r7}
  402b3a:	b087      	sub	sp, #28
  402b3c:	af00      	add	r7, sp, #0
  402b3e:	60f8      	str	r0, [r7, #12]
  402b40:	60b9      	str	r1, [r7, #8]
  402b42:	607a      	str	r2, [r7, #4]
  402b44:	603b      	str	r3, [r7, #0]
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  402b46:	68fb      	ldr	r3, [r7, #12]
  402b48:	681b      	ldr	r3, [r3, #0]
  402b4a:	2baf      	cmp	r3, #175	; 0xaf
  402b4c:	d902      	bls.n	402b54 <ili9225_check_box_coordinates+0x1c>
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  402b4e:	68fb      	ldr	r3, [r7, #12]
  402b50:	22af      	movs	r2, #175	; 0xaf
  402b52:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  402b54:	687b      	ldr	r3, [r7, #4]
  402b56:	681b      	ldr	r3, [r3, #0]
  402b58:	2baf      	cmp	r3, #175	; 0xaf
  402b5a:	d902      	bls.n	402b62 <ili9225_check_box_coordinates+0x2a>
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  402b5c:	687b      	ldr	r3, [r7, #4]
  402b5e:	22af      	movs	r2, #175	; 0xaf
  402b60:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  402b62:	68bb      	ldr	r3, [r7, #8]
  402b64:	681b      	ldr	r3, [r3, #0]
  402b66:	2bdb      	cmp	r3, #219	; 0xdb
  402b68:	d902      	bls.n	402b70 <ili9225_check_box_coordinates+0x38>
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  402b6a:	68bb      	ldr	r3, [r7, #8]
  402b6c:	22db      	movs	r2, #219	; 0xdb
  402b6e:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  402b70:	683b      	ldr	r3, [r7, #0]
  402b72:	681b      	ldr	r3, [r3, #0]
  402b74:	2bdb      	cmp	r3, #219	; 0xdb
  402b76:	d902      	bls.n	402b7e <ili9225_check_box_coordinates+0x46>
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  402b78:	683b      	ldr	r3, [r7, #0]
  402b7a:	22db      	movs	r2, #219	; 0xdb
  402b7c:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  402b7e:	68fb      	ldr	r3, [r7, #12]
  402b80:	681a      	ldr	r2, [r3, #0]
  402b82:	687b      	ldr	r3, [r7, #4]
  402b84:	681b      	ldr	r3, [r3, #0]
  402b86:	429a      	cmp	r2, r3
  402b88:	d909      	bls.n	402b9e <ili9225_check_box_coordinates+0x66>
		ul = *p_ul_x1;
  402b8a:	68fb      	ldr	r3, [r7, #12]
  402b8c:	681b      	ldr	r3, [r3, #0]
  402b8e:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  402b90:	687b      	ldr	r3, [r7, #4]
  402b92:	681a      	ldr	r2, [r3, #0]
  402b94:	68fb      	ldr	r3, [r7, #12]
  402b96:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = ul;
  402b98:	687b      	ldr	r3, [r7, #4]
  402b9a:	697a      	ldr	r2, [r7, #20]
  402b9c:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  402b9e:	68bb      	ldr	r3, [r7, #8]
  402ba0:	681a      	ldr	r2, [r3, #0]
  402ba2:	683b      	ldr	r3, [r7, #0]
  402ba4:	681b      	ldr	r3, [r3, #0]
  402ba6:	429a      	cmp	r2, r3
  402ba8:	d909      	bls.n	402bbe <ili9225_check_box_coordinates+0x86>
		ul = *p_ul_y1;
  402baa:	68bb      	ldr	r3, [r7, #8]
  402bac:	681b      	ldr	r3, [r3, #0]
  402bae:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  402bb0:	683b      	ldr	r3, [r7, #0]
  402bb2:	681a      	ldr	r2, [r3, #0]
  402bb4:	68bb      	ldr	r3, [r7, #8]
  402bb6:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = ul;
  402bb8:	683b      	ldr	r3, [r7, #0]
  402bba:	697a      	ldr	r2, [r7, #20]
  402bbc:	601a      	str	r2, [r3, #0]
	}
}
  402bbe:	371c      	adds	r7, #28
  402bc0:	46bd      	mov	sp, r7
  402bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  402bc6:	4770      	bx	lr

00402bc8 <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  402bc8:	b590      	push	{r4, r7, lr}
  402bca:	b087      	sub	sp, #28
  402bcc:	af02      	add	r7, sp, #8
  402bce:	6078      	str	r0, [r7, #4]
	struct spi_device ILI9225_SPI_DEVICE = {
  402bd0:	2302      	movs	r3, #2
  402bd2:	60fb      	str	r3, [r7, #12]
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  402bd4:	201d      	movs	r0, #29
  402bd6:	4b77      	ldr	r3, [pc, #476]	; (402db4 <ili9225_init+0x1ec>)
  402bd8:	4798      	blx	r3
	ili9225_delay(2); /* wait for at least 2ms */
  402bda:	2002      	movs	r0, #2
  402bdc:	4b76      	ldr	r3, [pc, #472]	; (402db8 <ili9225_init+0x1f0>)
  402bde:	4798      	blx	r3

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  402be0:	201d      	movs	r0, #29
  402be2:	4b76      	ldr	r3, [pc, #472]	; (402dbc <ili9225_init+0x1f4>)
  402be4:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  402be6:	2014      	movs	r0, #20
  402be8:	4b73      	ldr	r3, [pc, #460]	; (402db8 <ili9225_init+0x1f0>)
  402bea:	4798      	blx	r3

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  402bec:	201d      	movs	r0, #29
  402bee:	4b71      	ldr	r3, [pc, #452]	; (402db4 <ili9225_init+0x1ec>)
  402bf0:	4798      	blx	r3
	ili9225_delay(50); /* wait for at least 50ms */
  402bf2:	2032      	movs	r0, #50	; 0x32
  402bf4:	4b70      	ldr	r3, [pc, #448]	; (402db8 <ili9225_init+0x1f0>)
  402bf6:	4798      	blx	r3

	/* Finish current transfer and reset SPI */
	spi_disable(BOARD_ILI9225_SPI);
  402bf8:	4871      	ldr	r0, [pc, #452]	; (402dc0 <ili9225_init+0x1f8>)
  402bfa:	4b72      	ldr	r3, [pc, #456]	; (402dc4 <ili9225_init+0x1fc>)
  402bfc:	4798      	blx	r3
	spi_reset(BOARD_ILI9225_SPI);
  402bfe:	4870      	ldr	r0, [pc, #448]	; (402dc0 <ili9225_init+0x1f8>)
  402c00:	4b71      	ldr	r3, [pc, #452]	; (402dc8 <ili9225_init+0x200>)
  402c02:	4798      	blx	r3
	spi_set_lastxfer(BOARD_ILI9225_SPI);
  402c04:	486e      	ldr	r0, [pc, #440]	; (402dc0 <ili9225_init+0x1f8>)
  402c06:	4b71      	ldr	r3, [pc, #452]	; (402dcc <ili9225_init+0x204>)
  402c08:	4798      	blx	r3

	/* Enable Interrupt */
	NVIC_DisableIRQ(BOARD_ILI9225_SPI_IRQN);
  402c0a:	2015      	movs	r0, #21
  402c0c:	4b70      	ldr	r3, [pc, #448]	; (402dd0 <ili9225_init+0x208>)
  402c0e:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
  402c10:	2015      	movs	r0, #21
  402c12:	4b70      	ldr	r3, [pc, #448]	; (402dd4 <ili9225_init+0x20c>)
  402c14:	4798      	blx	r3
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
  402c16:	2015      	movs	r0, #21
  402c18:	2100      	movs	r1, #0
  402c1a:	4b6f      	ldr	r3, [pc, #444]	; (402dd8 <ili9225_init+0x210>)
  402c1c:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);
  402c1e:	2015      	movs	r0, #21
  402c20:	4b6e      	ldr	r3, [pc, #440]	; (402ddc <ili9225_init+0x214>)
  402c22:	4798      	blx	r3

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  402c24:	4866      	ldr	r0, [pc, #408]	; (402dc0 <ili9225_init+0x1f8>)
  402c26:	4b6e      	ldr	r3, [pc, #440]	; (402de0 <ili9225_init+0x218>)
  402c28:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  402c2a:	f107 030c 	add.w	r3, r7, #12
  402c2e:	2200      	movs	r2, #0
  402c30:	9200      	str	r2, [sp, #0]
  402c32:	4863      	ldr	r0, [pc, #396]	; (402dc0 <ili9225_init+0x1f8>)
  402c34:	4619      	mov	r1, r3
  402c36:	2200      	movs	r2, #0
  402c38:	4b6a      	ldr	r3, [pc, #424]	; (402de4 <ili9225_init+0x21c>)
  402c3a:	4c6b      	ldr	r4, [pc, #428]	; (402de8 <ili9225_init+0x220>)
  402c3c:	47a0      	blx	r4
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  402c3e:	f107 030c 	add.w	r3, r7, #12
  402c42:	485f      	ldr	r0, [pc, #380]	; (402dc0 <ili9225_init+0x1f8>)
  402c44:	4619      	mov	r1, r3
  402c46:	4b69      	ldr	r3, [pc, #420]	; (402dec <ili9225_init+0x224>)
  402c48:	4798      	blx	r3

	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
  402c4a:	485d      	ldr	r0, [pc, #372]	; (402dc0 <ili9225_init+0x1f8>)
  402c4c:	4b68      	ldr	r3, [pc, #416]	; (402df0 <ili9225_init+0x228>)
  402c4e:	4798      	blx	r3
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);
  402c50:	485b      	ldr	r0, [pc, #364]	; (402dc0 <ili9225_init+0x1f8>)
  402c52:	2101      	movs	r1, #1
  402c54:	4b67      	ldr	r3, [pc, #412]	; (402df4 <ili9225_init+0x22c>)
  402c56:	4798      	blx	r3

	/* Turn off LCD */
	ili9225_display_off();
  402c58:	4b67      	ldr	r3, [pc, #412]	; (402df8 <ili9225_init+0x230>)
  402c5a:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  402c5c:	2001      	movs	r0, #1
  402c5e:	f44f 718e 	mov.w	r1, #284	; 0x11c
  402c62:	4b66      	ldr	r3, [pc, #408]	; (402dfc <ili9225_init+0x234>)
  402c64:	4798      	blx	r3
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  402c66:	2002      	movs	r0, #2
  402c68:	f44f 7180 	mov.w	r1, #256	; 0x100
  402c6c:	4b63      	ldr	r3, [pc, #396]	; (402dfc <ili9225_init+0x234>)
  402c6e:	4798      	blx	r3
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  402c70:	2003      	movs	r0, #3
  402c72:	f241 0130 	movw	r1, #4144	; 0x1030
  402c76:	4b61      	ldr	r3, [pc, #388]	; (402dfc <ili9225_init+0x234>)
  402c78:	4798      	blx	r3
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  402c7a:	2008      	movs	r0, #8
  402c7c:	f640 0108 	movw	r1, #2056	; 0x808
  402c80:	4b5e      	ldr	r3, [pc, #376]	; (402dfc <ili9225_init+0x234>)
  402c82:	4798      	blx	r3
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  402c84:	200c      	movs	r0, #12
  402c86:	2101      	movs	r1, #1
  402c88:	4b5c      	ldr	r3, [pc, #368]	; (402dfc <ili9225_init+0x234>)
  402c8a:	4798      	blx	r3
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  402c8c:	200f      	movs	r0, #15
  402c8e:	f640 2101 	movw	r1, #2561	; 0xa01
  402c92:	4b5a      	ldr	r3, [pc, #360]	; (402dfc <ili9225_init+0x234>)
  402c94:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  402c96:	2020      	movs	r0, #32
  402c98:	21b0      	movs	r1, #176	; 0xb0
  402c9a:	4b58      	ldr	r3, [pc, #352]	; (402dfc <ili9225_init+0x234>)
  402c9c:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  402c9e:	2021      	movs	r0, #33	; 0x21
  402ca0:	21dc      	movs	r1, #220	; 0xdc
  402ca2:	4b56      	ldr	r3, [pc, #344]	; (402dfc <ili9225_init+0x234>)
  402ca4:	4798      	blx	r3

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  402ca6:	2010      	movs	r0, #16
  402ca8:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  402cac:	4b53      	ldr	r3, [pc, #332]	; (402dfc <ili9225_init+0x234>)
  402cae:	4798      	blx	r3
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  402cb0:	2011      	movs	r0, #17
  402cb2:	f241 0138 	movw	r1, #4152	; 0x1038
  402cb6:	4b51      	ldr	r3, [pc, #324]	; (402dfc <ili9225_init+0x234>)
  402cb8:	4798      	blx	r3
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  402cba:	2032      	movs	r0, #50	; 0x32
  402cbc:	4b3e      	ldr	r3, [pc, #248]	; (402db8 <ili9225_init+0x1f0>)
  402cbe:	4798      	blx	r3

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  402cc0:	2012      	movs	r0, #18
  402cc2:	f241 1121 	movw	r1, #4385	; 0x1121
  402cc6:	4b4d      	ldr	r3, [pc, #308]	; (402dfc <ili9225_init+0x234>)
  402cc8:	4798      	blx	r3
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  402cca:	2013      	movs	r0, #19
  402ccc:	214e      	movs	r1, #78	; 0x4e
  402cce:	4b4b      	ldr	r3, [pc, #300]	; (402dfc <ili9225_init+0x234>)
  402cd0:	4798      	blx	r3
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  402cd2:	2014      	movs	r0, #20
  402cd4:	f246 716f 	movw	r1, #26479	; 0x676f
  402cd8:	4b48      	ldr	r3, [pc, #288]	; (402dfc <ili9225_init+0x234>)
  402cda:	4798      	blx	r3
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  402cdc:	2030      	movs	r0, #48	; 0x30
  402cde:	2100      	movs	r1, #0
  402ce0:	4b46      	ldr	r3, [pc, #280]	; (402dfc <ili9225_init+0x234>)
  402ce2:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  402ce4:	2031      	movs	r0, #49	; 0x31
  402ce6:	21db      	movs	r1, #219	; 0xdb
  402ce8:	4b44      	ldr	r3, [pc, #272]	; (402dfc <ili9225_init+0x234>)
  402cea:	4798      	blx	r3
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  402cec:	2032      	movs	r0, #50	; 0x32
  402cee:	2100      	movs	r1, #0
  402cf0:	4b42      	ldr	r3, [pc, #264]	; (402dfc <ili9225_init+0x234>)
  402cf2:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  402cf4:	2033      	movs	r0, #51	; 0x33
  402cf6:	2100      	movs	r1, #0
  402cf8:	4b40      	ldr	r3, [pc, #256]	; (402dfc <ili9225_init+0x234>)
  402cfa:	4798      	blx	r3
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  402cfc:	2034      	movs	r0, #52	; 0x34
  402cfe:	21db      	movs	r1, #219	; 0xdb
  402d00:	4b3e      	ldr	r3, [pc, #248]	; (402dfc <ili9225_init+0x234>)
  402d02:	4798      	blx	r3
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  402d04:	2035      	movs	r0, #53	; 0x35
  402d06:	2100      	movs	r1, #0
  402d08:	4b3c      	ldr	r3, [pc, #240]	; (402dfc <ili9225_init+0x234>)
  402d0a:	4798      	blx	r3
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  402d0c:	2036      	movs	r0, #54	; 0x36
  402d0e:	21b0      	movs	r1, #176	; 0xb0
  402d10:	4b3a      	ldr	r3, [pc, #232]	; (402dfc <ili9225_init+0x234>)
  402d12:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  402d14:	2037      	movs	r0, #55	; 0x37
  402d16:	2100      	movs	r1, #0
  402d18:	4b38      	ldr	r3, [pc, #224]	; (402dfc <ili9225_init+0x234>)
  402d1a:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  402d1c:	2038      	movs	r0, #56	; 0x38
  402d1e:	21dc      	movs	r1, #220	; 0xdc
  402d20:	4b36      	ldr	r3, [pc, #216]	; (402dfc <ili9225_init+0x234>)
  402d22:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  402d24:	2039      	movs	r0, #57	; 0x39
  402d26:	2100      	movs	r1, #0
  402d28:	4b34      	ldr	r3, [pc, #208]	; (402dfc <ili9225_init+0x234>)
  402d2a:	4798      	blx	r3

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  402d2c:	2050      	movs	r0, #80	; 0x50
  402d2e:	2100      	movs	r1, #0
  402d30:	4b32      	ldr	r3, [pc, #200]	; (402dfc <ili9225_init+0x234>)
  402d32:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  402d34:	2051      	movs	r0, #81	; 0x51
  402d36:	f240 610a 	movw	r1, #1546	; 0x60a
  402d3a:	4b30      	ldr	r3, [pc, #192]	; (402dfc <ili9225_init+0x234>)
  402d3c:	4798      	blx	r3
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  402d3e:	2052      	movs	r0, #82	; 0x52
  402d40:	f640 510a 	movw	r1, #3338	; 0xd0a
  402d44:	4b2d      	ldr	r3, [pc, #180]	; (402dfc <ili9225_init+0x234>)
  402d46:	4798      	blx	r3
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  402d48:	2053      	movs	r0, #83	; 0x53
  402d4a:	f240 3103 	movw	r1, #771	; 0x303
  402d4e:	4b2b      	ldr	r3, [pc, #172]	; (402dfc <ili9225_init+0x234>)
  402d50:	4798      	blx	r3
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  402d52:	2054      	movs	r0, #84	; 0x54
  402d54:	f640 210d 	movw	r1, #2573	; 0xa0d
  402d58:	4b28      	ldr	r3, [pc, #160]	; (402dfc <ili9225_init+0x234>)
  402d5a:	4798      	blx	r3
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  402d5c:	2055      	movs	r0, #85	; 0x55
  402d5e:	f640 2106 	movw	r1, #2566	; 0xa06
  402d62:	4b26      	ldr	r3, [pc, #152]	; (402dfc <ili9225_init+0x234>)
  402d64:	4798      	blx	r3
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  402d66:	2056      	movs	r0, #86	; 0x56
  402d68:	2100      	movs	r1, #0
  402d6a:	4b24      	ldr	r3, [pc, #144]	; (402dfc <ili9225_init+0x234>)
  402d6c:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  402d6e:	2057      	movs	r0, #87	; 0x57
  402d70:	f240 3103 	movw	r1, #771	; 0x303
  402d74:	4b21      	ldr	r3, [pc, #132]	; (402dfc <ili9225_init+0x234>)
  402d76:	4798      	blx	r3
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  402d78:	2058      	movs	r0, #88	; 0x58
  402d7a:	2100      	movs	r1, #0
  402d7c:	4b1f      	ldr	r3, [pc, #124]	; (402dfc <ili9225_init+0x234>)
  402d7e:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  402d80:	2059      	movs	r0, #89	; 0x59
  402d82:	2100      	movs	r1, #0
  402d84:	4b1d      	ldr	r3, [pc, #116]	; (402dfc <ili9225_init+0x234>)
  402d86:	4798      	blx	r3

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  402d88:	687b      	ldr	r3, [r7, #4]
  402d8a:	681a      	ldr	r2, [r3, #0]
  402d8c:	687b      	ldr	r3, [r7, #4]
  402d8e:	685b      	ldr	r3, [r3, #4]
  402d90:	2000      	movs	r0, #0
  402d92:	2100      	movs	r1, #0
  402d94:	4c1a      	ldr	r4, [pc, #104]	; (402e00 <ili9225_init+0x238>)
  402d96:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  402d98:	687b      	ldr	r3, [r7, #4]
  402d9a:	689b      	ldr	r3, [r3, #8]
  402d9c:	4618      	mov	r0, r3
  402d9e:	4b19      	ldr	r3, [pc, #100]	; (402e04 <ili9225_init+0x23c>)
  402da0:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  402da2:	2000      	movs	r0, #0
  402da4:	2100      	movs	r1, #0
  402da6:	4b18      	ldr	r3, [pc, #96]	; (402e08 <ili9225_init+0x240>)
  402da8:	4798      	blx	r3
	return 0;
  402daa:	2300      	movs	r3, #0
}
  402dac:	4618      	mov	r0, r3
  402dae:	3714      	adds	r7, #20
  402db0:	46bd      	mov	sp, r7
  402db2:	bd90      	pop	{r4, r7, pc}
  402db4:	00403529 	.word	0x00403529
  402db8:	00402af9 	.word	0x00402af9
  402dbc:	00403555 	.word	0x00403555
  402dc0:	40008000 	.word	0x40008000
  402dc4:	0040292d 	.word	0x0040292d
  402dc8:	004028fd 	.word	0x004028fd
  402dcc:	00402945 	.word	0x00402945
  402dd0:	00402841 	.word	0x00402841
  402dd4:	00402875 	.word	0x00402875
  402dd8:	004028a9 	.word	0x004028a9
  402ddc:	00402811 	.word	0x00402811
  402de0:	00402315 	.word	0x00402315
  402de4:	00bebc20 	.word	0x00bebc20
  402de8:	00402381 	.word	0x00402381
  402dec:	00402439 	.word	0x00402439
  402df0:	00402915 	.word	0x00402915
  402df4:	00402961 	.word	0x00402961
  402df8:	00402e55 	.word	0x00402e55
  402dfc:	00402acd 	.word	0x00402acd
  402e00:	00402f05 	.word	0x00402f05
  402e04:	00402e69 	.word	0x00402e69
  402e08:	00402f75 	.word	0x00402f75

00402e0c <ili9225_spi_handler>:
/**
 * \brief The SPI_Handler must be called by the SPI Interrupt Service Routine with the
 * corresponding SPI instance to enable ILI9225 driver support.
 */
void ili9225_spi_handler(void)
{
  402e0c:	b580      	push	{r7, lr}
  402e0e:	b082      	sub	sp, #8
  402e10:	af00      	add	r7, sp, #0
	uint32_t ul_spi_reg;

	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
  402e12:	4807      	ldr	r0, [pc, #28]	; (402e30 <ili9225_spi_handler+0x24>)
  402e14:	4b07      	ldr	r3, [pc, #28]	; (402e34 <ili9225_spi_handler+0x28>)
  402e16:	4798      	blx	r3
  402e18:	6078      	str	r0, [r7, #4]
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);
  402e1a:	4805      	ldr	r0, [pc, #20]	; (402e30 <ili9225_spi_handler+0x24>)
  402e1c:	6879      	ldr	r1, [r7, #4]
  402e1e:	4b06      	ldr	r3, [pc, #24]	; (402e38 <ili9225_spi_handler+0x2c>)
  402e20:	4798      	blx	r3

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  402e22:	4b06      	ldr	r3, [pc, #24]	; (402e3c <ili9225_spi_handler+0x30>)
  402e24:	2201      	movs	r2, #1
  402e26:	701a      	strb	r2, [r3, #0]
}
  402e28:	3708      	adds	r7, #8
  402e2a:	46bd      	mov	sp, r7
  402e2c:	bd80      	pop	{r7, pc}
  402e2e:	bf00      	nop
  402e30:	40008000 	.word	0x40008000
  402e34:	00402999 	.word	0x00402999
  402e38:	0040297d 	.word	0x0040297d
  402e3c:	20000b90 	.word	0x20000b90

00402e40 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  402e40:	b580      	push	{r7, lr}
  402e42:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1,
  402e44:	2007      	movs	r0, #7
  402e46:	f241 0117 	movw	r1, #4119	; 0x1017
  402e4a:	4b01      	ldr	r3, [pc, #4]	; (402e50 <ili9225_display_on+0x10>)
  402e4c:	4798      	blx	r3
			ILI9225_DISP_CTRL1_TEMON |
			ILI9225_DISP_CTRL1_GON |
			ILI9225_DISP_CTRL1_REV |
			ILI9225_DISP_CTRL1_D(0x03));
}
  402e4e:	bd80      	pop	{r7, pc}
  402e50:	00402acd 	.word	0x00402acd

00402e54 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  402e54:	b580      	push	{r7, lr}
  402e56:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  402e58:	2007      	movs	r0, #7
  402e5a:	2100      	movs	r1, #0
  402e5c:	4b01      	ldr	r3, [pc, #4]	; (402e64 <ili9225_display_off+0x10>)
  402e5e:	4798      	blx	r3
}
  402e60:	bd80      	pop	{r7, pc}
  402e62:	bf00      	nop
  402e64:	00402acd 	.word	0x00402acd

00402e68 <ili9225_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_rgb24bits foreground color.
 */
void ili9225_set_foreground_color(uint32_t ul_rgb24bits)
{
  402e68:	b480      	push	{r7}
  402e6a:	b085      	sub	sp, #20
  402e6c:	af00      	add	r7, sp, #0
  402e6e:	6078      	str	r0, [r7, #4]
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  402e70:	687b      	ldr	r3, [r7, #4]
  402e72:	f403 0378 	and.w	r3, r3, #16252928	; 0xf80000
  402e76:	0a1b      	lsrs	r3, r3, #8
  402e78:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
  402e7a:	687b      	ldr	r3, [r7, #4]
  402e7c:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  402e80:	095b      	lsrs	r3, r3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  402e82:	b29b      	uxth	r3, r3
  402e84:	4313      	orrs	r3, r2
  402e86:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  402e88:	687b      	ldr	r3, [r7, #4]
  402e8a:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
  402e8e:	08db      	lsrs	r3, r3, #3
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  402e90:	b29b      	uxth	r3, r3
  402e92:	4313      	orrs	r3, r2
  402e94:	817b      	strh	r3, [r7, #10]
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  402e96:	2300      	movs	r3, #0
  402e98:	60fb      	str	r3, [r7, #12]
  402e9a:	e007      	b.n	402eac <ili9225_set_foreground_color+0x44>
		g_ul_pixel_cache[i] = w_color;
  402e9c:	4b07      	ldr	r3, [pc, #28]	; (402ebc <ili9225_set_foreground_color+0x54>)
  402e9e:	68fa      	ldr	r2, [r7, #12]
  402ea0:	8979      	ldrh	r1, [r7, #10]
  402ea2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  402ea6:	68fb      	ldr	r3, [r7, #12]
  402ea8:	3301      	adds	r3, #1
  402eaa:	60fb      	str	r3, [r7, #12]
  402eac:	68fb      	ldr	r3, [r7, #12]
  402eae:	2baf      	cmp	r3, #175	; 0xaf
  402eb0:	d9f4      	bls.n	402e9c <ili9225_set_foreground_color+0x34>
		g_ul_pixel_cache[i] = w_color;
	}
}
  402eb2:	3714      	adds	r7, #20
  402eb4:	46bd      	mov	sp, r7
  402eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
  402eba:	4770      	bx	lr
  402ebc:	20000a30 	.word	0x20000a30

00402ec0 <ili9225_fill>:
 * \brief Fill the LCD buffer with the specified color.
 *
 * \param us_color fill color.
 */
void ili9225_fill(ili9225_color_t us_color)
{
  402ec0:	b580      	push	{r7, lr}
  402ec2:	b084      	sub	sp, #16
  402ec4:	af00      	add	r7, sp, #0
  402ec6:	4603      	mov	r3, r0
  402ec8:	80fb      	strh	r3, [r7, #6]
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
  402eca:	2000      	movs	r0, #0
  402ecc:	2100      	movs	r1, #0
  402ece:	4b0a      	ldr	r3, [pc, #40]	; (402ef8 <ili9225_fill+0x38>)
  402ed0:	4798      	blx	r3
	ili9225_write_ram_prepare();
  402ed2:	4b0a      	ldr	r3, [pc, #40]	; (402efc <ili9225_fill+0x3c>)
  402ed4:	4798      	blx	r3

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  402ed6:	f249 7340 	movw	r3, #38720	; 0x9740
  402eda:	60fb      	str	r3, [r7, #12]
  402edc:	e006      	b.n	402eec <ili9225_fill+0x2c>
		ili9225_write_ram(us_color);
  402ede:	88fb      	ldrh	r3, [r7, #6]
  402ee0:	4618      	mov	r0, r3
  402ee2:	4b07      	ldr	r3, [pc, #28]	; (402f00 <ili9225_fill+0x40>)
  402ee4:	4798      	blx	r3
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
	ili9225_write_ram_prepare();

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  402ee6:	68fb      	ldr	r3, [r7, #12]
  402ee8:	3b01      	subs	r3, #1
  402eea:	60fb      	str	r3, [r7, #12]
  402eec:	68fb      	ldr	r3, [r7, #12]
  402eee:	2b00      	cmp	r3, #0
  402ef0:	d1f5      	bne.n	402ede <ili9225_fill+0x1e>
		ili9225_write_ram(us_color);
	}
}
  402ef2:	3710      	adds	r7, #16
  402ef4:	46bd      	mov	sp, r7
  402ef6:	bd80      	pop	{r7, pc}
  402ef8:	00402f75 	.word	0x00402f75
  402efc:	00402a11 	.word	0x00402a11
  402f00:	00402a21 	.word	0x00402a21

00402f04 <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  402f04:	b580      	push	{r7, lr}
  402f06:	b084      	sub	sp, #16
  402f08:	af00      	add	r7, sp, #0
  402f0a:	60f8      	str	r0, [r7, #12]
  402f0c:	60b9      	str	r1, [r7, #8]
  402f0e:	607a      	str	r2, [r7, #4]
  402f10:	603b      	str	r3, [r7, #0]
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  402f12:	68fb      	ldr	r3, [r7, #12]
  402f14:	b29a      	uxth	r2, r3
  402f16:	687b      	ldr	r3, [r7, #4]
  402f18:	b29b      	uxth	r3, r3
  402f1a:	4413      	add	r3, r2
  402f1c:	b29b      	uxth	r3, r3
  402f1e:	3b01      	subs	r3, #1
  402f20:	b29b      	uxth	r3, r3
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  402f22:	b2db      	uxtb	r3, r3
  402f24:	b29b      	uxth	r3, r3
  402f26:	2036      	movs	r0, #54	; 0x36
  402f28:	4619      	mov	r1, r3
  402f2a:	4b11      	ldr	r3, [pc, #68]	; (402f70 <ili9225_set_window+0x6c>)
  402f2c:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));
  402f2e:	68fb      	ldr	r3, [r7, #12]
  402f30:	b29b      	uxth	r3, r3
	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  402f32:	b2db      	uxtb	r3, r3
  402f34:	b29b      	uxth	r3, r3
  402f36:	2037      	movs	r0, #55	; 0x37
  402f38:	4619      	mov	r1, r3
  402f3a:	4b0d      	ldr	r3, [pc, #52]	; (402f70 <ili9225_set_window+0x6c>)
  402f3c:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  402f3e:	68bb      	ldr	r3, [r7, #8]
  402f40:	b29a      	uxth	r2, r3
  402f42:	683b      	ldr	r3, [r7, #0]
  402f44:	b29b      	uxth	r3, r3
  402f46:	4413      	add	r3, r2
  402f48:	b29b      	uxth	r3, r3
  402f4a:	3b01      	subs	r3, #1
  402f4c:	b29b      	uxth	r3, r3
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  402f4e:	b2db      	uxtb	r3, r3
  402f50:	b29b      	uxth	r3, r3
  402f52:	2038      	movs	r0, #56	; 0x38
  402f54:	4619      	mov	r1, r3
  402f56:	4b06      	ldr	r3, [pc, #24]	; (402f70 <ili9225_set_window+0x6c>)
  402f58:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
  402f5a:	68bb      	ldr	r3, [r7, #8]
  402f5c:	b29b      	uxth	r3, r3
	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  402f5e:	b2db      	uxtb	r3, r3
  402f60:	b29b      	uxth	r3, r3
  402f62:	2039      	movs	r0, #57	; 0x39
  402f64:	4619      	mov	r1, r3
  402f66:	4b02      	ldr	r3, [pc, #8]	; (402f70 <ili9225_set_window+0x6c>)
  402f68:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
}
  402f6a:	3710      	adds	r7, #16
  402f6c:	46bd      	mov	sp, r7
  402f6e:	bd80      	pop	{r7, pc}
  402f70:	00402acd 	.word	0x00402acd

00402f74 <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  402f74:	b580      	push	{r7, lr}
  402f76:	b082      	sub	sp, #8
  402f78:	af00      	add	r7, sp, #0
  402f7a:	4602      	mov	r2, r0
  402f7c:	460b      	mov	r3, r1
  402f7e:	80fa      	strh	r2, [r7, #6]
  402f80:	80bb      	strh	r3, [r7, #4]
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  402f82:	88fb      	ldrh	r3, [r7, #6]
  402f84:	b2db      	uxtb	r3, r3
  402f86:	b29b      	uxth	r3, r3
  402f88:	2020      	movs	r0, #32
  402f8a:	4619      	mov	r1, r3
  402f8c:	4b05      	ldr	r3, [pc, #20]	; (402fa4 <ili9225_set_cursor_position+0x30>)
  402f8e:	4798      	blx	r3
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  402f90:	88bb      	ldrh	r3, [r7, #4]
  402f92:	b2db      	uxtb	r3, r3
  402f94:	b29b      	uxth	r3, r3
  402f96:	2021      	movs	r0, #33	; 0x21
  402f98:	4619      	mov	r1, r3
  402f9a:	4b02      	ldr	r3, [pc, #8]	; (402fa4 <ili9225_set_cursor_position+0x30>)
  402f9c:	4798      	blx	r3
}
  402f9e:	3708      	adds	r7, #8
  402fa0:	46bd      	mov	sp, r7
  402fa2:	bd80      	pop	{r7, pc}
  402fa4:	00402acd 	.word	0x00402acd

00402fa8 <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  402fa8:	b580      	push	{r7, lr}
  402faa:	b082      	sub	sp, #8
  402fac:	af00      	add	r7, sp, #0
  402fae:	6078      	str	r0, [r7, #4]
  402fb0:	6039      	str	r1, [r7, #0]
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  402fb2:	687b      	ldr	r3, [r7, #4]
  402fb4:	2baf      	cmp	r3, #175	; 0xaf
  402fb6:	d802      	bhi.n	402fbe <ili9225_draw_pixel+0x16>
  402fb8:	683b      	ldr	r3, [r7, #0]
  402fba:	2bdb      	cmp	r3, #219	; 0xdb
  402fbc:	d901      	bls.n	402fc2 <ili9225_draw_pixel+0x1a>
		return 1;
  402fbe:	2301      	movs	r3, #1
  402fc0:	e00f      	b.n	402fe2 <ili9225_draw_pixel+0x3a>
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  402fc2:	687b      	ldr	r3, [r7, #4]
  402fc4:	b29a      	uxth	r2, r3
  402fc6:	683b      	ldr	r3, [r7, #0]
  402fc8:	b29b      	uxth	r3, r3
  402fca:	4610      	mov	r0, r2
  402fcc:	4619      	mov	r1, r3
  402fce:	4b07      	ldr	r3, [pc, #28]	; (402fec <ili9225_draw_pixel+0x44>)
  402fd0:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  402fd2:	4b07      	ldr	r3, [pc, #28]	; (402ff0 <ili9225_draw_pixel+0x48>)
  402fd4:	4798      	blx	r3
	ili9225_write_ram(*g_ul_pixel_cache);
  402fd6:	4b07      	ldr	r3, [pc, #28]	; (402ff4 <ili9225_draw_pixel+0x4c>)
  402fd8:	881b      	ldrh	r3, [r3, #0]
  402fda:	4618      	mov	r0, r3
  402fdc:	4b06      	ldr	r3, [pc, #24]	; (402ff8 <ili9225_draw_pixel+0x50>)
  402fde:	4798      	blx	r3
	return 0;
  402fe0:	2300      	movs	r3, #0
}
  402fe2:	4618      	mov	r0, r3
  402fe4:	3708      	adds	r7, #8
  402fe6:	46bd      	mov	sp, r7
  402fe8:	bd80      	pop	{r7, pc}
  402fea:	bf00      	nop
  402fec:	00402f75 	.word	0x00402f75
  402ff0:	00402a11 	.word	0x00402a11
  402ff4:	20000a30 	.word	0x20000a30
  402ff8:	00402a21 	.word	0x00402a21

00402ffc <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  402ffc:	b590      	push	{r4, r7, lr}
  402ffe:	b087      	sub	sp, #28
  403000:	af00      	add	r7, sp, #0
  403002:	60f8      	str	r0, [r7, #12]
  403004:	60b9      	str	r1, [r7, #8]
  403006:	607a      	str	r2, [r7, #4]
  403008:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40300a:	f107 000c 	add.w	r0, r7, #12
  40300e:	f107 0108 	add.w	r1, r7, #8
  403012:	1d3a      	adds	r2, r7, #4
  403014:	463b      	mov	r3, r7
  403016:	4c24      	ldr	r4, [pc, #144]	; (4030a8 <ili9225_draw_filled_rectangle+0xac>)
  403018:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  40301a:	68f8      	ldr	r0, [r7, #12]
  40301c:	68b9      	ldr	r1, [r7, #8]
  40301e:	687a      	ldr	r2, [r7, #4]
  403020:	68fb      	ldr	r3, [r7, #12]
  403022:	1ad3      	subs	r3, r2, r3
  403024:	1c5a      	adds	r2, r3, #1
  403026:	683c      	ldr	r4, [r7, #0]
  403028:	68bb      	ldr	r3, [r7, #8]
  40302a:	1ae3      	subs	r3, r4, r3
  40302c:	3301      	adds	r3, #1
  40302e:	4c1f      	ldr	r4, [pc, #124]	; (4030ac <ili9225_draw_filled_rectangle+0xb0>)
  403030:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  403032:	68fb      	ldr	r3, [r7, #12]
  403034:	b29a      	uxth	r2, r3
  403036:	68bb      	ldr	r3, [r7, #8]
  403038:	b29b      	uxth	r3, r3
  40303a:	4610      	mov	r0, r2
  40303c:	4619      	mov	r1, r3
  40303e:	4b1c      	ldr	r3, [pc, #112]	; (4030b0 <ili9225_draw_filled_rectangle+0xb4>)
  403040:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  403042:	4b1c      	ldr	r3, [pc, #112]	; (4030b4 <ili9225_draw_filled_rectangle+0xb8>)
  403044:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  403046:	687a      	ldr	r2, [r7, #4]
  403048:	68fb      	ldr	r3, [r7, #12]
  40304a:	1ad3      	subs	r3, r2, r3
  40304c:	3301      	adds	r3, #1
  40304e:	6839      	ldr	r1, [r7, #0]
  403050:	68ba      	ldr	r2, [r7, #8]
  403052:	1a8a      	subs	r2, r1, r2
  403054:	3201      	adds	r2, #1
  403056:	fb02 f303 	mul.w	r3, r2, r3
  40305a:	613b      	str	r3, [r7, #16]
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  40305c:	693a      	ldr	r2, [r7, #16]
  40305e:	4b16      	ldr	r3, [pc, #88]	; (4030b8 <ili9225_draw_filled_rectangle+0xbc>)
  403060:	fba3 1302 	umull	r1, r3, r3, r2
  403064:	09db      	lsrs	r3, r3, #7
  403066:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  403068:	e003      	b.n	403072 <ili9225_draw_filled_rectangle+0x76>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  40306a:	4814      	ldr	r0, [pc, #80]	; (4030bc <ili9225_draw_filled_rectangle+0xc0>)
  40306c:	21b0      	movs	r1, #176	; 0xb0
  40306e:	4b14      	ldr	r3, [pc, #80]	; (4030c0 <ili9225_draw_filled_rectangle+0xc4>)
  403070:	4798      	blx	r3
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  403072:	697b      	ldr	r3, [r7, #20]
  403074:	1e5a      	subs	r2, r3, #1
  403076:	617a      	str	r2, [r7, #20]
  403078:	2b00      	cmp	r3, #0
  40307a:	d1f6      	bne.n	40306a <ili9225_draw_filled_rectangle+0x6e>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  40307c:	693a      	ldr	r2, [r7, #16]
  40307e:	4b0e      	ldr	r3, [pc, #56]	; (4030b8 <ili9225_draw_filled_rectangle+0xbc>)
  403080:	fba3 1302 	umull	r1, r3, r3, r2
  403084:	09db      	lsrs	r3, r3, #7
  403086:	21b0      	movs	r1, #176	; 0xb0
  403088:	fb01 f303 	mul.w	r3, r1, r3
  40308c:	1ad3      	subs	r3, r2, r3
  40308e:	480b      	ldr	r0, [pc, #44]	; (4030bc <ili9225_draw_filled_rectangle+0xc0>)
  403090:	4619      	mov	r1, r3
  403092:	4b0b      	ldr	r3, [pc, #44]	; (4030c0 <ili9225_draw_filled_rectangle+0xc4>)
  403094:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  403096:	2000      	movs	r0, #0
  403098:	2100      	movs	r1, #0
  40309a:	22b0      	movs	r2, #176	; 0xb0
  40309c:	23dc      	movs	r3, #220	; 0xdc
  40309e:	4c03      	ldr	r4, [pc, #12]	; (4030ac <ili9225_draw_filled_rectangle+0xb0>)
  4030a0:	47a0      	blx	r4
}
  4030a2:	371c      	adds	r7, #28
  4030a4:	46bd      	mov	sp, r7
  4030a6:	bd90      	pop	{r4, r7, pc}
  4030a8:	00402b39 	.word	0x00402b39
  4030ac:	00402f05 	.word	0x00402f05
  4030b0:	00402f75 	.word	0x00402f75
  4030b4:	00402a11 	.word	0x00402a11
  4030b8:	ba2e8ba3 	.word	0xba2e8ba3
  4030bc:	20000a30 	.word	0x20000a30
  4030c0:	00402a65 	.word	0x00402a65

004030c4 <ili9225_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili9225_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  4030c4:	b580      	push	{r7, lr}
  4030c6:	b08a      	sub	sp, #40	; 0x28
  4030c8:	af00      	add	r7, sp, #0
  4030ca:	60f8      	str	r0, [r7, #12]
  4030cc:	60b9      	str	r1, [r7, #8]
  4030ce:	4613      	mov	r3, r2
  4030d0:	71fb      	strb	r3, [r7, #7]
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4030d2:	79fa      	ldrb	r2, [r7, #7]
  4030d4:	4613      	mov	r3, r2
  4030d6:	009b      	lsls	r3, r3, #2
  4030d8:	4413      	add	r3, r2
  4030da:	009b      	lsls	r3, r3, #2
  4030dc:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  4030e0:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  4030e2:	2300      	movs	r3, #0
  4030e4:	623b      	str	r3, [r7, #32]
  4030e6:	e04d      	b.n	403184 <ili9225_draw_char+0xc0>
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  4030e8:	6a3b      	ldr	r3, [r7, #32]
  4030ea:	005a      	lsls	r2, r3, #1
  4030ec:	69fb      	ldr	r3, [r7, #28]
  4030ee:	4413      	add	r3, r2
  4030f0:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  4030f2:	69bb      	ldr	r3, [r7, #24]
  4030f4:	3301      	adds	r3, #1
  4030f6:	617b      	str	r3, [r7, #20]

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  4030f8:	2300      	movs	r3, #0
  4030fa:	627b      	str	r3, [r7, #36]	; 0x24
  4030fc:	e01a      	b.n	403134 <ili9225_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  4030fe:	4a24      	ldr	r2, [pc, #144]	; (403190 <ili9225_draw_char+0xcc>)
  403100:	69bb      	ldr	r3, [r7, #24]
  403102:	4413      	add	r3, r2
  403104:	781b      	ldrb	r3, [r3, #0]
  403106:	461a      	mov	r2, r3
  403108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40310a:	f1c3 0307 	rsb	r3, r3, #7
  40310e:	fa42 f303 	asr.w	r3, r2, r3
  403112:	f003 0301 	and.w	r3, r3, #1
  403116:	2b00      	cmp	r3, #0
  403118:	d009      	beq.n	40312e <ili9225_draw_char+0x6a>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  40311a:	68fa      	ldr	r2, [r7, #12]
  40311c:	6a3b      	ldr	r3, [r7, #32]
  40311e:	441a      	add	r2, r3
  403120:	68b9      	ldr	r1, [r7, #8]
  403122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403124:	440b      	add	r3, r1
  403126:	4610      	mov	r0, r2
  403128:	4619      	mov	r1, r3
  40312a:	4b1a      	ldr	r3, [pc, #104]	; (403194 <ili9225_draw_char+0xd0>)
  40312c:	4798      	blx	r3
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  40312e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403130:	3301      	adds	r3, #1
  403132:	627b      	str	r3, [r7, #36]	; 0x24
  403134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403136:	2b07      	cmp	r3, #7
  403138:	d9e1      	bls.n	4030fe <ili9225_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  40313a:	2300      	movs	r3, #0
  40313c:	627b      	str	r3, [r7, #36]	; 0x24
  40313e:	e01b      	b.n	403178 <ili9225_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  403140:	4a13      	ldr	r2, [pc, #76]	; (403190 <ili9225_draw_char+0xcc>)
  403142:	697b      	ldr	r3, [r7, #20]
  403144:	4413      	add	r3, r2
  403146:	781b      	ldrb	r3, [r3, #0]
  403148:	461a      	mov	r2, r3
  40314a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40314c:	f1c3 0307 	rsb	r3, r3, #7
  403150:	fa42 f303 	asr.w	r3, r2, r3
  403154:	f003 0301 	and.w	r3, r3, #1
  403158:	2b00      	cmp	r3, #0
  40315a:	d00a      	beq.n	403172 <ili9225_draw_char+0xae>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  40315c:	68fa      	ldr	r2, [r7, #12]
  40315e:	6a3b      	ldr	r3, [r7, #32]
  403160:	441a      	add	r2, r3
  403162:	68b9      	ldr	r1, [r7, #8]
  403164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403166:	440b      	add	r3, r1
  403168:	3308      	adds	r3, #8
  40316a:	4610      	mov	r0, r2
  40316c:	4619      	mov	r1, r3
  40316e:	4b09      	ldr	r3, [pc, #36]	; (403194 <ili9225_draw_char+0xd0>)
  403170:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  403172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403174:	3301      	adds	r3, #1
  403176:	627b      	str	r3, [r7, #36]	; 0x24
  403178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40317a:	2b05      	cmp	r3, #5
  40317c:	d9e0      	bls.n	403140 <ili9225_draw_char+0x7c>

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  40317e:	6a3b      	ldr	r3, [r7, #32]
  403180:	3301      	adds	r3, #1
  403182:	623b      	str	r3, [r7, #32]
  403184:	6a3b      	ldr	r3, [r7, #32]
  403186:	2b09      	cmp	r3, #9
  403188:	d9ae      	bls.n	4030e8 <ili9225_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  40318a:	3728      	adds	r7, #40	; 0x28
  40318c:	46bd      	mov	sp, r7
  40318e:	bd80      	pop	{r7, pc}
  403190:	0040e320 	.word	0x0040e320
  403194:	00402fa9 	.word	0x00402fa9

00403198 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  403198:	b580      	push	{r7, lr}
  40319a:	b086      	sub	sp, #24
  40319c:	af00      	add	r7, sp, #0
  40319e:	60f8      	str	r0, [r7, #12]
  4031a0:	60b9      	str	r1, [r7, #8]
  4031a2:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  4031a4:	68fb      	ldr	r3, [r7, #12]
  4031a6:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  4031a8:	e01c      	b.n	4031e4 <ili9225_draw_string+0x4c>
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  4031aa:	687b      	ldr	r3, [r7, #4]
  4031ac:	781b      	ldrb	r3, [r3, #0]
  4031ae:	2b0a      	cmp	r3, #10
  4031b0:	d108      	bne.n	4031c4 <ili9225_draw_string+0x2c>
			ul_y += gfont.height + 2;
  4031b2:	230e      	movs	r3, #14
  4031b4:	461a      	mov	r2, r3
  4031b6:	68bb      	ldr	r3, [r7, #8]
  4031b8:	4413      	add	r3, r2
  4031ba:	3302      	adds	r3, #2
  4031bc:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  4031be:	697b      	ldr	r3, [r7, #20]
  4031c0:	60fb      	str	r3, [r7, #12]
  4031c2:	e00c      	b.n	4031de <ili9225_draw_string+0x46>
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
  4031c4:	687b      	ldr	r3, [r7, #4]
  4031c6:	781b      	ldrb	r3, [r3, #0]
  4031c8:	68f8      	ldr	r0, [r7, #12]
  4031ca:	68b9      	ldr	r1, [r7, #8]
  4031cc:	461a      	mov	r2, r3
  4031ce:	4b09      	ldr	r3, [pc, #36]	; (4031f4 <ili9225_draw_string+0x5c>)
  4031d0:	4798      	blx	r3
			ul_x += gfont.width + 2;
  4031d2:	230a      	movs	r3, #10
  4031d4:	461a      	mov	r2, r3
  4031d6:	68fb      	ldr	r3, [r7, #12]
  4031d8:	4413      	add	r3, r2
  4031da:	3302      	adds	r3, #2
  4031dc:	60fb      	str	r3, [r7, #12]
		}
		p_str++;
  4031de:	687b      	ldr	r3, [r7, #4]
  4031e0:	3301      	adds	r3, #1
  4031e2:	607b      	str	r3, [r7, #4]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4031e4:	687b      	ldr	r3, [r7, #4]
  4031e6:	781b      	ldrb	r3, [r3, #0]
  4031e8:	2b00      	cmp	r3, #0
  4031ea:	d1de      	bne.n	4031aa <ili9225_draw_string+0x12>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  4031ec:	3718      	adds	r7, #24
  4031ee:	46bd      	mov	sp, r7
  4031f0:	bd80      	pop	{r7, pc}
  4031f2:	bf00      	nop
  4031f4:	004030c5 	.word	0x004030c5

004031f8 <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  4031f8:	b480      	push	{r7}
  4031fa:	b085      	sub	sp, #20
  4031fc:	af00      	add	r7, sp, #0
  4031fe:	60f8      	str	r0, [r7, #12]
  403200:	60b9      	str	r1, [r7, #8]
  403202:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  403204:	68bb      	ldr	r3, [r7, #8]
  403206:	2b00      	cmp	r3, #0
  403208:	d007      	beq.n	40321a <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  40320a:	68bb      	ldr	r3, [r7, #8]
  40320c:	681a      	ldr	r2, [r3, #0]
  40320e:	68fb      	ldr	r3, [r7, #12]
  403210:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  403212:	68bb      	ldr	r3, [r7, #8]
  403214:	685a      	ldr	r2, [r3, #4]
  403216:	68fb      	ldr	r3, [r7, #12]
  403218:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
  40321a:	687b      	ldr	r3, [r7, #4]
  40321c:	2b00      	cmp	r3, #0
  40321e:	d007      	beq.n	403230 <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  403220:	687b      	ldr	r3, [r7, #4]
  403222:	681a      	ldr	r2, [r3, #0]
  403224:	68fb      	ldr	r3, [r7, #12]
  403226:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  403228:	687b      	ldr	r3, [r7, #4]
  40322a:	685a      	ldr	r2, [r3, #4]
  40322c:	68fb      	ldr	r3, [r7, #12]
  40322e:	61da      	str	r2, [r3, #28]
	}
}
  403230:	3714      	adds	r7, #20
  403232:	46bd      	mov	sp, r7
  403234:	f85d 7b04 	ldr.w	r7, [sp], #4
  403238:	4770      	bx	lr
  40323a:	bf00      	nop

0040323c <pdc_rx_init>:
 */
void pdc_rx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  40323c:	b480      	push	{r7}
  40323e:	b085      	sub	sp, #20
  403240:	af00      	add	r7, sp, #0
  403242:	60f8      	str	r0, [r7, #12]
  403244:	60b9      	str	r1, [r7, #8]
  403246:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  403248:	68bb      	ldr	r3, [r7, #8]
  40324a:	2b00      	cmp	r3, #0
  40324c:	d007      	beq.n	40325e <pdc_rx_init+0x22>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  40324e:	68bb      	ldr	r3, [r7, #8]
  403250:	681a      	ldr	r2, [r3, #0]
  403252:	68fb      	ldr	r3, [r7, #12]
  403254:	601a      	str	r2, [r3, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  403256:	68bb      	ldr	r3, [r7, #8]
  403258:	685a      	ldr	r2, [r3, #4]
  40325a:	68fb      	ldr	r3, [r7, #12]
  40325c:	605a      	str	r2, [r3, #4]
	}
	if (p_next_packet) {
  40325e:	687b      	ldr	r3, [r7, #4]
  403260:	2b00      	cmp	r3, #0
  403262:	d007      	beq.n	403274 <pdc_rx_init+0x38>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  403264:	687b      	ldr	r3, [r7, #4]
  403266:	681a      	ldr	r2, [r3, #0]
  403268:	68fb      	ldr	r3, [r7, #12]
  40326a:	611a      	str	r2, [r3, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  40326c:	687b      	ldr	r3, [r7, #4]
  40326e:	685a      	ldr	r2, [r3, #4]
  403270:	68fb      	ldr	r3, [r7, #12]
  403272:	615a      	str	r2, [r3, #20]
	}
}
  403274:	3714      	adds	r7, #20
  403276:	46bd      	mov	sp, r7
  403278:	f85d 7b04 	ldr.w	r7, [sp], #4
  40327c:	4770      	bx	lr
  40327e:	bf00      	nop

00403280 <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  403280:	b480      	push	{r7}
  403282:	b083      	sub	sp, #12
  403284:	af00      	add	r7, sp, #0
  403286:	6078      	str	r0, [r7, #4]
  403288:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  40328a:	683a      	ldr	r2, [r7, #0]
  40328c:	f240 1301 	movw	r3, #257	; 0x101
  403290:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  403292:	687a      	ldr	r2, [r7, #4]
  403294:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
}
  403296:	370c      	adds	r7, #12
  403298:	46bd      	mov	sp, r7
  40329a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40329e:	4770      	bx	lr

004032a0 <pdc_disable_transfer>:
 *                        (bit PERIPH_PTCR_TXTDIS, bit PERIPH_PTCR_TXTDIS)
 */
void pdc_disable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  4032a0:	b480      	push	{r7}
  4032a2:	b083      	sub	sp, #12
  4032a4:	af00      	add	r7, sp, #0
  4032a6:	6078      	str	r0, [r7, #4]
  4032a8:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  4032aa:	683a      	ldr	r2, [r7, #0]
  4032ac:	f240 2302 	movw	r3, #514	; 0x202
  4032b0:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  4032b2:	687a      	ldr	r2, [r7, #4]
  4032b4:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
}
  4032b6:	370c      	adds	r7, #12
  4032b8:	46bd      	mov	sp, r7
  4032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4032be:	4770      	bx	lr

004032c0 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4032c0:	b480      	push	{r7}
  4032c2:	b085      	sub	sp, #20
  4032c4:	af00      	add	r7, sp, #0
  4032c6:	60f8      	str	r0, [r7, #12]
  4032c8:	60b9      	str	r1, [r7, #8]
  4032ca:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4032cc:	687b      	ldr	r3, [r7, #4]
  4032ce:	2b00      	cmp	r3, #0
  4032d0:	d003      	beq.n	4032da <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4032d2:	68fb      	ldr	r3, [r7, #12]
  4032d4:	68ba      	ldr	r2, [r7, #8]
  4032d6:	665a      	str	r2, [r3, #100]	; 0x64
  4032d8:	e002      	b.n	4032e0 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4032da:	68fb      	ldr	r3, [r7, #12]
  4032dc:	68ba      	ldr	r2, [r7, #8]
  4032de:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4032e0:	3714      	adds	r7, #20
  4032e2:	46bd      	mov	sp, r7
  4032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4032e8:	4770      	bx	lr
  4032ea:	bf00      	nop

004032ec <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4032ec:	b480      	push	{r7}
  4032ee:	b087      	sub	sp, #28
  4032f0:	af00      	add	r7, sp, #0
  4032f2:	60f8      	str	r0, [r7, #12]
  4032f4:	60b9      	str	r1, [r7, #8]
  4032f6:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4032f8:	68fb      	ldr	r3, [r7, #12]
  4032fa:	687a      	ldr	r2, [r7, #4]
  4032fc:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4032fe:	68bb      	ldr	r3, [r7, #8]
  403300:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  403304:	d04a      	beq.n	40339c <pio_set_peripheral+0xb0>
  403306:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40330a:	d808      	bhi.n	40331e <pio_set_peripheral+0x32>
  40330c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  403310:	d016      	beq.n	403340 <pio_set_peripheral+0x54>
  403312:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  403316:	d02c      	beq.n	403372 <pio_set_peripheral+0x86>
  403318:	2b00      	cmp	r3, #0
  40331a:	d069      	beq.n	4033f0 <pio_set_peripheral+0x104>
  40331c:	e064      	b.n	4033e8 <pio_set_peripheral+0xfc>
  40331e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  403322:	d065      	beq.n	4033f0 <pio_set_peripheral+0x104>
  403324:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  403328:	d803      	bhi.n	403332 <pio_set_peripheral+0x46>
  40332a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40332e:	d04a      	beq.n	4033c6 <pio_set_peripheral+0xda>
  403330:	e05a      	b.n	4033e8 <pio_set_peripheral+0xfc>
  403332:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  403336:	d05b      	beq.n	4033f0 <pio_set_peripheral+0x104>
  403338:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40333c:	d058      	beq.n	4033f0 <pio_set_peripheral+0x104>
  40333e:	e053      	b.n	4033e8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403340:	68fb      	ldr	r3, [r7, #12]
  403342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  403344:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  403346:	68fb      	ldr	r3, [r7, #12]
  403348:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40334a:	687b      	ldr	r3, [r7, #4]
  40334c:	43d9      	mvns	r1, r3
  40334e:	697b      	ldr	r3, [r7, #20]
  403350:	400b      	ands	r3, r1
  403352:	401a      	ands	r2, r3
  403354:	68fb      	ldr	r3, [r7, #12]
  403356:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403358:	68fb      	ldr	r3, [r7, #12]
  40335a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40335c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40335e:	68fb      	ldr	r3, [r7, #12]
  403360:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  403362:	687b      	ldr	r3, [r7, #4]
  403364:	43d9      	mvns	r1, r3
  403366:	697b      	ldr	r3, [r7, #20]
  403368:	400b      	ands	r3, r1
  40336a:	401a      	ands	r2, r3
  40336c:	68fb      	ldr	r3, [r7, #12]
  40336e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  403370:	e03a      	b.n	4033e8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403372:	68fb      	ldr	r3, [r7, #12]
  403374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  403376:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  403378:	687a      	ldr	r2, [r7, #4]
  40337a:	697b      	ldr	r3, [r7, #20]
  40337c:	431a      	orrs	r2, r3
  40337e:	68fb      	ldr	r3, [r7, #12]
  403380:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403382:	68fb      	ldr	r3, [r7, #12]
  403384:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  403386:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  403388:	68fb      	ldr	r3, [r7, #12]
  40338a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40338c:	687b      	ldr	r3, [r7, #4]
  40338e:	43d9      	mvns	r1, r3
  403390:	697b      	ldr	r3, [r7, #20]
  403392:	400b      	ands	r3, r1
  403394:	401a      	ands	r2, r3
  403396:	68fb      	ldr	r3, [r7, #12]
  403398:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40339a:	e025      	b.n	4033e8 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40339c:	68fb      	ldr	r3, [r7, #12]
  40339e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4033a0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4033a2:	68fb      	ldr	r3, [r7, #12]
  4033a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4033a6:	687b      	ldr	r3, [r7, #4]
  4033a8:	43d9      	mvns	r1, r3
  4033aa:	697b      	ldr	r3, [r7, #20]
  4033ac:	400b      	ands	r3, r1
  4033ae:	401a      	ands	r2, r3
  4033b0:	68fb      	ldr	r3, [r7, #12]
  4033b2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4033b4:	68fb      	ldr	r3, [r7, #12]
  4033b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4033b8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4033ba:	687a      	ldr	r2, [r7, #4]
  4033bc:	697b      	ldr	r3, [r7, #20]
  4033be:	431a      	orrs	r2, r3
  4033c0:	68fb      	ldr	r3, [r7, #12]
  4033c2:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4033c4:	e010      	b.n	4033e8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4033c6:	68fb      	ldr	r3, [r7, #12]
  4033c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4033ca:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4033cc:	687a      	ldr	r2, [r7, #4]
  4033ce:	697b      	ldr	r3, [r7, #20]
  4033d0:	431a      	orrs	r2, r3
  4033d2:	68fb      	ldr	r3, [r7, #12]
  4033d4:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4033d6:	68fb      	ldr	r3, [r7, #12]
  4033d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4033da:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4033dc:	687a      	ldr	r2, [r7, #4]
  4033de:	697b      	ldr	r3, [r7, #20]
  4033e0:	431a      	orrs	r2, r3
  4033e2:	68fb      	ldr	r3, [r7, #12]
  4033e4:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4033e6:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4033e8:	68fb      	ldr	r3, [r7, #12]
  4033ea:	687a      	ldr	r2, [r7, #4]
  4033ec:	605a      	str	r2, [r3, #4]
  4033ee:	e000      	b.n	4033f2 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  4033f0:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  4033f2:	371c      	adds	r7, #28
  4033f4:	46bd      	mov	sp, r7
  4033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033fa:	4770      	bx	lr

004033fc <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4033fc:	b580      	push	{r7, lr}
  4033fe:	b084      	sub	sp, #16
  403400:	af00      	add	r7, sp, #0
  403402:	60f8      	str	r0, [r7, #12]
  403404:	60b9      	str	r1, [r7, #8]
  403406:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  403408:	68f8      	ldr	r0, [r7, #12]
  40340a:	68b9      	ldr	r1, [r7, #8]
  40340c:	4b18      	ldr	r3, [pc, #96]	; (403470 <pio_set_input+0x74>)
  40340e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  403410:	687b      	ldr	r3, [r7, #4]
  403412:	f003 0301 	and.w	r3, r3, #1
  403416:	68f8      	ldr	r0, [r7, #12]
  403418:	68b9      	ldr	r1, [r7, #8]
  40341a:	461a      	mov	r2, r3
  40341c:	4b15      	ldr	r3, [pc, #84]	; (403474 <pio_set_input+0x78>)
  40341e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  403420:	687b      	ldr	r3, [r7, #4]
  403422:	f003 030a 	and.w	r3, r3, #10
  403426:	2b00      	cmp	r3, #0
  403428:	d003      	beq.n	403432 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40342a:	68fb      	ldr	r3, [r7, #12]
  40342c:	68ba      	ldr	r2, [r7, #8]
  40342e:	621a      	str	r2, [r3, #32]
  403430:	e002      	b.n	403438 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  403432:	68fb      	ldr	r3, [r7, #12]
  403434:	68ba      	ldr	r2, [r7, #8]
  403436:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  403438:	687b      	ldr	r3, [r7, #4]
  40343a:	f003 0302 	and.w	r3, r3, #2
  40343e:	2b00      	cmp	r3, #0
  403440:	d004      	beq.n	40344c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  403442:	68fb      	ldr	r3, [r7, #12]
  403444:	68ba      	ldr	r2, [r7, #8]
  403446:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40344a:	e008      	b.n	40345e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40344c:	687b      	ldr	r3, [r7, #4]
  40344e:	f003 0308 	and.w	r3, r3, #8
  403452:	2b00      	cmp	r3, #0
  403454:	d003      	beq.n	40345e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  403456:	68fb      	ldr	r3, [r7, #12]
  403458:	68ba      	ldr	r2, [r7, #8]
  40345a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40345e:	68fb      	ldr	r3, [r7, #12]
  403460:	68ba      	ldr	r2, [r7, #8]
  403462:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  403464:	68fb      	ldr	r3, [r7, #12]
  403466:	68ba      	ldr	r2, [r7, #8]
  403468:	601a      	str	r2, [r3, #0]
}
  40346a:	3710      	adds	r7, #16
  40346c:	46bd      	mov	sp, r7
  40346e:	bd80      	pop	{r7, pc}
  403470:	004034dd 	.word	0x004034dd
  403474:	004032c1 	.word	0x004032c1

00403478 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  403478:	b580      	push	{r7, lr}
  40347a:	b084      	sub	sp, #16
  40347c:	af00      	add	r7, sp, #0
  40347e:	60f8      	str	r0, [r7, #12]
  403480:	60b9      	str	r1, [r7, #8]
  403482:	607a      	str	r2, [r7, #4]
  403484:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  403486:	68f8      	ldr	r0, [r7, #12]
  403488:	68b9      	ldr	r1, [r7, #8]
  40348a:	4b12      	ldr	r3, [pc, #72]	; (4034d4 <pio_set_output+0x5c>)
  40348c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40348e:	68f8      	ldr	r0, [r7, #12]
  403490:	68b9      	ldr	r1, [r7, #8]
  403492:	69ba      	ldr	r2, [r7, #24]
  403494:	4b10      	ldr	r3, [pc, #64]	; (4034d8 <pio_set_output+0x60>)
  403496:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  403498:	683b      	ldr	r3, [r7, #0]
  40349a:	2b00      	cmp	r3, #0
  40349c:	d003      	beq.n	4034a6 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40349e:	68fb      	ldr	r3, [r7, #12]
  4034a0:	68ba      	ldr	r2, [r7, #8]
  4034a2:	651a      	str	r2, [r3, #80]	; 0x50
  4034a4:	e002      	b.n	4034ac <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4034a6:	68fb      	ldr	r3, [r7, #12]
  4034a8:	68ba      	ldr	r2, [r7, #8]
  4034aa:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4034ac:	687b      	ldr	r3, [r7, #4]
  4034ae:	2b00      	cmp	r3, #0
  4034b0:	d003      	beq.n	4034ba <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4034b2:	68fb      	ldr	r3, [r7, #12]
  4034b4:	68ba      	ldr	r2, [r7, #8]
  4034b6:	631a      	str	r2, [r3, #48]	; 0x30
  4034b8:	e002      	b.n	4034c0 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4034ba:	68fb      	ldr	r3, [r7, #12]
  4034bc:	68ba      	ldr	r2, [r7, #8]
  4034be:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4034c0:	68fb      	ldr	r3, [r7, #12]
  4034c2:	68ba      	ldr	r2, [r7, #8]
  4034c4:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4034c6:	68fb      	ldr	r3, [r7, #12]
  4034c8:	68ba      	ldr	r2, [r7, #8]
  4034ca:	601a      	str	r2, [r3, #0]
}
  4034cc:	3710      	adds	r7, #16
  4034ce:	46bd      	mov	sp, r7
  4034d0:	bd80      	pop	{r7, pc}
  4034d2:	bf00      	nop
  4034d4:	004034dd 	.word	0x004034dd
  4034d8:	004032c1 	.word	0x004032c1

004034dc <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4034dc:	b480      	push	{r7}
  4034de:	b083      	sub	sp, #12
  4034e0:	af00      	add	r7, sp, #0
  4034e2:	6078      	str	r0, [r7, #4]
  4034e4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4034e6:	687b      	ldr	r3, [r7, #4]
  4034e8:	683a      	ldr	r2, [r7, #0]
  4034ea:	645a      	str	r2, [r3, #68]	; 0x44
}
  4034ec:	370c      	adds	r7, #12
  4034ee:	46bd      	mov	sp, r7
  4034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4034f4:	4770      	bx	lr
  4034f6:	bf00      	nop

004034f8 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4034f8:	b480      	push	{r7}
  4034fa:	b083      	sub	sp, #12
  4034fc:	af00      	add	r7, sp, #0
  4034fe:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  403500:	687b      	ldr	r3, [r7, #4]
  403502:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  403504:	4618      	mov	r0, r3
  403506:	370c      	adds	r7, #12
  403508:	46bd      	mov	sp, r7
  40350a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40350e:	4770      	bx	lr

00403510 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  403510:	b480      	push	{r7}
  403512:	b083      	sub	sp, #12
  403514:	af00      	add	r7, sp, #0
  403516:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  403518:	687b      	ldr	r3, [r7, #4]
  40351a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40351c:	4618      	mov	r0, r3
  40351e:	370c      	adds	r7, #12
  403520:	46bd      	mov	sp, r7
  403522:	f85d 7b04 	ldr.w	r7, [sp], #4
  403526:	4770      	bx	lr

00403528 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  403528:	b580      	push	{r7, lr}
  40352a:	b084      	sub	sp, #16
  40352c:	af00      	add	r7, sp, #0
  40352e:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  403530:	6878      	ldr	r0, [r7, #4]
  403532:	4b07      	ldr	r3, [pc, #28]	; (403550 <pio_set_pin_high+0x28>)
  403534:	4798      	blx	r3
  403536:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  403538:	687b      	ldr	r3, [r7, #4]
  40353a:	f003 031f 	and.w	r3, r3, #31
  40353e:	2201      	movs	r2, #1
  403540:	fa02 f303 	lsl.w	r3, r2, r3
  403544:	461a      	mov	r2, r3
  403546:	68fb      	ldr	r3, [r7, #12]
  403548:	631a      	str	r2, [r3, #48]	; 0x30
}
  40354a:	3710      	adds	r7, #16
  40354c:	46bd      	mov	sp, r7
  40354e:	bd80      	pop	{r7, pc}
  403550:	004038b5 	.word	0x004038b5

00403554 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  403554:	b580      	push	{r7, lr}
  403556:	b084      	sub	sp, #16
  403558:	af00      	add	r7, sp, #0
  40355a:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  40355c:	6878      	ldr	r0, [r7, #4]
  40355e:	4b07      	ldr	r3, [pc, #28]	; (40357c <pio_set_pin_low+0x28>)
  403560:	4798      	blx	r3
  403562:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  403564:	687b      	ldr	r3, [r7, #4]
  403566:	f003 031f 	and.w	r3, r3, #31
  40356a:	2201      	movs	r2, #1
  40356c:	fa02 f303 	lsl.w	r3, r2, r3
  403570:	461a      	mov	r2, r3
  403572:	68fb      	ldr	r3, [r7, #12]
  403574:	635a      	str	r2, [r3, #52]	; 0x34
}
  403576:	3710      	adds	r7, #16
  403578:	46bd      	mov	sp, r7
  40357a:	bd80      	pop	{r7, pc}
  40357c:	004038b5 	.word	0x004038b5

00403580 <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
  403580:	b580      	push	{r7, lr}
  403582:	b084      	sub	sp, #16
  403584:	af00      	add	r7, sp, #0
  403586:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  403588:	6878      	ldr	r0, [r7, #4]
  40358a:	4b12      	ldr	r3, [pc, #72]	; (4035d4 <pio_toggle_pin+0x54>)
  40358c:	4798      	blx	r3
  40358e:	60f8      	str	r0, [r7, #12]

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  403590:	68fb      	ldr	r3, [r7, #12]
  403592:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403594:	687b      	ldr	r3, [r7, #4]
  403596:	f003 031f 	and.w	r3, r3, #31
  40359a:	2101      	movs	r1, #1
  40359c:	fa01 f303 	lsl.w	r3, r1, r3
  4035a0:	4013      	ands	r3, r2
  4035a2:	2b00      	cmp	r3, #0
  4035a4:	d009      	beq.n	4035ba <pio_toggle_pin+0x3a>
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4035a6:	687b      	ldr	r3, [r7, #4]
  4035a8:	f003 031f 	and.w	r3, r3, #31
  4035ac:	2201      	movs	r2, #1
  4035ae:	fa02 f303 	lsl.w	r3, r2, r3
  4035b2:	461a      	mov	r2, r3
  4035b4:	68fb      	ldr	r3, [r7, #12]
  4035b6:	635a      	str	r2, [r3, #52]	; 0x34
  4035b8:	e008      	b.n	4035cc <pio_toggle_pin+0x4c>
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4035ba:	687b      	ldr	r3, [r7, #4]
  4035bc:	f003 031f 	and.w	r3, r3, #31
  4035c0:	2201      	movs	r2, #1
  4035c2:	fa02 f303 	lsl.w	r3, r2, r3
  4035c6:	461a      	mov	r2, r3
  4035c8:	68fb      	ldr	r3, [r7, #12]
  4035ca:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
  4035cc:	3710      	adds	r7, #16
  4035ce:	46bd      	mov	sp, r7
  4035d0:	bd80      	pop	{r7, pc}
  4035d2:	bf00      	nop
  4035d4:	004038b5 	.word	0x004038b5

004035d8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4035d8:	b590      	push	{r4, r7, lr}
  4035da:	b087      	sub	sp, #28
  4035dc:	af02      	add	r7, sp, #8
  4035de:	6078      	str	r0, [r7, #4]
  4035e0:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4035e2:	6878      	ldr	r0, [r7, #4]
  4035e4:	4b64      	ldr	r3, [pc, #400]	; (403778 <pio_configure_pin+0x1a0>)
  4035e6:	4798      	blx	r3
  4035e8:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4035ea:	683b      	ldr	r3, [r7, #0]
  4035ec:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  4035f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4035f4:	d06b      	beq.n	4036ce <pio_configure_pin+0xf6>
  4035f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4035fa:	d809      	bhi.n	403610 <pio_configure_pin+0x38>
  4035fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  403600:	d02d      	beq.n	40365e <pio_configure_pin+0x86>
  403602:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  403606:	d046      	beq.n	403696 <pio_configure_pin+0xbe>
  403608:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40360c:	d00b      	beq.n	403626 <pio_configure_pin+0x4e>
  40360e:	e0ac      	b.n	40376a <pio_configure_pin+0x192>
  403610:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  403614:	f000 8083 	beq.w	40371e <pio_configure_pin+0x146>
  403618:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40361c:	d07f      	beq.n	40371e <pio_configure_pin+0x146>
  40361e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  403622:	d070      	beq.n	403706 <pio_configure_pin+0x12e>
  403624:	e0a1      	b.n	40376a <pio_configure_pin+0x192>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  403626:	687b      	ldr	r3, [r7, #4]
  403628:	f003 031f 	and.w	r3, r3, #31
  40362c:	2201      	movs	r2, #1
  40362e:	fa02 f303 	lsl.w	r3, r2, r3
  403632:	68f8      	ldr	r0, [r7, #12]
  403634:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403638:	461a      	mov	r2, r3
  40363a:	4b50      	ldr	r3, [pc, #320]	; (40377c <pio_configure_pin+0x1a4>)
  40363c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40363e:	687b      	ldr	r3, [r7, #4]
  403640:	f003 031f 	and.w	r3, r3, #31
  403644:	2201      	movs	r2, #1
  403646:	fa02 f303 	lsl.w	r3, r2, r3
  40364a:	461a      	mov	r2, r3
  40364c:	683b      	ldr	r3, [r7, #0]
  40364e:	f003 0301 	and.w	r3, r3, #1
  403652:	68f8      	ldr	r0, [r7, #12]
  403654:	4611      	mov	r1, r2
  403656:	461a      	mov	r2, r3
  403658:	4b49      	ldr	r3, [pc, #292]	; (403780 <pio_configure_pin+0x1a8>)
  40365a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40365c:	e087      	b.n	40376e <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40365e:	687b      	ldr	r3, [r7, #4]
  403660:	f003 031f 	and.w	r3, r3, #31
  403664:	2201      	movs	r2, #1
  403666:	fa02 f303 	lsl.w	r3, r2, r3
  40366a:	68f8      	ldr	r0, [r7, #12]
  40366c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403670:	461a      	mov	r2, r3
  403672:	4b42      	ldr	r3, [pc, #264]	; (40377c <pio_configure_pin+0x1a4>)
  403674:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  403676:	687b      	ldr	r3, [r7, #4]
  403678:	f003 031f 	and.w	r3, r3, #31
  40367c:	2201      	movs	r2, #1
  40367e:	fa02 f303 	lsl.w	r3, r2, r3
  403682:	461a      	mov	r2, r3
  403684:	683b      	ldr	r3, [r7, #0]
  403686:	f003 0301 	and.w	r3, r3, #1
  40368a:	68f8      	ldr	r0, [r7, #12]
  40368c:	4611      	mov	r1, r2
  40368e:	461a      	mov	r2, r3
  403690:	4b3b      	ldr	r3, [pc, #236]	; (403780 <pio_configure_pin+0x1a8>)
  403692:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  403694:	e06b      	b.n	40376e <pio_configure_pin+0x196>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  403696:	687b      	ldr	r3, [r7, #4]
  403698:	f003 031f 	and.w	r3, r3, #31
  40369c:	2201      	movs	r2, #1
  40369e:	fa02 f303 	lsl.w	r3, r2, r3
  4036a2:	68f8      	ldr	r0, [r7, #12]
  4036a4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4036a8:	461a      	mov	r2, r3
  4036aa:	4b34      	ldr	r3, [pc, #208]	; (40377c <pio_configure_pin+0x1a4>)
  4036ac:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4036ae:	687b      	ldr	r3, [r7, #4]
  4036b0:	f003 031f 	and.w	r3, r3, #31
  4036b4:	2201      	movs	r2, #1
  4036b6:	fa02 f303 	lsl.w	r3, r2, r3
  4036ba:	461a      	mov	r2, r3
  4036bc:	683b      	ldr	r3, [r7, #0]
  4036be:	f003 0301 	and.w	r3, r3, #1
  4036c2:	68f8      	ldr	r0, [r7, #12]
  4036c4:	4611      	mov	r1, r2
  4036c6:	461a      	mov	r2, r3
  4036c8:	4b2d      	ldr	r3, [pc, #180]	; (403780 <pio_configure_pin+0x1a8>)
  4036ca:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4036cc:	e04f      	b.n	40376e <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4036ce:	687b      	ldr	r3, [r7, #4]
  4036d0:	f003 031f 	and.w	r3, r3, #31
  4036d4:	2201      	movs	r2, #1
  4036d6:	fa02 f303 	lsl.w	r3, r2, r3
  4036da:	68f8      	ldr	r0, [r7, #12]
  4036dc:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4036e0:	461a      	mov	r2, r3
  4036e2:	4b26      	ldr	r3, [pc, #152]	; (40377c <pio_configure_pin+0x1a4>)
  4036e4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4036e6:	687b      	ldr	r3, [r7, #4]
  4036e8:	f003 031f 	and.w	r3, r3, #31
  4036ec:	2201      	movs	r2, #1
  4036ee:	fa02 f303 	lsl.w	r3, r2, r3
  4036f2:	461a      	mov	r2, r3
  4036f4:	683b      	ldr	r3, [r7, #0]
  4036f6:	f003 0301 	and.w	r3, r3, #1
  4036fa:	68f8      	ldr	r0, [r7, #12]
  4036fc:	4611      	mov	r1, r2
  4036fe:	461a      	mov	r2, r3
  403700:	4b1f      	ldr	r3, [pc, #124]	; (403780 <pio_configure_pin+0x1a8>)
  403702:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  403704:	e033      	b.n	40376e <pio_configure_pin+0x196>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  403706:	687b      	ldr	r3, [r7, #4]
  403708:	f003 031f 	and.w	r3, r3, #31
  40370c:	2201      	movs	r2, #1
  40370e:	fa02 f303 	lsl.w	r3, r2, r3
  403712:	68f8      	ldr	r0, [r7, #12]
  403714:	4619      	mov	r1, r3
  403716:	683a      	ldr	r2, [r7, #0]
  403718:	4b1a      	ldr	r3, [pc, #104]	; (403784 <pio_configure_pin+0x1ac>)
  40371a:	4798      	blx	r3
		break;
  40371c:	e027      	b.n	40376e <pio_configure_pin+0x196>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40371e:	687b      	ldr	r3, [r7, #4]
  403720:	f003 031f 	and.w	r3, r3, #31
  403724:	2201      	movs	r2, #1
  403726:	fa02 f303 	lsl.w	r3, r2, r3
  40372a:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40372c:	683b      	ldr	r3, [r7, #0]
  40372e:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  403732:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403736:	bf14      	ite	ne
  403738:	2300      	movne	r3, #0
  40373a:	2301      	moveq	r3, #1
  40373c:	b2db      	uxtb	r3, r3
  40373e:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  403740:	683b      	ldr	r3, [r7, #0]
  403742:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  403746:	2b00      	cmp	r3, #0
  403748:	bf0c      	ite	eq
  40374a:	2300      	moveq	r3, #0
  40374c:	2301      	movne	r3, #1
  40374e:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  403750:	6838      	ldr	r0, [r7, #0]
  403752:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  403756:	2800      	cmp	r0, #0
  403758:	bf0c      	ite	eq
  40375a:	2000      	moveq	r0, #0
  40375c:	2001      	movne	r0, #1
  40375e:	b2c0      	uxtb	r0, r0
  403760:	9000      	str	r0, [sp, #0]
  403762:	68f8      	ldr	r0, [r7, #12]
  403764:	4c08      	ldr	r4, [pc, #32]	; (403788 <pio_configure_pin+0x1b0>)
  403766:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  403768:	e001      	b.n	40376e <pio_configure_pin+0x196>

	default:
		return 0;
  40376a:	2300      	movs	r3, #0
  40376c:	e000      	b.n	403770 <pio_configure_pin+0x198>
	}

	return 1;
  40376e:	2301      	movs	r3, #1
}
  403770:	4618      	mov	r0, r3
  403772:	3714      	adds	r7, #20
  403774:	46bd      	mov	sp, r7
  403776:	bd90      	pop	{r4, r7, pc}
  403778:	004038b5 	.word	0x004038b5
  40377c:	004032ed 	.word	0x004032ed
  403780:	004032c1 	.word	0x004032c1
  403784:	004033fd 	.word	0x004033fd
  403788:	00403479 	.word	0x00403479

0040378c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  40378c:	b590      	push	{r4, r7, lr}
  40378e:	b087      	sub	sp, #28
  403790:	af02      	add	r7, sp, #8
  403792:	60f8      	str	r0, [r7, #12]
  403794:	60b9      	str	r1, [r7, #8]
  403796:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  403798:	687b      	ldr	r3, [r7, #4]
  40379a:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  40379e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4037a2:	d043      	beq.n	40382c <pio_configure_pin_group+0xa0>
  4037a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4037a8:	d809      	bhi.n	4037be <pio_configure_pin_group+0x32>
  4037aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4037ae:	d01f      	beq.n	4037f0 <pio_configure_pin_group+0x64>
  4037b0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4037b4:	d02b      	beq.n	40380e <pio_configure_pin_group+0x82>
  4037b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4037ba:	d00a      	beq.n	4037d2 <pio_configure_pin_group+0x46>
  4037bc:	e06b      	b.n	403896 <pio_configure_pin_group+0x10a>
  4037be:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4037c2:	d048      	beq.n	403856 <pio_configure_pin_group+0xca>
  4037c4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4037c8:	d045      	beq.n	403856 <pio_configure_pin_group+0xca>
  4037ca:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4037ce:	d03c      	beq.n	40384a <pio_configure_pin_group+0xbe>
  4037d0:	e061      	b.n	403896 <pio_configure_pin_group+0x10a>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4037d2:	68f8      	ldr	r0, [r7, #12]
  4037d4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4037d8:	68ba      	ldr	r2, [r7, #8]
  4037da:	4b32      	ldr	r3, [pc, #200]	; (4038a4 <pio_configure_pin_group+0x118>)
  4037dc:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4037de:	687b      	ldr	r3, [r7, #4]
  4037e0:	f003 0301 	and.w	r3, r3, #1
  4037e4:	68f8      	ldr	r0, [r7, #12]
  4037e6:	68b9      	ldr	r1, [r7, #8]
  4037e8:	461a      	mov	r2, r3
  4037ea:	4b2f      	ldr	r3, [pc, #188]	; (4038a8 <pio_configure_pin_group+0x11c>)
  4037ec:	4798      	blx	r3
		break;
  4037ee:	e054      	b.n	40389a <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4037f0:	68f8      	ldr	r0, [r7, #12]
  4037f2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4037f6:	68ba      	ldr	r2, [r7, #8]
  4037f8:	4b2a      	ldr	r3, [pc, #168]	; (4038a4 <pio_configure_pin_group+0x118>)
  4037fa:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4037fc:	687b      	ldr	r3, [r7, #4]
  4037fe:	f003 0301 	and.w	r3, r3, #1
  403802:	68f8      	ldr	r0, [r7, #12]
  403804:	68b9      	ldr	r1, [r7, #8]
  403806:	461a      	mov	r2, r3
  403808:	4b27      	ldr	r3, [pc, #156]	; (4038a8 <pio_configure_pin_group+0x11c>)
  40380a:	4798      	blx	r3
		break;
  40380c:	e045      	b.n	40389a <pio_configure_pin_group+0x10e>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40380e:	68f8      	ldr	r0, [r7, #12]
  403810:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  403814:	68ba      	ldr	r2, [r7, #8]
  403816:	4b23      	ldr	r3, [pc, #140]	; (4038a4 <pio_configure_pin_group+0x118>)
  403818:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  40381a:	687b      	ldr	r3, [r7, #4]
  40381c:	f003 0301 	and.w	r3, r3, #1
  403820:	68f8      	ldr	r0, [r7, #12]
  403822:	68b9      	ldr	r1, [r7, #8]
  403824:	461a      	mov	r2, r3
  403826:	4b20      	ldr	r3, [pc, #128]	; (4038a8 <pio_configure_pin_group+0x11c>)
  403828:	4798      	blx	r3
		break;
  40382a:	e036      	b.n	40389a <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40382c:	68f8      	ldr	r0, [r7, #12]
  40382e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  403832:	68ba      	ldr	r2, [r7, #8]
  403834:	4b1b      	ldr	r3, [pc, #108]	; (4038a4 <pio_configure_pin_group+0x118>)
  403836:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  403838:	687b      	ldr	r3, [r7, #4]
  40383a:	f003 0301 	and.w	r3, r3, #1
  40383e:	68f8      	ldr	r0, [r7, #12]
  403840:	68b9      	ldr	r1, [r7, #8]
  403842:	461a      	mov	r2, r3
  403844:	4b18      	ldr	r3, [pc, #96]	; (4038a8 <pio_configure_pin_group+0x11c>)
  403846:	4798      	blx	r3
		break;
  403848:	e027      	b.n	40389a <pio_configure_pin_group+0x10e>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  40384a:	68f8      	ldr	r0, [r7, #12]
  40384c:	68b9      	ldr	r1, [r7, #8]
  40384e:	687a      	ldr	r2, [r7, #4]
  403850:	4b16      	ldr	r3, [pc, #88]	; (4038ac <pio_configure_pin_group+0x120>)
  403852:	4798      	blx	r3
		break;
  403854:	e021      	b.n	40389a <pio_configure_pin_group+0x10e>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  403856:	687b      	ldr	r3, [r7, #4]
  403858:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  40385c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403860:	bf14      	ite	ne
  403862:	2300      	movne	r3, #0
  403864:	2301      	moveq	r3, #1
  403866:	b2db      	uxtb	r3, r3
  403868:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  40386a:	687b      	ldr	r3, [r7, #4]
  40386c:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  403870:	2b00      	cmp	r3, #0
  403872:	bf0c      	ite	eq
  403874:	2300      	moveq	r3, #0
  403876:	2301      	movne	r3, #1
  403878:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  40387a:	6879      	ldr	r1, [r7, #4]
  40387c:	f001 0101 	and.w	r1, r1, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  403880:	2900      	cmp	r1, #0
  403882:	bf0c      	ite	eq
  403884:	2100      	moveq	r1, #0
  403886:	2101      	movne	r1, #1
  403888:	b2c9      	uxtb	r1, r1
  40388a:	9100      	str	r1, [sp, #0]
  40388c:	68f8      	ldr	r0, [r7, #12]
  40388e:	68b9      	ldr	r1, [r7, #8]
  403890:	4c07      	ldr	r4, [pc, #28]	; (4038b0 <pio_configure_pin_group+0x124>)
  403892:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  403894:	e001      	b.n	40389a <pio_configure_pin_group+0x10e>

	default:
		return 0;
  403896:	2300      	movs	r3, #0
  403898:	e000      	b.n	40389c <pio_configure_pin_group+0x110>
	}

	return 1;
  40389a:	2301      	movs	r3, #1
}
  40389c:	4618      	mov	r0, r3
  40389e:	3714      	adds	r7, #20
  4038a0:	46bd      	mov	sp, r7
  4038a2:	bd90      	pop	{r4, r7, pc}
  4038a4:	004032ed 	.word	0x004032ed
  4038a8:	004032c1 	.word	0x004032c1
  4038ac:	004033fd 	.word	0x004033fd
  4038b0:	00403479 	.word	0x00403479

004038b4 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  4038b4:	b480      	push	{r7}
  4038b6:	b085      	sub	sp, #20
  4038b8:	af00      	add	r7, sp, #0
  4038ba:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4038bc:	687b      	ldr	r3, [r7, #4]
  4038be:	095b      	lsrs	r3, r3, #5
  4038c0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4038c4:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4038c8:	025b      	lsls	r3, r3, #9
  4038ca:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  4038cc:	68fb      	ldr	r3, [r7, #12]
}
  4038ce:	4618      	mov	r0, r3
  4038d0:	3714      	adds	r7, #20
  4038d2:	46bd      	mov	sp, r7
  4038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4038d8:	4770      	bx	lr
  4038da:	bf00      	nop

004038dc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4038dc:	b580      	push	{r7, lr}
  4038de:	b084      	sub	sp, #16
  4038e0:	af00      	add	r7, sp, #0
  4038e2:	6078      	str	r0, [r7, #4]
  4038e4:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4038e6:	6878      	ldr	r0, [r7, #4]
  4038e8:	4b24      	ldr	r3, [pc, #144]	; (40397c <pio_handler_process+0xa0>)
  4038ea:	4798      	blx	r3
  4038ec:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4038ee:	6878      	ldr	r0, [r7, #4]
  4038f0:	4b23      	ldr	r3, [pc, #140]	; (403980 <pio_handler_process+0xa4>)
  4038f2:	4798      	blx	r3
  4038f4:	4603      	mov	r3, r0
  4038f6:	68fa      	ldr	r2, [r7, #12]
  4038f8:	4013      	ands	r3, r2
  4038fa:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4038fc:	68fb      	ldr	r3, [r7, #12]
  4038fe:	2b00      	cmp	r3, #0
  403900:	d039      	beq.n	403976 <pio_handler_process+0x9a>
		/* Find triggering source */
		i = 0;
  403902:	2300      	movs	r3, #0
  403904:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  403906:	e033      	b.n	403970 <pio_handler_process+0x94>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  403908:	4a1e      	ldr	r2, [pc, #120]	; (403984 <pio_handler_process+0xa8>)
  40390a:	68bb      	ldr	r3, [r7, #8]
  40390c:	011b      	lsls	r3, r3, #4
  40390e:	4413      	add	r3, r2
  403910:	681a      	ldr	r2, [r3, #0]
  403912:	683b      	ldr	r3, [r7, #0]
  403914:	429a      	cmp	r2, r3
  403916:	d124      	bne.n	403962 <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  403918:	4a1a      	ldr	r2, [pc, #104]	; (403984 <pio_handler_process+0xa8>)
  40391a:	68bb      	ldr	r3, [r7, #8]
  40391c:	011b      	lsls	r3, r3, #4
  40391e:	4413      	add	r3, r2
  403920:	685a      	ldr	r2, [r3, #4]
  403922:	68fb      	ldr	r3, [r7, #12]
  403924:	4013      	ands	r3, r2
  403926:	2b00      	cmp	r3, #0
  403928:	d01b      	beq.n	403962 <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40392a:	4a16      	ldr	r2, [pc, #88]	; (403984 <pio_handler_process+0xa8>)
  40392c:	68bb      	ldr	r3, [r7, #8]
  40392e:	011b      	lsls	r3, r3, #4
  403930:	4413      	add	r3, r2
  403932:	3308      	adds	r3, #8
  403934:	685b      	ldr	r3, [r3, #4]
  403936:	4913      	ldr	r1, [pc, #76]	; (403984 <pio_handler_process+0xa8>)
  403938:	68ba      	ldr	r2, [r7, #8]
  40393a:	0112      	lsls	r2, r2, #4
  40393c:	440a      	add	r2, r1
  40393e:	6811      	ldr	r1, [r2, #0]
  403940:	4810      	ldr	r0, [pc, #64]	; (403984 <pio_handler_process+0xa8>)
  403942:	68ba      	ldr	r2, [r7, #8]
  403944:	0112      	lsls	r2, r2, #4
  403946:	4402      	add	r2, r0
  403948:	6852      	ldr	r2, [r2, #4]
  40394a:	4608      	mov	r0, r1
  40394c:	4611      	mov	r1, r2
  40394e:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  403950:	4a0c      	ldr	r2, [pc, #48]	; (403984 <pio_handler_process+0xa8>)
  403952:	68bb      	ldr	r3, [r7, #8]
  403954:	011b      	lsls	r3, r3, #4
  403956:	4413      	add	r3, r2
  403958:	685b      	ldr	r3, [r3, #4]
  40395a:	43db      	mvns	r3, r3
  40395c:	68fa      	ldr	r2, [r7, #12]
  40395e:	4013      	ands	r3, r2
  403960:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  403962:	68bb      	ldr	r3, [r7, #8]
  403964:	3301      	adds	r3, #1
  403966:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  403968:	68bb      	ldr	r3, [r7, #8]
  40396a:	2b06      	cmp	r3, #6
  40396c:	d900      	bls.n	403970 <pio_handler_process+0x94>
				break;
  40396e:	e002      	b.n	403976 <pio_handler_process+0x9a>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  403970:	68fb      	ldr	r3, [r7, #12]
  403972:	2b00      	cmp	r3, #0
  403974:	d1c8      	bne.n	403908 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  403976:	3710      	adds	r7, #16
  403978:	46bd      	mov	sp, r7
  40397a:	bd80      	pop	{r7, pc}
  40397c:	004034f9 	.word	0x004034f9
  403980:	00403511 	.word	0x00403511
  403984:	20000b94 	.word	0x20000b94

00403988 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  403988:	b580      	push	{r7, lr}
  40398a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  40398c:	4802      	ldr	r0, [pc, #8]	; (403998 <PIOA_Handler+0x10>)
  40398e:	210b      	movs	r1, #11
  403990:	4b02      	ldr	r3, [pc, #8]	; (40399c <PIOA_Handler+0x14>)
  403992:	4798      	blx	r3
}
  403994:	bd80      	pop	{r7, pc}
  403996:	bf00      	nop
  403998:	400e0e00 	.word	0x400e0e00
  40399c:	004038dd 	.word	0x004038dd

004039a0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4039a0:	b580      	push	{r7, lr}
  4039a2:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4039a4:	4802      	ldr	r0, [pc, #8]	; (4039b0 <PIOB_Handler+0x10>)
  4039a6:	210c      	movs	r1, #12
  4039a8:	4b02      	ldr	r3, [pc, #8]	; (4039b4 <PIOB_Handler+0x14>)
  4039aa:	4798      	blx	r3
}
  4039ac:	bd80      	pop	{r7, pc}
  4039ae:	bf00      	nop
  4039b0:	400e1000 	.word	0x400e1000
  4039b4:	004038dd 	.word	0x004038dd

004039b8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4039b8:	b580      	push	{r7, lr}
  4039ba:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4039bc:	4802      	ldr	r0, [pc, #8]	; (4039c8 <PIOC_Handler+0x10>)
  4039be:	210d      	movs	r1, #13
  4039c0:	4b02      	ldr	r3, [pc, #8]	; (4039cc <PIOC_Handler+0x14>)
  4039c2:	4798      	blx	r3
}
  4039c4:	bd80      	pop	{r7, pc}
  4039c6:	bf00      	nop
  4039c8:	400e1200 	.word	0x400e1200
  4039cc:	004038dd 	.word	0x004038dd

004039d0 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4039d0:	b480      	push	{r7}
  4039d2:	b085      	sub	sp, #20
  4039d4:	af00      	add	r7, sp, #0
  4039d6:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4039d8:	4b1d      	ldr	r3, [pc, #116]	; (403a50 <pmc_switch_mck_to_pllack+0x80>)
  4039da:	4a1d      	ldr	r2, [pc, #116]	; (403a50 <pmc_switch_mck_to_pllack+0x80>)
  4039dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
  4039de:	f022 0170 	bic.w	r1, r2, #112	; 0x70
  4039e2:	687a      	ldr	r2, [r7, #4]
  4039e4:	430a      	orrs	r2, r1
  4039e6:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4039e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4039ec:	60fb      	str	r3, [r7, #12]
  4039ee:	e007      	b.n	403a00 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4039f0:	68fb      	ldr	r3, [r7, #12]
  4039f2:	2b00      	cmp	r3, #0
  4039f4:	d101      	bne.n	4039fa <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4039f6:	2301      	movs	r3, #1
  4039f8:	e023      	b.n	403a42 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4039fa:	68fb      	ldr	r3, [r7, #12]
  4039fc:	3b01      	subs	r3, #1
  4039fe:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403a00:	4b13      	ldr	r3, [pc, #76]	; (403a50 <pmc_switch_mck_to_pllack+0x80>)
  403a02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403a04:	f003 0308 	and.w	r3, r3, #8
  403a08:	2b00      	cmp	r3, #0
  403a0a:	d0f1      	beq.n	4039f0 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  403a0c:	4b10      	ldr	r3, [pc, #64]	; (403a50 <pmc_switch_mck_to_pllack+0x80>)
  403a0e:	4a10      	ldr	r2, [pc, #64]	; (403a50 <pmc_switch_mck_to_pllack+0x80>)
  403a10:	6b12      	ldr	r2, [r2, #48]	; 0x30
  403a12:	f022 0203 	bic.w	r2, r2, #3
  403a16:	f042 0202 	orr.w	r2, r2, #2
  403a1a:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403a1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403a20:	60fb      	str	r3, [r7, #12]
  403a22:	e007      	b.n	403a34 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  403a24:	68fb      	ldr	r3, [r7, #12]
  403a26:	2b00      	cmp	r3, #0
  403a28:	d101      	bne.n	403a2e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  403a2a:	2301      	movs	r3, #1
  403a2c:	e009      	b.n	403a42 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  403a2e:	68fb      	ldr	r3, [r7, #12]
  403a30:	3b01      	subs	r3, #1
  403a32:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403a34:	4b06      	ldr	r3, [pc, #24]	; (403a50 <pmc_switch_mck_to_pllack+0x80>)
  403a36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403a38:	f003 0308 	and.w	r3, r3, #8
  403a3c:	2b00      	cmp	r3, #0
  403a3e:	d0f1      	beq.n	403a24 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  403a40:	2300      	movs	r3, #0
}
  403a42:	4618      	mov	r0, r3
  403a44:	3714      	adds	r7, #20
  403a46:	46bd      	mov	sp, r7
  403a48:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a4c:	4770      	bx	lr
  403a4e:	bf00      	nop
  403a50:	400e0400 	.word	0x400e0400

00403a54 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  403a54:	b480      	push	{r7}
  403a56:	b083      	sub	sp, #12
  403a58:	af00      	add	r7, sp, #0
  403a5a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  403a5c:	687b      	ldr	r3, [r7, #4]
  403a5e:	2b01      	cmp	r3, #1
  403a60:	d107      	bne.n	403a72 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  403a62:	4a08      	ldr	r2, [pc, #32]	; (403a84 <pmc_switch_sclk_to_32kxtal+0x30>)
  403a64:	4b07      	ldr	r3, [pc, #28]	; (403a84 <pmc_switch_sclk_to_32kxtal+0x30>)
  403a66:	689b      	ldr	r3, [r3, #8]
  403a68:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  403a6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  403a70:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  403a72:	4b04      	ldr	r3, [pc, #16]	; (403a84 <pmc_switch_sclk_to_32kxtal+0x30>)
  403a74:	4a04      	ldr	r2, [pc, #16]	; (403a88 <pmc_switch_sclk_to_32kxtal+0x34>)
  403a76:	601a      	str	r2, [r3, #0]
}
  403a78:	370c      	adds	r7, #12
  403a7a:	46bd      	mov	sp, r7
  403a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a80:	4770      	bx	lr
  403a82:	bf00      	nop
  403a84:	400e1410 	.word	0x400e1410
  403a88:	a5000008 	.word	0xa5000008

00403a8c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  403a8c:	b480      	push	{r7}
  403a8e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  403a90:	4b09      	ldr	r3, [pc, #36]	; (403ab8 <pmc_osc_is_ready_32kxtal+0x2c>)
  403a92:	695b      	ldr	r3, [r3, #20]
  403a94:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  403a98:	2b00      	cmp	r3, #0
  403a9a:	d007      	beq.n	403aac <pmc_osc_is_ready_32kxtal+0x20>
  403a9c:	4b07      	ldr	r3, [pc, #28]	; (403abc <pmc_osc_is_ready_32kxtal+0x30>)
  403a9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403aa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  403aa4:	2b00      	cmp	r3, #0
  403aa6:	d001      	beq.n	403aac <pmc_osc_is_ready_32kxtal+0x20>
  403aa8:	2301      	movs	r3, #1
  403aaa:	e000      	b.n	403aae <pmc_osc_is_ready_32kxtal+0x22>
  403aac:	2300      	movs	r3, #0
}
  403aae:	4618      	mov	r0, r3
  403ab0:	46bd      	mov	sp, r7
  403ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
  403ab6:	4770      	bx	lr
  403ab8:	400e1410 	.word	0x400e1410
  403abc:	400e0400 	.word	0x400e0400

00403ac0 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  403ac0:	b480      	push	{r7}
  403ac2:	b083      	sub	sp, #12
  403ac4:	af00      	add	r7, sp, #0
  403ac6:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  403ac8:	4a18      	ldr	r2, [pc, #96]	; (403b2c <pmc_switch_mainck_to_fastrc+0x6c>)
  403aca:	4b18      	ldr	r3, [pc, #96]	; (403b2c <pmc_switch_mainck_to_fastrc+0x6c>)
  403acc:	6a1b      	ldr	r3, [r3, #32]
  403ace:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  403ad2:	f043 0308 	orr.w	r3, r3, #8
  403ad6:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  403ad8:	bf00      	nop
  403ada:	4b14      	ldr	r3, [pc, #80]	; (403b2c <pmc_switch_mainck_to_fastrc+0x6c>)
  403adc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  403ae2:	2b00      	cmp	r3, #0
  403ae4:	d0f9      	beq.n	403ada <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  403ae6:	4a11      	ldr	r2, [pc, #68]	; (403b2c <pmc_switch_mainck_to_fastrc+0x6c>)
  403ae8:	4b10      	ldr	r3, [pc, #64]	; (403b2c <pmc_switch_mainck_to_fastrc+0x6c>)
  403aea:	6a1b      	ldr	r3, [r3, #32]
  403aec:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  403af0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  403af4:	6879      	ldr	r1, [r7, #4]
  403af6:	430b      	orrs	r3, r1
  403af8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  403afc:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  403afe:	bf00      	nop
  403b00:	4b0a      	ldr	r3, [pc, #40]	; (403b2c <pmc_switch_mainck_to_fastrc+0x6c>)
  403b02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403b04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  403b08:	2b00      	cmp	r3, #0
  403b0a:	d0f9      	beq.n	403b00 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  403b0c:	4a07      	ldr	r2, [pc, #28]	; (403b2c <pmc_switch_mainck_to_fastrc+0x6c>)
  403b0e:	4b07      	ldr	r3, [pc, #28]	; (403b2c <pmc_switch_mainck_to_fastrc+0x6c>)
  403b10:	6a1b      	ldr	r3, [r3, #32]
  403b12:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  403b16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  403b1a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  403b1e:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  403b20:	370c      	adds	r7, #12
  403b22:	46bd      	mov	sp, r7
  403b24:	f85d 7b04 	ldr.w	r7, [sp], #4
  403b28:	4770      	bx	lr
  403b2a:	bf00      	nop
  403b2c:	400e0400 	.word	0x400e0400

00403b30 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  403b30:	b480      	push	{r7}
  403b32:	b083      	sub	sp, #12
  403b34:	af00      	add	r7, sp, #0
  403b36:	6078      	str	r0, [r7, #4]
  403b38:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  403b3a:	687b      	ldr	r3, [r7, #4]
  403b3c:	2b00      	cmp	r3, #0
  403b3e:	d008      	beq.n	403b52 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403b40:	4916      	ldr	r1, [pc, #88]	; (403b9c <pmc_switch_mainck_to_xtal+0x6c>)
  403b42:	4b16      	ldr	r3, [pc, #88]	; (403b9c <pmc_switch_mainck_to_xtal+0x6c>)
  403b44:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  403b46:	4a16      	ldr	r2, [pc, #88]	; (403ba0 <pmc_switch_mainck_to_xtal+0x70>)
  403b48:	401a      	ands	r2, r3
  403b4a:	4b16      	ldr	r3, [pc, #88]	; (403ba4 <pmc_switch_mainck_to_xtal+0x74>)
  403b4c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403b4e:	620b      	str	r3, [r1, #32]
  403b50:	e01e      	b.n	403b90 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  403b52:	4a12      	ldr	r2, [pc, #72]	; (403b9c <pmc_switch_mainck_to_xtal+0x6c>)
  403b54:	4b11      	ldr	r3, [pc, #68]	; (403b9c <pmc_switch_mainck_to_xtal+0x6c>)
  403b56:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  403b58:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  403b5c:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  403b60:	6839      	ldr	r1, [r7, #0]
  403b62:	0209      	lsls	r1, r1, #8
  403b64:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  403b66:	430b      	orrs	r3, r1
  403b68:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  403b6c:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  403b70:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  403b72:	bf00      	nop
  403b74:	4b09      	ldr	r3, [pc, #36]	; (403b9c <pmc_switch_mainck_to_xtal+0x6c>)
  403b76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403b78:	f003 0301 	and.w	r3, r3, #1
  403b7c:	2b00      	cmp	r3, #0
  403b7e:	d0f9      	beq.n	403b74 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  403b80:	4a06      	ldr	r2, [pc, #24]	; (403b9c <pmc_switch_mainck_to_xtal+0x6c>)
  403b82:	4b06      	ldr	r3, [pc, #24]	; (403b9c <pmc_switch_mainck_to_xtal+0x6c>)
  403b84:	6a1b      	ldr	r3, [r3, #32]
  403b86:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  403b8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  403b8e:	6213      	str	r3, [r2, #32]
	}
}
  403b90:	370c      	adds	r7, #12
  403b92:	46bd      	mov	sp, r7
  403b94:	f85d 7b04 	ldr.w	r7, [sp], #4
  403b98:	4770      	bx	lr
  403b9a:	bf00      	nop
  403b9c:	400e0400 	.word	0x400e0400
  403ba0:	fec8fffc 	.word	0xfec8fffc
  403ba4:	01370002 	.word	0x01370002

00403ba8 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  403ba8:	b480      	push	{r7}
  403baa:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  403bac:	4b04      	ldr	r3, [pc, #16]	; (403bc0 <pmc_osc_is_ready_mainck+0x18>)
  403bae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403bb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  403bb4:	4618      	mov	r0, r3
  403bb6:	46bd      	mov	sp, r7
  403bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
  403bbc:	4770      	bx	lr
  403bbe:	bf00      	nop
  403bc0:	400e0400 	.word	0x400e0400

00403bc4 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  403bc4:	b480      	push	{r7}
  403bc6:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  403bc8:	4b03      	ldr	r3, [pc, #12]	; (403bd8 <pmc_disable_pllack+0x14>)
  403bca:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  403bce:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  403bd0:	46bd      	mov	sp, r7
  403bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
  403bd6:	4770      	bx	lr
  403bd8:	400e0400 	.word	0x400e0400

00403bdc <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  403bdc:	b480      	push	{r7}
  403bde:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  403be0:	4b04      	ldr	r3, [pc, #16]	; (403bf4 <pmc_is_locked_pllack+0x18>)
  403be2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403be4:	f003 0302 	and.w	r3, r3, #2
}
  403be8:	4618      	mov	r0, r3
  403bea:	46bd      	mov	sp, r7
  403bec:	f85d 7b04 	ldr.w	r7, [sp], #4
  403bf0:	4770      	bx	lr
  403bf2:	bf00      	nop
  403bf4:	400e0400 	.word	0x400e0400

00403bf8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  403bf8:	b480      	push	{r7}
  403bfa:	b083      	sub	sp, #12
  403bfc:	af00      	add	r7, sp, #0
  403bfe:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  403c00:	687b      	ldr	r3, [r7, #4]
  403c02:	2b1f      	cmp	r3, #31
  403c04:	d901      	bls.n	403c0a <pmc_enable_periph_clk+0x12>
		return 1;
  403c06:	2301      	movs	r3, #1
  403c08:	e016      	b.n	403c38 <pmc_enable_periph_clk+0x40>
	}

	if (ul_id < 32) {
  403c0a:	687b      	ldr	r3, [r7, #4]
  403c0c:	2b1f      	cmp	r3, #31
  403c0e:	d812      	bhi.n	403c36 <pmc_enable_periph_clk+0x3e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  403c10:	4b0c      	ldr	r3, [pc, #48]	; (403c44 <pmc_enable_periph_clk+0x4c>)
  403c12:	699a      	ldr	r2, [r3, #24]
  403c14:	687b      	ldr	r3, [r7, #4]
  403c16:	2101      	movs	r1, #1
  403c18:	fa01 f303 	lsl.w	r3, r1, r3
  403c1c:	401a      	ands	r2, r3
  403c1e:	687b      	ldr	r3, [r7, #4]
  403c20:	2101      	movs	r1, #1
  403c22:	fa01 f303 	lsl.w	r3, r1, r3
  403c26:	429a      	cmp	r2, r3
  403c28:	d005      	beq.n	403c36 <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
  403c2a:	4b06      	ldr	r3, [pc, #24]	; (403c44 <pmc_enable_periph_clk+0x4c>)
  403c2c:	687a      	ldr	r2, [r7, #4]
  403c2e:	2101      	movs	r1, #1
  403c30:	fa01 f202 	lsl.w	r2, r1, r2
  403c34:	611a      	str	r2, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  403c36:	2300      	movs	r3, #0
}
  403c38:	4618      	mov	r0, r3
  403c3a:	370c      	adds	r7, #12
  403c3c:	46bd      	mov	sp, r7
  403c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c42:	4770      	bx	lr
  403c44:	400e0400 	.word	0x400e0400

00403c48 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  403c48:	b480      	push	{r7}
  403c4a:	b083      	sub	sp, #12
  403c4c:	af00      	add	r7, sp, #0
  403c4e:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  403c50:	687b      	ldr	r3, [r7, #4]
  403c52:	685b      	ldr	r3, [r3, #4]
  403c54:	f003 0302 	and.w	r3, r3, #2
  403c58:	2b00      	cmp	r3, #0
  403c5a:	d001      	beq.n	403c60 <spi_get_peripheral_select_mode+0x18>
		return 1;
  403c5c:	2301      	movs	r3, #1
  403c5e:	e000      	b.n	403c62 <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  403c60:	2300      	movs	r3, #0
	}
}
  403c62:	4618      	mov	r0, r3
  403c64:	370c      	adds	r7, #12
  403c66:	46bd      	mov	sp, r7
  403c68:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c6c:	4770      	bx	lr
  403c6e:	bf00      	nop

00403c70 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  403c70:	b580      	push	{r7, lr}
  403c72:	b082      	sub	sp, #8
  403c74:	af00      	add	r7, sp, #0
  403c76:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  403c78:	6878      	ldr	r0, [r7, #4]
  403c7a:	4b02      	ldr	r3, [pc, #8]	; (403c84 <sysclk_enable_peripheral_clock+0x14>)
  403c7c:	4798      	blx	r3
}
  403c7e:	3708      	adds	r7, #8
  403c80:	46bd      	mov	sp, r7
  403c82:	bd80      	pop	{r7, pc}
  403c84:	00403bf9 	.word	0x00403bf9

00403c88 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  403c88:	b580      	push	{r7, lr}
  403c8a:	b082      	sub	sp, #8
  403c8c:	af00      	add	r7, sp, #0
  403c8e:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
  403c90:	2015      	movs	r0, #21
  403c92:	4b02      	ldr	r3, [pc, #8]	; (403c9c <spi_enable_clock+0x14>)
  403c94:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  403c96:	3708      	adds	r7, #8
  403c98:	46bd      	mov	sp, r7
  403c9a:	bd80      	pop	{r7, pc}
  403c9c:	00403c71 	.word	0x00403c71

00403ca0 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  403ca0:	b480      	push	{r7}
  403ca2:	b083      	sub	sp, #12
  403ca4:	af00      	add	r7, sp, #0
  403ca6:	6078      	str	r0, [r7, #4]
  403ca8:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  403caa:	687b      	ldr	r3, [r7, #4]
  403cac:	685b      	ldr	r3, [r3, #4]
  403cae:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  403cb2:	687b      	ldr	r3, [r7, #4]
  403cb4:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  403cb6:	687b      	ldr	r3, [r7, #4]
  403cb8:	685a      	ldr	r2, [r3, #4]
  403cba:	683b      	ldr	r3, [r7, #0]
  403cbc:	041b      	lsls	r3, r3, #16
  403cbe:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  403cc2:	431a      	orrs	r2, r3
  403cc4:	687b      	ldr	r3, [r7, #4]
  403cc6:	605a      	str	r2, [r3, #4]
}
  403cc8:	370c      	adds	r7, #12
  403cca:	46bd      	mov	sp, r7
  403ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
  403cd0:	4770      	bx	lr
  403cd2:	bf00      	nop

00403cd4 <spi_set_delay_between_chip_select>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
  403cd4:	b480      	push	{r7}
  403cd6:	b083      	sub	sp, #12
  403cd8:	af00      	add	r7, sp, #0
  403cda:	6078      	str	r0, [r7, #4]
  403cdc:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  403cde:	687b      	ldr	r3, [r7, #4]
  403ce0:	685b      	ldr	r3, [r3, #4]
  403ce2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  403ce6:	687b      	ldr	r3, [r7, #4]
  403ce8:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  403cea:	687b      	ldr	r3, [r7, #4]
  403cec:	685a      	ldr	r2, [r3, #4]
  403cee:	683b      	ldr	r3, [r7, #0]
  403cf0:	061b      	lsls	r3, r3, #24
  403cf2:	431a      	orrs	r2, r3
  403cf4:	687b      	ldr	r3, [r7, #4]
  403cf6:	605a      	str	r2, [r3, #4]
}
  403cf8:	370c      	adds	r7, #12
  403cfa:	46bd      	mov	sp, r7
  403cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
  403d00:	4770      	bx	lr
  403d02:	bf00      	nop

00403d04 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  403d04:	b580      	push	{r7, lr}
  403d06:	b084      	sub	sp, #16
  403d08:	af00      	add	r7, sp, #0
  403d0a:	6078      	str	r0, [r7, #4]
  403d0c:	8079      	strh	r1, [r7, #2]
  403d0e:	707a      	strb	r2, [r7, #1]
  403d10:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  403d12:	f643 2398 	movw	r3, #15000	; 0x3a98
  403d16:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  403d18:	e006      	b.n	403d28 <spi_write+0x24>
		if (!timeout--) {
  403d1a:	68fb      	ldr	r3, [r7, #12]
  403d1c:	1e5a      	subs	r2, r3, #1
  403d1e:	60fa      	str	r2, [r7, #12]
  403d20:	2b00      	cmp	r3, #0
  403d22:	d101      	bne.n	403d28 <spi_write+0x24>
			return SPI_ERROR_TIMEOUT;
  403d24:	2301      	movs	r3, #1
  403d26:	e020      	b.n	403d6a <spi_write+0x66>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  403d28:	687b      	ldr	r3, [r7, #4]
  403d2a:	691b      	ldr	r3, [r3, #16]
  403d2c:	f003 0302 	and.w	r3, r3, #2
  403d30:	2b00      	cmp	r3, #0
  403d32:	d0f2      	beq.n	403d1a <spi_write+0x16>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  403d34:	6878      	ldr	r0, [r7, #4]
  403d36:	4b0f      	ldr	r3, [pc, #60]	; (403d74 <spi_write+0x70>)
  403d38:	4798      	blx	r3
  403d3a:	4603      	mov	r3, r0
  403d3c:	2b00      	cmp	r3, #0
  403d3e:	d00e      	beq.n	403d5e <spi_write+0x5a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  403d40:	887a      	ldrh	r2, [r7, #2]
  403d42:	787b      	ldrb	r3, [r7, #1]
  403d44:	041b      	lsls	r3, r3, #16
  403d46:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  403d4a:	4313      	orrs	r3, r2
  403d4c:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  403d4e:	783b      	ldrb	r3, [r7, #0]
  403d50:	2b00      	cmp	r3, #0
  403d52:	d006      	beq.n	403d62 <spi_write+0x5e>
			value |= SPI_TDR_LASTXFER;
  403d54:	68bb      	ldr	r3, [r7, #8]
  403d56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  403d5a:	60bb      	str	r3, [r7, #8]
  403d5c:	e001      	b.n	403d62 <spi_write+0x5e>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  403d5e:	887b      	ldrh	r3, [r7, #2]
  403d60:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  403d62:	687b      	ldr	r3, [r7, #4]
  403d64:	68ba      	ldr	r2, [r7, #8]
  403d66:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  403d68:	2300      	movs	r3, #0
  403d6a:	b25b      	sxtb	r3, r3
}
  403d6c:	4618      	mov	r0, r3
  403d6e:	3710      	adds	r7, #16
  403d70:	46bd      	mov	sp, r7
  403d72:	bd80      	pop	{r7, pc}
  403d74:	00403c49 	.word	0x00403c49

00403d78 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  403d78:	b480      	push	{r7}
  403d7a:	b085      	sub	sp, #20
  403d7c:	af00      	add	r7, sp, #0
  403d7e:	60f8      	str	r0, [r7, #12]
  403d80:	60b9      	str	r1, [r7, #8]
  403d82:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  403d84:	687b      	ldr	r3, [r7, #4]
  403d86:	2b00      	cmp	r3, #0
  403d88:	d00c      	beq.n	403da4 <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  403d8a:	68fb      	ldr	r3, [r7, #12]
  403d8c:	68ba      	ldr	r2, [r7, #8]
  403d8e:	320c      	adds	r2, #12
  403d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403d94:	f043 0101 	orr.w	r1, r3, #1
  403d98:	68fb      	ldr	r3, [r7, #12]
  403d9a:	68ba      	ldr	r2, [r7, #8]
  403d9c:	320c      	adds	r2, #12
  403d9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403da2:	e00b      	b.n	403dbc <spi_set_clock_polarity+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  403da4:	68fb      	ldr	r3, [r7, #12]
  403da6:	68ba      	ldr	r2, [r7, #8]
  403da8:	320c      	adds	r2, #12
  403daa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403dae:	f023 0101 	bic.w	r1, r3, #1
  403db2:	68fb      	ldr	r3, [r7, #12]
  403db4:	68ba      	ldr	r2, [r7, #8]
  403db6:	320c      	adds	r2, #12
  403db8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  403dbc:	3714      	adds	r7, #20
  403dbe:	46bd      	mov	sp, r7
  403dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  403dc4:	4770      	bx	lr
  403dc6:	bf00      	nop

00403dc8 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  403dc8:	b480      	push	{r7}
  403dca:	b085      	sub	sp, #20
  403dcc:	af00      	add	r7, sp, #0
  403dce:	60f8      	str	r0, [r7, #12]
  403dd0:	60b9      	str	r1, [r7, #8]
  403dd2:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  403dd4:	687b      	ldr	r3, [r7, #4]
  403dd6:	2b00      	cmp	r3, #0
  403dd8:	d00c      	beq.n	403df4 <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  403dda:	68fb      	ldr	r3, [r7, #12]
  403ddc:	68ba      	ldr	r2, [r7, #8]
  403dde:	320c      	adds	r2, #12
  403de0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403de4:	f043 0102 	orr.w	r1, r3, #2
  403de8:	68fb      	ldr	r3, [r7, #12]
  403dea:	68ba      	ldr	r2, [r7, #8]
  403dec:	320c      	adds	r2, #12
  403dee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403df2:	e00b      	b.n	403e0c <spi_set_clock_phase+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  403df4:	68fb      	ldr	r3, [r7, #12]
  403df6:	68ba      	ldr	r2, [r7, #8]
  403df8:	320c      	adds	r2, #12
  403dfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403dfe:	f023 0102 	bic.w	r1, r3, #2
  403e02:	68fb      	ldr	r3, [r7, #12]
  403e04:	68ba      	ldr	r2, [r7, #8]
  403e06:	320c      	adds	r2, #12
  403e08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  403e0c:	3714      	adds	r7, #20
  403e0e:	46bd      	mov	sp, r7
  403e10:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e14:	4770      	bx	lr
  403e16:	bf00      	nop

00403e18 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  403e18:	b480      	push	{r7}
  403e1a:	b085      	sub	sp, #20
  403e1c:	af00      	add	r7, sp, #0
  403e1e:	60f8      	str	r0, [r7, #12]
  403e20:	60b9      	str	r1, [r7, #8]
  403e22:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  403e24:	687b      	ldr	r3, [r7, #4]
  403e26:	2b04      	cmp	r3, #4
  403e28:	d118      	bne.n	403e5c <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  403e2a:	68fb      	ldr	r3, [r7, #12]
  403e2c:	68ba      	ldr	r2, [r7, #8]
  403e2e:	320c      	adds	r2, #12
  403e30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403e34:	f023 0108 	bic.w	r1, r3, #8
  403e38:	68fb      	ldr	r3, [r7, #12]
  403e3a:	68ba      	ldr	r2, [r7, #8]
  403e3c:	320c      	adds	r2, #12
  403e3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  403e42:	68fb      	ldr	r3, [r7, #12]
  403e44:	68ba      	ldr	r2, [r7, #8]
  403e46:	320c      	adds	r2, #12
  403e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403e4c:	f043 0104 	orr.w	r1, r3, #4
  403e50:	68fb      	ldr	r3, [r7, #12]
  403e52:	68ba      	ldr	r2, [r7, #8]
  403e54:	320c      	adds	r2, #12
  403e56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403e5a:	e02a      	b.n	403eb2 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  403e5c:	687b      	ldr	r3, [r7, #4]
  403e5e:	2b00      	cmp	r3, #0
  403e60:	d118      	bne.n	403e94 <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  403e62:	68fb      	ldr	r3, [r7, #12]
  403e64:	68ba      	ldr	r2, [r7, #8]
  403e66:	320c      	adds	r2, #12
  403e68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403e6c:	f023 0108 	bic.w	r1, r3, #8
  403e70:	68fb      	ldr	r3, [r7, #12]
  403e72:	68ba      	ldr	r2, [r7, #8]
  403e74:	320c      	adds	r2, #12
  403e76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  403e7a:	68fb      	ldr	r3, [r7, #12]
  403e7c:	68ba      	ldr	r2, [r7, #8]
  403e7e:	320c      	adds	r2, #12
  403e80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403e84:	f023 0104 	bic.w	r1, r3, #4
  403e88:	68fb      	ldr	r3, [r7, #12]
  403e8a:	68ba      	ldr	r2, [r7, #8]
  403e8c:	320c      	adds	r2, #12
  403e8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403e92:	e00e      	b.n	403eb2 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  403e94:	687b      	ldr	r3, [r7, #4]
  403e96:	2b08      	cmp	r3, #8
  403e98:	d10b      	bne.n	403eb2 <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  403e9a:	68fb      	ldr	r3, [r7, #12]
  403e9c:	68ba      	ldr	r2, [r7, #8]
  403e9e:	320c      	adds	r2, #12
  403ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403ea4:	f043 0108 	orr.w	r1, r3, #8
  403ea8:	68fb      	ldr	r3, [r7, #12]
  403eaa:	68ba      	ldr	r2, [r7, #8]
  403eac:	320c      	adds	r2, #12
  403eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  403eb2:	3714      	adds	r7, #20
  403eb4:	46bd      	mov	sp, r7
  403eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
  403eba:	4770      	bx	lr

00403ebc <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  403ebc:	b480      	push	{r7}
  403ebe:	b085      	sub	sp, #20
  403ec0:	af00      	add	r7, sp, #0
  403ec2:	60f8      	str	r0, [r7, #12]
  403ec4:	60b9      	str	r1, [r7, #8]
  403ec6:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  403ec8:	68fb      	ldr	r3, [r7, #12]
  403eca:	68ba      	ldr	r2, [r7, #8]
  403ecc:	320c      	adds	r2, #12
  403ece:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403ed2:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  403ed6:	68fb      	ldr	r3, [r7, #12]
  403ed8:	68ba      	ldr	r2, [r7, #8]
  403eda:	320c      	adds	r2, #12
  403edc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  403ee0:	68fb      	ldr	r3, [r7, #12]
  403ee2:	68ba      	ldr	r2, [r7, #8]
  403ee4:	320c      	adds	r2, #12
  403ee6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  403eea:	687b      	ldr	r3, [r7, #4]
  403eec:	ea42 0103 	orr.w	r1, r2, r3
  403ef0:	68fb      	ldr	r3, [r7, #12]
  403ef2:	68ba      	ldr	r2, [r7, #8]
  403ef4:	320c      	adds	r2, #12
  403ef6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  403efa:	3714      	adds	r7, #20
  403efc:	46bd      	mov	sp, r7
  403efe:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f02:	4770      	bx	lr

00403f04 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  403f04:	b480      	push	{r7}
  403f06:	b085      	sub	sp, #20
  403f08:	af00      	add	r7, sp, #0
  403f0a:	6078      	str	r0, [r7, #4]
  403f0c:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  403f0e:	683a      	ldr	r2, [r7, #0]
  403f10:	687b      	ldr	r3, [r7, #4]
  403f12:	4413      	add	r3, r2
  403f14:	1e5a      	subs	r2, r3, #1
  403f16:	687b      	ldr	r3, [r7, #4]
  403f18:	fbb2 f3f3 	udiv	r3, r2, r3
  403f1c:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  403f1e:	68fb      	ldr	r3, [r7, #12]
  403f20:	2b00      	cmp	r3, #0
  403f22:	dd02      	ble.n	403f2a <spi_calc_baudrate_div+0x26>
  403f24:	68fb      	ldr	r3, [r7, #12]
  403f26:	2bff      	cmp	r3, #255	; 0xff
  403f28:	dd02      	ble.n	403f30 <spi_calc_baudrate_div+0x2c>
		return -1;
  403f2a:	f64f 73ff 	movw	r3, #65535	; 0xffff
  403f2e:	e001      	b.n	403f34 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  403f30:	68fb      	ldr	r3, [r7, #12]
  403f32:	b29b      	uxth	r3, r3
  403f34:	b21b      	sxth	r3, r3
}
  403f36:	4618      	mov	r0, r3
  403f38:	3714      	adds	r7, #20
  403f3a:	46bd      	mov	sp, r7
  403f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f40:	4770      	bx	lr
  403f42:	bf00      	nop

00403f44 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  403f44:	b480      	push	{r7}
  403f46:	b085      	sub	sp, #20
  403f48:	af00      	add	r7, sp, #0
  403f4a:	60f8      	str	r0, [r7, #12]
  403f4c:	60b9      	str	r1, [r7, #8]
  403f4e:	4613      	mov	r3, r2
  403f50:	71fb      	strb	r3, [r7, #7]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  403f52:	68fb      	ldr	r3, [r7, #12]
  403f54:	68ba      	ldr	r2, [r7, #8]
  403f56:	320c      	adds	r2, #12
  403f58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403f5c:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  403f60:	68fb      	ldr	r3, [r7, #12]
  403f62:	68ba      	ldr	r2, [r7, #8]
  403f64:	320c      	adds	r2, #12
  403f66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  403f6a:	68fb      	ldr	r3, [r7, #12]
  403f6c:	68ba      	ldr	r2, [r7, #8]
  403f6e:	320c      	adds	r2, #12
  403f70:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  403f74:	79fb      	ldrb	r3, [r7, #7]
  403f76:	021b      	lsls	r3, r3, #8
  403f78:	b29b      	uxth	r3, r3
  403f7a:	ea42 0103 	orr.w	r1, r2, r3
  403f7e:	68fb      	ldr	r3, [r7, #12]
  403f80:	68ba      	ldr	r2, [r7, #8]
  403f82:	320c      	adds	r2, #12
  403f84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  403f88:	3714      	adds	r7, #20
  403f8a:	46bd      	mov	sp, r7
  403f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f90:	4770      	bx	lr
  403f92:	bf00      	nop

00403f94 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  403f94:	b480      	push	{r7}
  403f96:	b085      	sub	sp, #20
  403f98:	af00      	add	r7, sp, #0
  403f9a:	60f8      	str	r0, [r7, #12]
  403f9c:	60b9      	str	r1, [r7, #8]
  403f9e:	71fa      	strb	r2, [r7, #7]
  403fa0:	71bb      	strb	r3, [r7, #6]
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  403fa2:	68fb      	ldr	r3, [r7, #12]
  403fa4:	68ba      	ldr	r2, [r7, #8]
  403fa6:	320c      	adds	r2, #12
  403fa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403fac:	b299      	uxth	r1, r3
  403fae:	68fb      	ldr	r3, [r7, #12]
  403fb0:	68ba      	ldr	r2, [r7, #8]
  403fb2:	320c      	adds	r2, #12
  403fb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  403fb8:	68fb      	ldr	r3, [r7, #12]
  403fba:	68ba      	ldr	r2, [r7, #8]
  403fbc:	320c      	adds	r2, #12
  403fbe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  403fc2:	79fb      	ldrb	r3, [r7, #7]
  403fc4:	041b      	lsls	r3, r3, #16
  403fc6:	f403 017f 	and.w	r1, r3, #16711680	; 0xff0000
			| SPI_CSR_DLYBCT(uc_dlybct);
  403fca:	79bb      	ldrb	r3, [r7, #6]
  403fcc:	061b      	lsls	r3, r3, #24
  403fce:	430b      	orrs	r3, r1
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  403fd0:	ea42 0103 	orr.w	r1, r2, r3
  403fd4:	68fb      	ldr	r3, [r7, #12]
  403fd6:	68ba      	ldr	r2, [r7, #8]
  403fd8:	320c      	adds	r2, #12
  403fda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  403fde:	3714      	adds	r7, #20
  403fe0:	46bd      	mov	sp, r7
  403fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
  403fe6:	4770      	bx	lr

00403fe8 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  403fe8:	b480      	push	{r7}
  403fea:	b083      	sub	sp, #12
  403fec:	af00      	add	r7, sp, #0
  403fee:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  403ff0:	687b      	ldr	r3, [r7, #4]
  403ff2:	2208      	movs	r2, #8
  403ff4:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  403ff6:	687b      	ldr	r3, [r7, #4]
  403ff8:	2220      	movs	r2, #32
  403ffa:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  403ffc:	687b      	ldr	r3, [r7, #4]
  403ffe:	2204      	movs	r2, #4
  404000:	601a      	str	r2, [r3, #0]
}
  404002:	370c      	adds	r7, #12
  404004:	46bd      	mov	sp, r7
  404006:	f85d 7b04 	ldr.w	r7, [sp], #4
  40400a:	4770      	bx	lr

0040400c <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  40400c:	b480      	push	{r7}
  40400e:	b087      	sub	sp, #28
  404010:	af00      	add	r7, sp, #0
  404012:	60f8      	str	r0, [r7, #12]
  404014:	60b9      	str	r1, [r7, #8]
  404016:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  404018:	2300      	movs	r3, #0
  40401a:	617b      	str	r3, [r7, #20]
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  40401c:	68ba      	ldr	r2, [r7, #8]
  40401e:	4b16      	ldr	r3, [pc, #88]	; (404078 <twi_set_speed+0x6c>)
  404020:	429a      	cmp	r2, r3
  404022:	d901      	bls.n	404028 <twi_set_speed+0x1c>
		return FAIL;
  404024:	2301      	movs	r3, #1
  404026:	e021      	b.n	40406c <twi_set_speed+0x60>
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  404028:	68bb      	ldr	r3, [r7, #8]
  40402a:	005b      	lsls	r3, r3, #1
  40402c:	687a      	ldr	r2, [r7, #4]
  40402e:	fbb2 f3f3 	udiv	r3, r2, r3
  404032:	3b04      	subs	r3, #4
  404034:	613b      	str	r3, [r7, #16]

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  404036:	e005      	b.n	404044 <twi_set_speed+0x38>
		/* Increase clock divider */
		ckdiv++;
  404038:	697b      	ldr	r3, [r7, #20]
  40403a:	3301      	adds	r3, #1
  40403c:	617b      	str	r3, [r7, #20]
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  40403e:	693b      	ldr	r3, [r7, #16]
  404040:	085b      	lsrs	r3, r3, #1
  404042:	613b      	str	r3, [r7, #16]
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  404044:	693b      	ldr	r3, [r7, #16]
  404046:	2bff      	cmp	r3, #255	; 0xff
  404048:	d902      	bls.n	404050 <twi_set_speed+0x44>
  40404a:	697b      	ldr	r3, [r7, #20]
  40404c:	2b06      	cmp	r3, #6
  40404e:	d9f3      	bls.n	404038 <twi_set_speed+0x2c>
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  404050:	693b      	ldr	r3, [r7, #16]
  404052:	b2da      	uxtb	r2, r3
  404054:	693b      	ldr	r3, [r7, #16]
  404056:	021b      	lsls	r3, r3, #8
  404058:	b29b      	uxth	r3, r3
  40405a:	431a      	orrs	r2, r3
			TWI_CWGR_CKDIV(ckdiv);
  40405c:	697b      	ldr	r3, [r7, #20]
  40405e:	041b      	lsls	r3, r3, #16
  404060:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  404064:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  404066:	68fb      	ldr	r3, [r7, #12]
  404068:	611a      	str	r2, [r3, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  40406a:	2300      	movs	r3, #0
}
  40406c:	4618      	mov	r0, r3
  40406e:	371c      	adds	r7, #28
  404070:	46bd      	mov	sp, r7
  404072:	f85d 7b04 	ldr.w	r7, [sp], #4
  404076:	4770      	bx	lr
  404078:	00061a80 	.word	0x00061a80

0040407c <twi_enable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be enabled.
 */
void twi_enable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  40407c:	b480      	push	{r7}
  40407e:	b083      	sub	sp, #12
  404080:	af00      	add	r7, sp, #0
  404082:	6078      	str	r0, [r7, #4]
  404084:	6039      	str	r1, [r7, #0]
	/* Enable the specified interrupts */
	p_twi->TWI_IER = ul_sources;
  404086:	687b      	ldr	r3, [r7, #4]
  404088:	683a      	ldr	r2, [r7, #0]
  40408a:	625a      	str	r2, [r3, #36]	; 0x24
}
  40408c:	370c      	adds	r7, #12
  40408e:	46bd      	mov	sp, r7
  404090:	f85d 7b04 	ldr.w	r7, [sp], #4
  404094:	4770      	bx	lr
  404096:	bf00      	nop

00404098 <twi_disable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  404098:	b480      	push	{r7}
  40409a:	b083      	sub	sp, #12
  40409c:	af00      	add	r7, sp, #0
  40409e:	6078      	str	r0, [r7, #4]
  4040a0:	6039      	str	r1, [r7, #0]
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  4040a2:	687b      	ldr	r3, [r7, #4]
  4040a4:	683a      	ldr	r2, [r7, #0]
  4040a6:	629a      	str	r2, [r3, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  4040a8:	687b      	ldr	r3, [r7, #4]
  4040aa:	6a1b      	ldr	r3, [r3, #32]
}
  4040ac:	370c      	adds	r7, #12
  4040ae:	46bd      	mov	sp, r7
  4040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4040b4:	4770      	bx	lr
  4040b6:	bf00      	nop

004040b8 <twi_get_interrupt_status>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
  4040b8:	b480      	push	{r7}
  4040ba:	b083      	sub	sp, #12
  4040bc:	af00      	add	r7, sp, #0
  4040be:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_SR;
  4040c0:	687b      	ldr	r3, [r7, #4]
  4040c2:	6a1b      	ldr	r3, [r3, #32]
}
  4040c4:	4618      	mov	r0, r3
  4040c6:	370c      	adds	r7, #12
  4040c8:	46bd      	mov	sp, r7
  4040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4040ce:	4770      	bx	lr

004040d0 <twi_get_interrupt_mask>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
  4040d0:	b480      	push	{r7}
  4040d2:	b083      	sub	sp, #12
  4040d4:	af00      	add	r7, sp, #0
  4040d6:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_IMR;
  4040d8:	687b      	ldr	r3, [r7, #4]
  4040da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  4040dc:	4618      	mov	r0, r3
  4040de:	370c      	adds	r7, #12
  4040e0:	46bd      	mov	sp, r7
  4040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4040e6:	4770      	bx	lr

004040e8 <twi_read_byte>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The byte read.
 */
uint8_t twi_read_byte(Twi *p_twi)
{
  4040e8:	b480      	push	{r7}
  4040ea:	b083      	sub	sp, #12
  4040ec:	af00      	add	r7, sp, #0
  4040ee:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_RHR;
  4040f0:	687b      	ldr	r3, [r7, #4]
  4040f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4040f4:	b2db      	uxtb	r3, r3
}
  4040f6:	4618      	mov	r0, r3
  4040f8:	370c      	adds	r7, #12
  4040fa:	46bd      	mov	sp, r7
  4040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  404100:	4770      	bx	lr
  404102:	bf00      	nop

00404104 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  404104:	b480      	push	{r7}
  404106:	b083      	sub	sp, #12
  404108:	af00      	add	r7, sp, #0
  40410a:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  40410c:	687b      	ldr	r3, [r7, #4]
  40410e:	2280      	movs	r2, #128	; 0x80
  404110:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  404112:	687b      	ldr	r3, [r7, #4]
  404114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  404116:	370c      	adds	r7, #12
  404118:	46bd      	mov	sp, r7
  40411a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40411e:	4770      	bx	lr

00404120 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  404120:	b480      	push	{r7}
  404122:	b085      	sub	sp, #20
  404124:	af00      	add	r7, sp, #0
  404126:	6078      	str	r0, [r7, #4]
  404128:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  40412a:	2300      	movs	r3, #0
  40412c:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40412e:	687b      	ldr	r3, [r7, #4]
  404130:	22ac      	movs	r2, #172	; 0xac
  404132:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  404134:	683b      	ldr	r3, [r7, #0]
  404136:	681a      	ldr	r2, [r3, #0]
  404138:	683b      	ldr	r3, [r7, #0]
  40413a:	685b      	ldr	r3, [r3, #4]
  40413c:	fbb2 f3f3 	udiv	r3, r2, r3
  404140:	091b      	lsrs	r3, r3, #4
  404142:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  404144:	68fb      	ldr	r3, [r7, #12]
  404146:	2b00      	cmp	r3, #0
  404148:	d003      	beq.n	404152 <uart_init+0x32>
  40414a:	68fb      	ldr	r3, [r7, #12]
  40414c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  404150:	d301      	bcc.n	404156 <uart_init+0x36>
		return 1;
  404152:	2301      	movs	r3, #1
  404154:	e00f      	b.n	404176 <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  404156:	687b      	ldr	r3, [r7, #4]
  404158:	68fa      	ldr	r2, [r7, #12]
  40415a:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40415c:	683b      	ldr	r3, [r7, #0]
  40415e:	689a      	ldr	r2, [r3, #8]
  404160:	687b      	ldr	r3, [r7, #4]
  404162:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  404164:	687b      	ldr	r3, [r7, #4]
  404166:	f240 2202 	movw	r2, #514	; 0x202
  40416a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40416e:	687b      	ldr	r3, [r7, #4]
  404170:	2250      	movs	r2, #80	; 0x50
  404172:	601a      	str	r2, [r3, #0]

	return 0;
  404174:	2300      	movs	r3, #0
}
  404176:	4618      	mov	r0, r3
  404178:	3714      	adds	r7, #20
  40417a:	46bd      	mov	sp, r7
  40417c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404180:	4770      	bx	lr
  404182:	bf00      	nop

00404184 <uart_enable_tx>:
 * \brief Enable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
  404184:	b480      	push	{r7}
  404186:	b083      	sub	sp, #12
  404188:	af00      	add	r7, sp, #0
  40418a:	6078      	str	r0, [r7, #4]
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  40418c:	687b      	ldr	r3, [r7, #4]
  40418e:	2240      	movs	r2, #64	; 0x40
  404190:	601a      	str	r2, [r3, #0]
}
  404192:	370c      	adds	r7, #12
  404194:	46bd      	mov	sp, r7
  404196:	f85d 7b04 	ldr.w	r7, [sp], #4
  40419a:	4770      	bx	lr

0040419c <uart_disable_tx>:
 * \brief Disable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_tx(Uart *p_uart)
{
  40419c:	b480      	push	{r7}
  40419e:	b083      	sub	sp, #12
  4041a0:	af00      	add	r7, sp, #0
  4041a2:	6078      	str	r0, [r7, #4]
	/* Disable transmitter */
	p_uart->UART_CR = UART_CR_TXDIS;
  4041a4:	687b      	ldr	r3, [r7, #4]
  4041a6:	2280      	movs	r2, #128	; 0x80
  4041a8:	601a      	str	r2, [r3, #0]
}
  4041aa:	370c      	adds	r7, #12
  4041ac:	46bd      	mov	sp, r7
  4041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4041b2:	4770      	bx	lr

004041b4 <uart_enable_rx>:
 * \brief Enable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
  4041b4:	b480      	push	{r7}
  4041b6:	b083      	sub	sp, #12
  4041b8:	af00      	add	r7, sp, #0
  4041ba:	6078      	str	r0, [r7, #4]
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  4041bc:	687b      	ldr	r3, [r7, #4]
  4041be:	2210      	movs	r2, #16
  4041c0:	601a      	str	r2, [r3, #0]
}
  4041c2:	370c      	adds	r7, #12
  4041c4:	46bd      	mov	sp, r7
  4041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4041ca:	4770      	bx	lr

004041cc <uart_disable_rx>:
 * \brief Disable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_rx(Uart *p_uart)
{
  4041cc:	b480      	push	{r7}
  4041ce:	b083      	sub	sp, #12
  4041d0:	af00      	add	r7, sp, #0
  4041d2:	6078      	str	r0, [r7, #4]
	/* Disable receiver */
	p_uart->UART_CR = UART_CR_RXDIS;
  4041d4:	687b      	ldr	r3, [r7, #4]
  4041d6:	2220      	movs	r2, #32
  4041d8:	601a      	str	r2, [r3, #0]
}
  4041da:	370c      	adds	r7, #12
  4041dc:	46bd      	mov	sp, r7
  4041de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4041e2:	4770      	bx	lr

004041e4 <uart_enable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  4041e4:	b480      	push	{r7}
  4041e6:	b083      	sub	sp, #12
  4041e8:	af00      	add	r7, sp, #0
  4041ea:	6078      	str	r0, [r7, #4]
  4041ec:	6039      	str	r1, [r7, #0]
	p_uart->UART_IER = ul_sources;
  4041ee:	687b      	ldr	r3, [r7, #4]
  4041f0:	683a      	ldr	r2, [r7, #0]
  4041f2:	609a      	str	r2, [r3, #8]
}
  4041f4:	370c      	adds	r7, #12
  4041f6:	46bd      	mov	sp, r7
  4041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4041fc:	4770      	bx	lr
  4041fe:	bf00      	nop

00404200 <uart_disable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be disabled.
 */
void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  404200:	b480      	push	{r7}
  404202:	b083      	sub	sp, #12
  404204:	af00      	add	r7, sp, #0
  404206:	6078      	str	r0, [r7, #4]
  404208:	6039      	str	r1, [r7, #0]
	p_uart->UART_IDR = ul_sources;
  40420a:	687b      	ldr	r3, [r7, #4]
  40420c:	683a      	ldr	r2, [r7, #0]
  40420e:	60da      	str	r2, [r3, #12]
}
  404210:	370c      	adds	r7, #12
  404212:	46bd      	mov	sp, r7
  404214:	f85d 7b04 	ldr.w	r7, [sp], #4
  404218:	4770      	bx	lr
  40421a:	bf00      	nop

0040421c <uart_get_interrupt_mask>:
 * \param p_uart Pointer to a UART instance.
 *
 *  \return The interrupt mask value.
 */
uint32_t uart_get_interrupt_mask(Uart *p_uart)
{
  40421c:	b480      	push	{r7}
  40421e:	b083      	sub	sp, #12
  404220:	af00      	add	r7, sp, #0
  404222:	6078      	str	r0, [r7, #4]
	return p_uart->UART_IMR;
  404224:	687b      	ldr	r3, [r7, #4]
  404226:	691b      	ldr	r3, [r3, #16]
}
  404228:	4618      	mov	r0, r3
  40422a:	370c      	adds	r7, #12
  40422c:	46bd      	mov	sp, r7
  40422e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404232:	4770      	bx	lr

00404234 <uart_get_status>:
 * \param p_uart Pointer to a UART instance.
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
  404234:	b480      	push	{r7}
  404236:	b083      	sub	sp, #12
  404238:	af00      	add	r7, sp, #0
  40423a:	6078      	str	r0, [r7, #4]
	return p_uart->UART_SR;
  40423c:	687b      	ldr	r3, [r7, #4]
  40423e:	695b      	ldr	r3, [r3, #20]
}
  404240:	4618      	mov	r0, r3
  404242:	370c      	adds	r7, #12
  404244:	46bd      	mov	sp, r7
  404246:	f85d 7b04 	ldr.w	r7, [sp], #4
  40424a:	4770      	bx	lr

0040424c <uart_reset_status>:
 * \brief Reset status bits.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_reset_status(Uart *p_uart)
{
  40424c:	b480      	push	{r7}
  40424e:	b083      	sub	sp, #12
  404250:	af00      	add	r7, sp, #0
  404252:	6078      	str	r0, [r7, #4]
	p_uart->UART_CR = UART_CR_RSTSTA;
  404254:	687b      	ldr	r3, [r7, #4]
  404256:	f44f 7280 	mov.w	r2, #256	; 0x100
  40425a:	601a      	str	r2, [r3, #0]
}
  40425c:	370c      	adds	r7, #12
  40425e:	46bd      	mov	sp, r7
  404260:	f85d 7b04 	ldr.w	r7, [sp], #4
  404264:	4770      	bx	lr
  404266:	bf00      	nop

00404268 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  404268:	b480      	push	{r7}
  40426a:	b083      	sub	sp, #12
  40426c:	af00      	add	r7, sp, #0
  40426e:	6078      	str	r0, [r7, #4]
  404270:	460b      	mov	r3, r1
  404272:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  404274:	687b      	ldr	r3, [r7, #4]
  404276:	695b      	ldr	r3, [r3, #20]
  404278:	f003 0302 	and.w	r3, r3, #2
  40427c:	2b00      	cmp	r3, #0
  40427e:	d101      	bne.n	404284 <uart_write+0x1c>
		return 1;
  404280:	2301      	movs	r3, #1
  404282:	e003      	b.n	40428c <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  404284:	78fa      	ldrb	r2, [r7, #3]
  404286:	687b      	ldr	r3, [r7, #4]
  404288:	61da      	str	r2, [r3, #28]
	return 0;
  40428a:	2300      	movs	r3, #0
}
  40428c:	4618      	mov	r0, r3
  40428e:	370c      	adds	r7, #12
  404290:	46bd      	mov	sp, r7
  404292:	f85d 7b04 	ldr.w	r7, [sp], #4
  404296:	4770      	bx	lr

00404298 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  404298:	b480      	push	{r7}
  40429a:	b083      	sub	sp, #12
  40429c:	af00      	add	r7, sp, #0
  40429e:	6078      	str	r0, [r7, #4]
  4042a0:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4042a2:	687b      	ldr	r3, [r7, #4]
  4042a4:	695b      	ldr	r3, [r3, #20]
  4042a6:	f003 0301 	and.w	r3, r3, #1
  4042aa:	2b00      	cmp	r3, #0
  4042ac:	d101      	bne.n	4042b2 <uart_read+0x1a>
		return 1;
  4042ae:	2301      	movs	r3, #1
  4042b0:	e005      	b.n	4042be <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4042b2:	687b      	ldr	r3, [r7, #4]
  4042b4:	699b      	ldr	r3, [r3, #24]
  4042b6:	b2da      	uxtb	r2, r3
  4042b8:	683b      	ldr	r3, [r7, #0]
  4042ba:	701a      	strb	r2, [r3, #0]
	return 0;
  4042bc:	2300      	movs	r3, #0
}
  4042be:	4618      	mov	r0, r3
  4042c0:	370c      	adds	r7, #12
  4042c2:	46bd      	mov	sp, r7
  4042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4042c8:	4770      	bx	lr
  4042ca:	bf00      	nop

004042cc <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4042cc:	b480      	push	{r7}
  4042ce:	b089      	sub	sp, #36	; 0x24
  4042d0:	af00      	add	r7, sp, #0
  4042d2:	60f8      	str	r0, [r7, #12]
  4042d4:	60b9      	str	r1, [r7, #8]
  4042d6:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4042d8:	68bb      	ldr	r3, [r7, #8]
  4042da:	011a      	lsls	r2, r3, #4
  4042dc:	687b      	ldr	r3, [r7, #4]
  4042de:	429a      	cmp	r2, r3
  4042e0:	d802      	bhi.n	4042e8 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  4042e2:	2310      	movs	r3, #16
  4042e4:	61fb      	str	r3, [r7, #28]
  4042e6:	e001      	b.n	4042ec <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  4042e8:	2308      	movs	r3, #8
  4042ea:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4042ec:	687b      	ldr	r3, [r7, #4]
  4042ee:	00da      	lsls	r2, r3, #3
  4042f0:	69fb      	ldr	r3, [r7, #28]
  4042f2:	68b9      	ldr	r1, [r7, #8]
  4042f4:	fb01 f303 	mul.w	r3, r1, r3
  4042f8:	085b      	lsrs	r3, r3, #1
  4042fa:	441a      	add	r2, r3
  4042fc:	69fb      	ldr	r3, [r7, #28]
  4042fe:	68b9      	ldr	r1, [r7, #8]
  404300:	fb01 f303 	mul.w	r3, r1, r3
  404304:	fbb2 f3f3 	udiv	r3, r2, r3
  404308:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  40430a:	69bb      	ldr	r3, [r7, #24]
  40430c:	08db      	lsrs	r3, r3, #3
  40430e:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  404310:	69bb      	ldr	r3, [r7, #24]
  404312:	f003 0307 	and.w	r3, r3, #7
  404316:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  404318:	697b      	ldr	r3, [r7, #20]
  40431a:	2b00      	cmp	r3, #0
  40431c:	d003      	beq.n	404326 <usart_set_async_baudrate+0x5a>
  40431e:	697b      	ldr	r3, [r7, #20]
  404320:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  404324:	d301      	bcc.n	40432a <usart_set_async_baudrate+0x5e>
		return 1;
  404326:	2301      	movs	r3, #1
  404328:	e00f      	b.n	40434a <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  40432a:	69fb      	ldr	r3, [r7, #28]
  40432c:	2b08      	cmp	r3, #8
  40432e:	d105      	bne.n	40433c <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  404330:	68fb      	ldr	r3, [r7, #12]
  404332:	685b      	ldr	r3, [r3, #4]
  404334:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  404338:	68fb      	ldr	r3, [r7, #12]
  40433a:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40433c:	693b      	ldr	r3, [r7, #16]
  40433e:	041a      	lsls	r2, r3, #16
  404340:	697b      	ldr	r3, [r7, #20]
  404342:	431a      	orrs	r2, r3
  404344:	68fb      	ldr	r3, [r7, #12]
  404346:	621a      	str	r2, [r3, #32]

	return 0;
  404348:	2300      	movs	r3, #0
}
  40434a:	4618      	mov	r0, r3
  40434c:	3724      	adds	r7, #36	; 0x24
  40434e:	46bd      	mov	sp, r7
  404350:	f85d 7b04 	ldr.w	r7, [sp], #4
  404354:	4770      	bx	lr
  404356:	bf00      	nop

00404358 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  404358:	b580      	push	{r7, lr}
  40435a:	b082      	sub	sp, #8
  40435c:	af00      	add	r7, sp, #0
  40435e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  404360:	6878      	ldr	r0, [r7, #4]
  404362:	4b0d      	ldr	r3, [pc, #52]	; (404398 <usart_reset+0x40>)
  404364:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  404366:	687b      	ldr	r3, [r7, #4]
  404368:	2200      	movs	r2, #0
  40436a:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  40436c:	687b      	ldr	r3, [r7, #4]
  40436e:	2200      	movs	r2, #0
  404370:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  404372:	687b      	ldr	r3, [r7, #4]
  404374:	2200      	movs	r2, #0
  404376:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  404378:	6878      	ldr	r0, [r7, #4]
  40437a:	4b08      	ldr	r3, [pc, #32]	; (40439c <usart_reset+0x44>)
  40437c:	4798      	blx	r3
	usart_reset_rx(p_usart);
  40437e:	6878      	ldr	r0, [r7, #4]
  404380:	4b07      	ldr	r3, [pc, #28]	; (4043a0 <usart_reset+0x48>)
  404382:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  404384:	6878      	ldr	r0, [r7, #4]
  404386:	4b07      	ldr	r3, [pc, #28]	; (4043a4 <usart_reset+0x4c>)
  404388:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  40438a:	6878      	ldr	r0, [r7, #4]
  40438c:	4b06      	ldr	r3, [pc, #24]	; (4043a8 <usart_reset+0x50>)
  40438e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  404390:	3708      	adds	r7, #8
  404392:	46bd      	mov	sp, r7
  404394:	bd80      	pop	{r7, pc}
  404396:	bf00      	nop
  404398:	00404531 	.word	0x00404531
  40439c:	00404449 	.word	0x00404449
  4043a0:	00404479 	.word	0x00404479
  4043a4:	00404491 	.word	0x00404491
  4043a8:	004044ad 	.word	0x004044ad

004043ac <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4043ac:	b580      	push	{r7, lr}
  4043ae:	b084      	sub	sp, #16
  4043b0:	af00      	add	r7, sp, #0
  4043b2:	60f8      	str	r0, [r7, #12]
  4043b4:	60b9      	str	r1, [r7, #8]
  4043b6:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4043b8:	68f8      	ldr	r0, [r7, #12]
  4043ba:	4b1a      	ldr	r3, [pc, #104]	; (404424 <usart_init_rs232+0x78>)
  4043bc:	4798      	blx	r3

	ul_reg_val = 0;
  4043be:	4b1a      	ldr	r3, [pc, #104]	; (404428 <usart_init_rs232+0x7c>)
  4043c0:	2200      	movs	r2, #0
  4043c2:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4043c4:	68bb      	ldr	r3, [r7, #8]
  4043c6:	2b00      	cmp	r3, #0
  4043c8:	d009      	beq.n	4043de <usart_init_rs232+0x32>
  4043ca:	68bb      	ldr	r3, [r7, #8]
  4043cc:	681b      	ldr	r3, [r3, #0]
  4043ce:	68f8      	ldr	r0, [r7, #12]
  4043d0:	4619      	mov	r1, r3
  4043d2:	687a      	ldr	r2, [r7, #4]
  4043d4:	4b15      	ldr	r3, [pc, #84]	; (40442c <usart_init_rs232+0x80>)
  4043d6:	4798      	blx	r3
  4043d8:	4603      	mov	r3, r0
  4043da:	2b00      	cmp	r3, #0
  4043dc:	d001      	beq.n	4043e2 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4043de:	2301      	movs	r3, #1
  4043e0:	e01b      	b.n	40441a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4043e2:	68bb      	ldr	r3, [r7, #8]
  4043e4:	685a      	ldr	r2, [r3, #4]
  4043e6:	68bb      	ldr	r3, [r7, #8]
  4043e8:	689b      	ldr	r3, [r3, #8]
  4043ea:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4043ec:	68bb      	ldr	r3, [r7, #8]
  4043ee:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4043f0:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4043f2:	68bb      	ldr	r3, [r7, #8]
  4043f4:	68db      	ldr	r3, [r3, #12]
  4043f6:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4043f8:	4b0b      	ldr	r3, [pc, #44]	; (404428 <usart_init_rs232+0x7c>)
  4043fa:	681b      	ldr	r3, [r3, #0]
  4043fc:	431a      	orrs	r2, r3
  4043fe:	4b0a      	ldr	r3, [pc, #40]	; (404428 <usart_init_rs232+0x7c>)
  404400:	601a      	str	r2, [r3, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  404402:	4b09      	ldr	r3, [pc, #36]	; (404428 <usart_init_rs232+0x7c>)
  404404:	681a      	ldr	r2, [r3, #0]
  404406:	4b08      	ldr	r3, [pc, #32]	; (404428 <usart_init_rs232+0x7c>)
  404408:	601a      	str	r2, [r3, #0]

	p_usart->US_MR |= ul_reg_val;
  40440a:	68fb      	ldr	r3, [r7, #12]
  40440c:	685a      	ldr	r2, [r3, #4]
  40440e:	4b06      	ldr	r3, [pc, #24]	; (404428 <usart_init_rs232+0x7c>)
  404410:	681b      	ldr	r3, [r3, #0]
  404412:	431a      	orrs	r2, r3
  404414:	68fb      	ldr	r3, [r7, #12]
  404416:	605a      	str	r2, [r3, #4]

	return 0;
  404418:	2300      	movs	r3, #0
}
  40441a:	4618      	mov	r0, r3
  40441c:	3710      	adds	r7, #16
  40441e:	46bd      	mov	sp, r7
  404420:	bd80      	pop	{r7, pc}
  404422:	bf00      	nop
  404424:	00404359 	.word	0x00404359
  404428:	20000c04 	.word	0x20000c04
  40442c:	004042cd 	.word	0x004042cd

00404430 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  404430:	b480      	push	{r7}
  404432:	b083      	sub	sp, #12
  404434:	af00      	add	r7, sp, #0
  404436:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  404438:	687b      	ldr	r3, [r7, #4]
  40443a:	2240      	movs	r2, #64	; 0x40
  40443c:	601a      	str	r2, [r3, #0]
}
  40443e:	370c      	adds	r7, #12
  404440:	46bd      	mov	sp, r7
  404442:	f85d 7b04 	ldr.w	r7, [sp], #4
  404446:	4770      	bx	lr

00404448 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  404448:	b480      	push	{r7}
  40444a:	b083      	sub	sp, #12
  40444c:	af00      	add	r7, sp, #0
  40444e:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  404450:	687b      	ldr	r3, [r7, #4]
  404452:	2288      	movs	r2, #136	; 0x88
  404454:	601a      	str	r2, [r3, #0]
}
  404456:	370c      	adds	r7, #12
  404458:	46bd      	mov	sp, r7
  40445a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40445e:	4770      	bx	lr

00404460 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  404460:	b480      	push	{r7}
  404462:	b083      	sub	sp, #12
  404464:	af00      	add	r7, sp, #0
  404466:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  404468:	687b      	ldr	r3, [r7, #4]
  40446a:	2210      	movs	r2, #16
  40446c:	601a      	str	r2, [r3, #0]
}
  40446e:	370c      	adds	r7, #12
  404470:	46bd      	mov	sp, r7
  404472:	f85d 7b04 	ldr.w	r7, [sp], #4
  404476:	4770      	bx	lr

00404478 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  404478:	b480      	push	{r7}
  40447a:	b083      	sub	sp, #12
  40447c:	af00      	add	r7, sp, #0
  40447e:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  404480:	687b      	ldr	r3, [r7, #4]
  404482:	2224      	movs	r2, #36	; 0x24
  404484:	601a      	str	r2, [r3, #0]
}
  404486:	370c      	adds	r7, #12
  404488:	46bd      	mov	sp, r7
  40448a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40448e:	4770      	bx	lr

00404490 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  404490:	b480      	push	{r7}
  404492:	b083      	sub	sp, #12
  404494:	af00      	add	r7, sp, #0
  404496:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  404498:	687b      	ldr	r3, [r7, #4]
  40449a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40449e:	601a      	str	r2, [r3, #0]
}
  4044a0:	370c      	adds	r7, #12
  4044a2:	46bd      	mov	sp, r7
  4044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4044a8:	4770      	bx	lr
  4044aa:	bf00      	nop

004044ac <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  4044ac:	b480      	push	{r7}
  4044ae:	b083      	sub	sp, #12
  4044b0:	af00      	add	r7, sp, #0
  4044b2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  4044b4:	687b      	ldr	r3, [r7, #4]
  4044b6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4044ba:	601a      	str	r2, [r3, #0]
}
  4044bc:	370c      	adds	r7, #12
  4044be:	46bd      	mov	sp, r7
  4044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4044c4:	4770      	bx	lr
  4044c6:	bf00      	nop

004044c8 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4044c8:	b480      	push	{r7}
  4044ca:	b083      	sub	sp, #12
  4044cc:	af00      	add	r7, sp, #0
  4044ce:	6078      	str	r0, [r7, #4]
  4044d0:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4044d2:	687b      	ldr	r3, [r7, #4]
  4044d4:	695b      	ldr	r3, [r3, #20]
  4044d6:	f003 0302 	and.w	r3, r3, #2
  4044da:	2b00      	cmp	r3, #0
  4044dc:	d101      	bne.n	4044e2 <usart_write+0x1a>
		return 1;
  4044de:	2301      	movs	r3, #1
  4044e0:	e005      	b.n	4044ee <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4044e2:	683b      	ldr	r3, [r7, #0]
  4044e4:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4044e8:	687b      	ldr	r3, [r7, #4]
  4044ea:	61da      	str	r2, [r3, #28]
	return 0;
  4044ec:	2300      	movs	r3, #0
}
  4044ee:	4618      	mov	r0, r3
  4044f0:	370c      	adds	r7, #12
  4044f2:	46bd      	mov	sp, r7
  4044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4044f8:	4770      	bx	lr
  4044fa:	bf00      	nop

004044fc <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4044fc:	b480      	push	{r7}
  4044fe:	b083      	sub	sp, #12
  404500:	af00      	add	r7, sp, #0
  404502:	6078      	str	r0, [r7, #4]
  404504:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  404506:	687b      	ldr	r3, [r7, #4]
  404508:	695b      	ldr	r3, [r3, #20]
  40450a:	f003 0301 	and.w	r3, r3, #1
  40450e:	2b00      	cmp	r3, #0
  404510:	d101      	bne.n	404516 <usart_read+0x1a>
		return 1;
  404512:	2301      	movs	r3, #1
  404514:	e006      	b.n	404524 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  404516:	687b      	ldr	r3, [r7, #4]
  404518:	699b      	ldr	r3, [r3, #24]
  40451a:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40451e:	683b      	ldr	r3, [r7, #0]
  404520:	601a      	str	r2, [r3, #0]

	return 0;
  404522:	2300      	movs	r3, #0
}
  404524:	4618      	mov	r0, r3
  404526:	370c      	adds	r7, #12
  404528:	46bd      	mov	sp, r7
  40452a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40452e:	4770      	bx	lr

00404530 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  404530:	b480      	push	{r7}
  404532:	b083      	sub	sp, #12
  404534:	af00      	add	r7, sp, #0
  404536:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  404538:	687b      	ldr	r3, [r7, #4]
  40453a:	4a04      	ldr	r2, [pc, #16]	; (40454c <usart_disable_writeprotect+0x1c>)
  40453c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  404540:	370c      	adds	r7, #12
  404542:	46bd      	mov	sp, r7
  404544:	f85d 7b04 	ldr.w	r7, [sp], #4
  404548:	4770      	bx	lr
  40454a:	bf00      	nop
  40454c:	55534100 	.word	0x55534100

00404550 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  404550:	b480      	push	{r7}
  404552:	af00      	add	r7, sp, #0
	while (1) {
	}
  404554:	e7fe      	b.n	404554 <Dummy_Handler+0x4>
  404556:	bf00      	nop

00404558 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  404558:	b580      	push	{r7, lr}
  40455a:	b082      	sub	sp, #8
  40455c:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  40455e:	4b1e      	ldr	r3, [pc, #120]	; (4045d8 <Reset_Handler+0x80>)
  404560:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
  404562:	4b1e      	ldr	r3, [pc, #120]	; (4045dc <Reset_Handler+0x84>)
  404564:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
  404566:	687a      	ldr	r2, [r7, #4]
  404568:	683b      	ldr	r3, [r7, #0]
  40456a:	429a      	cmp	r2, r3
  40456c:	d00c      	beq.n	404588 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  40456e:	e007      	b.n	404580 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  404570:	683b      	ldr	r3, [r7, #0]
  404572:	1d1a      	adds	r2, r3, #4
  404574:	603a      	str	r2, [r7, #0]
  404576:	687a      	ldr	r2, [r7, #4]
  404578:	1d11      	adds	r1, r2, #4
  40457a:	6079      	str	r1, [r7, #4]
  40457c:	6812      	ldr	r2, [r2, #0]
  40457e:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  404580:	683a      	ldr	r2, [r7, #0]
  404582:	4b17      	ldr	r3, [pc, #92]	; (4045e0 <Reset_Handler+0x88>)
  404584:	429a      	cmp	r2, r3
  404586:	d3f3      	bcc.n	404570 <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  404588:	4b16      	ldr	r3, [pc, #88]	; (4045e4 <Reset_Handler+0x8c>)
  40458a:	603b      	str	r3, [r7, #0]
  40458c:	e004      	b.n	404598 <Reset_Handler+0x40>
		*pDest++ = 0;
  40458e:	683b      	ldr	r3, [r7, #0]
  404590:	1d1a      	adds	r2, r3, #4
  404592:	603a      	str	r2, [r7, #0]
  404594:	2200      	movs	r2, #0
  404596:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  404598:	683a      	ldr	r2, [r7, #0]
  40459a:	4b13      	ldr	r3, [pc, #76]	; (4045e8 <Reset_Handler+0x90>)
  40459c:	429a      	cmp	r2, r3
  40459e:	d3f6      	bcc.n	40458e <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  4045a0:	4b12      	ldr	r3, [pc, #72]	; (4045ec <Reset_Handler+0x94>)
  4045a2:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4045a4:	4a12      	ldr	r2, [pc, #72]	; (4045f0 <Reset_Handler+0x98>)
  4045a6:	687b      	ldr	r3, [r7, #4]
  4045a8:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
  4045ac:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4045b0:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  4045b2:	687b      	ldr	r3, [r7, #4]
  4045b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4045b8:	d309      	bcc.n	4045ce <Reset_Handler+0x76>
  4045ba:	687a      	ldr	r2, [r7, #4]
  4045bc:	4b0d      	ldr	r3, [pc, #52]	; (4045f4 <Reset_Handler+0x9c>)
  4045be:	429a      	cmp	r2, r3
  4045c0:	d805      	bhi.n	4045ce <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  4045c2:	4b0b      	ldr	r3, [pc, #44]	; (4045f0 <Reset_Handler+0x98>)
  4045c4:	4a0a      	ldr	r2, [pc, #40]	; (4045f0 <Reset_Handler+0x98>)
  4045c6:	6892      	ldr	r2, [r2, #8]
  4045c8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  4045cc:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  4045ce:	4b0a      	ldr	r3, [pc, #40]	; (4045f8 <Reset_Handler+0xa0>)
  4045d0:	4798      	blx	r3

	/* Branch to main function */
	main();
  4045d2:	4b0a      	ldr	r3, [pc, #40]	; (4045fc <Reset_Handler+0xa4>)
  4045d4:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4045d6:	e7fe      	b.n	4045d6 <Reset_Handler+0x7e>
  4045d8:	0040ee28 	.word	0x0040ee28
  4045dc:	20000000 	.word	0x20000000
  4045e0:	200009d4 	.word	0x200009d4
  4045e4:	200009d8 	.word	0x200009d8
  4045e8:	20003f60 	.word	0x20003f60
  4045ec:	00400000 	.word	0x00400000
  4045f0:	e000ed00 	.word	0xe000ed00
  4045f4:	20005fff 	.word	0x20005fff
  4045f8:	004083a1 	.word	0x004083a1
  4045fc:	00407565 	.word	0x00407565

00404600 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
  404600:	b480      	push	{r7}
  404602:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  404604:	4b4e      	ldr	r3, [pc, #312]	; (404740 <SystemCoreClockUpdate+0x140>)
  404606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404608:	f003 0303 	and.w	r3, r3, #3
  40460c:	2b01      	cmp	r3, #1
  40460e:	d014      	beq.n	40463a <SystemCoreClockUpdate+0x3a>
  404610:	2b01      	cmp	r3, #1
  404612:	d302      	bcc.n	40461a <SystemCoreClockUpdate+0x1a>
  404614:	2b02      	cmp	r3, #2
  404616:	d038      	beq.n	40468a <SystemCoreClockUpdate+0x8a>
  404618:	e074      	b.n	404704 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  40461a:	4b4a      	ldr	r3, [pc, #296]	; (404744 <SystemCoreClockUpdate+0x144>)
  40461c:	695b      	ldr	r3, [r3, #20]
  40461e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  404622:	2b00      	cmp	r3, #0
  404624:	d004      	beq.n	404630 <SystemCoreClockUpdate+0x30>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  404626:	4b48      	ldr	r3, [pc, #288]	; (404748 <SystemCoreClockUpdate+0x148>)
  404628:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40462c:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
  40462e:	e069      	b.n	404704 <SystemCoreClockUpdate+0x104>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  404630:	4b45      	ldr	r3, [pc, #276]	; (404748 <SystemCoreClockUpdate+0x148>)
  404632:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  404636:	601a      	str	r2, [r3, #0]
		}
		break;
  404638:	e064      	b.n	404704 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  40463a:	4b41      	ldr	r3, [pc, #260]	; (404740 <SystemCoreClockUpdate+0x140>)
  40463c:	6a1b      	ldr	r3, [r3, #32]
  40463e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  404642:	2b00      	cmp	r3, #0
  404644:	d003      	beq.n	40464e <SystemCoreClockUpdate+0x4e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  404646:	4b40      	ldr	r3, [pc, #256]	; (404748 <SystemCoreClockUpdate+0x148>)
  404648:	4a40      	ldr	r2, [pc, #256]	; (40474c <SystemCoreClockUpdate+0x14c>)
  40464a:	601a      	str	r2, [r3, #0]
  40464c:	e01c      	b.n	404688 <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40464e:	4b3e      	ldr	r3, [pc, #248]	; (404748 <SystemCoreClockUpdate+0x148>)
  404650:	4a3f      	ldr	r2, [pc, #252]	; (404750 <SystemCoreClockUpdate+0x150>)
  404652:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  404654:	4b3a      	ldr	r3, [pc, #232]	; (404740 <SystemCoreClockUpdate+0x140>)
  404656:	6a1b      	ldr	r3, [r3, #32]
  404658:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40465c:	2b10      	cmp	r3, #16
  40465e:	d004      	beq.n	40466a <SystemCoreClockUpdate+0x6a>
  404660:	2b20      	cmp	r3, #32
  404662:	d008      	beq.n	404676 <SystemCoreClockUpdate+0x76>
  404664:	2b00      	cmp	r3, #0
  404666:	d00e      	beq.n	404686 <SystemCoreClockUpdate+0x86>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  404668:	e00e      	b.n	404688 <SystemCoreClockUpdate+0x88>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  40466a:	4b37      	ldr	r3, [pc, #220]	; (404748 <SystemCoreClockUpdate+0x148>)
  40466c:	681b      	ldr	r3, [r3, #0]
  40466e:	005a      	lsls	r2, r3, #1
  404670:	4b35      	ldr	r3, [pc, #212]	; (404748 <SystemCoreClockUpdate+0x148>)
  404672:	601a      	str	r2, [r3, #0]
				break;
  404674:	e008      	b.n	404688 <SystemCoreClockUpdate+0x88>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  404676:	4b34      	ldr	r3, [pc, #208]	; (404748 <SystemCoreClockUpdate+0x148>)
  404678:	681a      	ldr	r2, [r3, #0]
  40467a:	4613      	mov	r3, r2
  40467c:	005b      	lsls	r3, r3, #1
  40467e:	441a      	add	r2, r3
  404680:	4b31      	ldr	r3, [pc, #196]	; (404748 <SystemCoreClockUpdate+0x148>)
  404682:	601a      	str	r2, [r3, #0]
				break;
  404684:	e000      	b.n	404688 <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  404686:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
  404688:	e03c      	b.n	404704 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  40468a:	4b2d      	ldr	r3, [pc, #180]	; (404740 <SystemCoreClockUpdate+0x140>)
  40468c:	6a1b      	ldr	r3, [r3, #32]
  40468e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  404692:	2b00      	cmp	r3, #0
  404694:	d003      	beq.n	40469e <SystemCoreClockUpdate+0x9e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  404696:	4b2c      	ldr	r3, [pc, #176]	; (404748 <SystemCoreClockUpdate+0x148>)
  404698:	4a2c      	ldr	r2, [pc, #176]	; (40474c <SystemCoreClockUpdate+0x14c>)
  40469a:	601a      	str	r2, [r3, #0]
  40469c:	e01c      	b.n	4046d8 <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40469e:	4b2a      	ldr	r3, [pc, #168]	; (404748 <SystemCoreClockUpdate+0x148>)
  4046a0:	4a2b      	ldr	r2, [pc, #172]	; (404750 <SystemCoreClockUpdate+0x150>)
  4046a2:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4046a4:	4b26      	ldr	r3, [pc, #152]	; (404740 <SystemCoreClockUpdate+0x140>)
  4046a6:	6a1b      	ldr	r3, [r3, #32]
  4046a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4046ac:	2b10      	cmp	r3, #16
  4046ae:	d004      	beq.n	4046ba <SystemCoreClockUpdate+0xba>
  4046b0:	2b20      	cmp	r3, #32
  4046b2:	d008      	beq.n	4046c6 <SystemCoreClockUpdate+0xc6>
  4046b4:	2b00      	cmp	r3, #0
  4046b6:	d00e      	beq.n	4046d6 <SystemCoreClockUpdate+0xd6>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  4046b8:	e00e      	b.n	4046d8 <SystemCoreClockUpdate+0xd8>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  4046ba:	4b23      	ldr	r3, [pc, #140]	; (404748 <SystemCoreClockUpdate+0x148>)
  4046bc:	681b      	ldr	r3, [r3, #0]
  4046be:	005a      	lsls	r2, r3, #1
  4046c0:	4b21      	ldr	r3, [pc, #132]	; (404748 <SystemCoreClockUpdate+0x148>)
  4046c2:	601a      	str	r2, [r3, #0]
				break;
  4046c4:	e008      	b.n	4046d8 <SystemCoreClockUpdate+0xd8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4046c6:	4b20      	ldr	r3, [pc, #128]	; (404748 <SystemCoreClockUpdate+0x148>)
  4046c8:	681a      	ldr	r2, [r3, #0]
  4046ca:	4613      	mov	r3, r2
  4046cc:	005b      	lsls	r3, r3, #1
  4046ce:	441a      	add	r2, r3
  4046d0:	4b1d      	ldr	r3, [pc, #116]	; (404748 <SystemCoreClockUpdate+0x148>)
  4046d2:	601a      	str	r2, [r3, #0]
				break;
  4046d4:	e000      	b.n	4046d8 <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  4046d6:	bf00      	nop
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4046d8:	4b19      	ldr	r3, [pc, #100]	; (404740 <SystemCoreClockUpdate+0x140>)
  4046da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4046dc:	4b1d      	ldr	r3, [pc, #116]	; (404754 <SystemCoreClockUpdate+0x154>)
  4046de:	4013      	ands	r3, r2
  4046e0:	0c1b      	lsrs	r3, r3, #16
			                         CKGR_PLLAR_MULA_Pos) + 1U);
  4046e2:	3301      	adds	r3, #1
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4046e4:	4a18      	ldr	r2, [pc, #96]	; (404748 <SystemCoreClockUpdate+0x148>)
  4046e6:	6812      	ldr	r2, [r2, #0]
  4046e8:	fb02 f203 	mul.w	r2, r2, r3
  4046ec:	4b16      	ldr	r3, [pc, #88]	; (404748 <SystemCoreClockUpdate+0x148>)
  4046ee:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4046f0:	4b15      	ldr	r3, [pc, #84]	; (404748 <SystemCoreClockUpdate+0x148>)
  4046f2:	681a      	ldr	r2, [r3, #0]
  4046f4:	4b12      	ldr	r3, [pc, #72]	; (404740 <SystemCoreClockUpdate+0x140>)
  4046f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4046f8:	b2db      	uxtb	r3, r3
  4046fa:	fbb2 f2f3 	udiv	r2, r2, r3
  4046fe:	4b12      	ldr	r3, [pc, #72]	; (404748 <SystemCoreClockUpdate+0x148>)
  404700:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
  404702:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  404704:	4b0e      	ldr	r3, [pc, #56]	; (404740 <SystemCoreClockUpdate+0x140>)
  404706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404708:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40470c:	2b70      	cmp	r3, #112	; 0x70
  40470e:	d108      	bne.n	404722 <SystemCoreClockUpdate+0x122>
		SystemCoreClock /= 3U;
  404710:	4b0d      	ldr	r3, [pc, #52]	; (404748 <SystemCoreClockUpdate+0x148>)
  404712:	681a      	ldr	r2, [r3, #0]
  404714:	4b10      	ldr	r3, [pc, #64]	; (404758 <SystemCoreClockUpdate+0x158>)
  404716:	fba3 1302 	umull	r1, r3, r3, r2
  40471a:	085a      	lsrs	r2, r3, #1
  40471c:	4b0a      	ldr	r3, [pc, #40]	; (404748 <SystemCoreClockUpdate+0x148>)
  40471e:	601a      	str	r2, [r3, #0]
  404720:	e009      	b.n	404736 <SystemCoreClockUpdate+0x136>
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  404722:	4b09      	ldr	r3, [pc, #36]	; (404748 <SystemCoreClockUpdate+0x148>)
  404724:	681a      	ldr	r2, [r3, #0]
  404726:	4b06      	ldr	r3, [pc, #24]	; (404740 <SystemCoreClockUpdate+0x140>)
  404728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40472a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40472e:	091b      	lsrs	r3, r3, #4
  404730:	40da      	lsrs	r2, r3
  404732:	4b05      	ldr	r3, [pc, #20]	; (404748 <SystemCoreClockUpdate+0x148>)
  404734:	601a      	str	r2, [r3, #0]
			                           PMC_MCKR_PRES_Pos);
	}
}
  404736:	46bd      	mov	sp, r7
  404738:	f85d 7b04 	ldr.w	r7, [sp], #4
  40473c:	4770      	bx	lr
  40473e:	bf00      	nop
  404740:	400e0400 	.word	0x400e0400
  404744:	400e1410 	.word	0x400e1410
  404748:	20000128 	.word	0x20000128
  40474c:	00b71b00 	.word	0x00b71b00
  404750:	003d0900 	.word	0x003d0900
  404754:	07ff0000 	.word	0x07ff0000
  404758:	aaaaaaab 	.word	0xaaaaaaab

0040475c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  40475c:	b480      	push	{r7}
  40475e:	b085      	sub	sp, #20
  404760:	af00      	add	r7, sp, #0
  404762:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  404764:	4b10      	ldr	r3, [pc, #64]	; (4047a8 <_sbrk+0x4c>)
  404766:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  404768:	4b10      	ldr	r3, [pc, #64]	; (4047ac <_sbrk+0x50>)
  40476a:	681b      	ldr	r3, [r3, #0]
  40476c:	2b00      	cmp	r3, #0
  40476e:	d102      	bne.n	404776 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  404770:	4b0e      	ldr	r3, [pc, #56]	; (4047ac <_sbrk+0x50>)
  404772:	4a0f      	ldr	r2, [pc, #60]	; (4047b0 <_sbrk+0x54>)
  404774:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  404776:	4b0d      	ldr	r3, [pc, #52]	; (4047ac <_sbrk+0x50>)
  404778:	681b      	ldr	r3, [r3, #0]
  40477a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40477c:	68ba      	ldr	r2, [r7, #8]
  40477e:	687b      	ldr	r3, [r7, #4]
  404780:	441a      	add	r2, r3
  404782:	68fb      	ldr	r3, [r7, #12]
  404784:	429a      	cmp	r2, r3
  404786:	dd02      	ble.n	40478e <_sbrk+0x32>
		return (caddr_t) -1;	
  404788:	f04f 33ff 	mov.w	r3, #4294967295
  40478c:	e006      	b.n	40479c <_sbrk+0x40>
	}

	heap += incr;
  40478e:	4b07      	ldr	r3, [pc, #28]	; (4047ac <_sbrk+0x50>)
  404790:	681a      	ldr	r2, [r3, #0]
  404792:	687b      	ldr	r3, [r7, #4]
  404794:	441a      	add	r2, r3
  404796:	4b05      	ldr	r3, [pc, #20]	; (4047ac <_sbrk+0x50>)
  404798:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
  40479a:	68bb      	ldr	r3, [r7, #8]
}
  40479c:	4618      	mov	r0, r3
  40479e:	3714      	adds	r7, #20
  4047a0:	46bd      	mov	sp, r7
  4047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4047a6:	4770      	bx	lr
  4047a8:	20005ffc 	.word	0x20005ffc
  4047ac:	20000c08 	.word	0x20000c08
  4047b0:	20004760 	.word	0x20004760

004047b4 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  4047b4:	b480      	push	{r7}
  4047b6:	b083      	sub	sp, #12
  4047b8:	af00      	add	r7, sp, #0
  4047ba:	6078      	str	r0, [r7, #4]
	return -1;
  4047bc:	f04f 33ff 	mov.w	r3, #4294967295
}
  4047c0:	4618      	mov	r0, r3
  4047c2:	370c      	adds	r7, #12
  4047c4:	46bd      	mov	sp, r7
  4047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4047ca:	4770      	bx	lr

004047cc <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  4047cc:	b480      	push	{r7}
  4047ce:	b083      	sub	sp, #12
  4047d0:	af00      	add	r7, sp, #0
  4047d2:	6078      	str	r0, [r7, #4]
  4047d4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  4047d6:	683b      	ldr	r3, [r7, #0]
  4047d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4047dc:	605a      	str	r2, [r3, #4]

	return 0;
  4047de:	2300      	movs	r3, #0
}
  4047e0:	4618      	mov	r0, r3
  4047e2:	370c      	adds	r7, #12
  4047e4:	46bd      	mov	sp, r7
  4047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4047ea:	4770      	bx	lr

004047ec <_isatty>:

extern int _isatty(int file)
{
  4047ec:	b480      	push	{r7}
  4047ee:	b083      	sub	sp, #12
  4047f0:	af00      	add	r7, sp, #0
  4047f2:	6078      	str	r0, [r7, #4]
	return 1;
  4047f4:	2301      	movs	r3, #1
}
  4047f6:	4618      	mov	r0, r3
  4047f8:	370c      	adds	r7, #12
  4047fa:	46bd      	mov	sp, r7
  4047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  404800:	4770      	bx	lr
  404802:	bf00      	nop

00404804 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  404804:	b480      	push	{r7}
  404806:	b085      	sub	sp, #20
  404808:	af00      	add	r7, sp, #0
  40480a:	60f8      	str	r0, [r7, #12]
  40480c:	60b9      	str	r1, [r7, #8]
  40480e:	607a      	str	r2, [r7, #4]
	return 0;
  404810:	2300      	movs	r3, #0
}
  404812:	4618      	mov	r0, r3
  404814:	3714      	adds	r7, #20
  404816:	46bd      	mov	sp, r7
  404818:	f85d 7b04 	ldr.w	r7, [sp], #4
  40481c:	4770      	bx	lr
  40481e:	bf00      	nop

00404820 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
  404820:	b480      	push	{r7}
  404822:	b083      	sub	sp, #12
  404824:	af00      	add	r7, sp, #0
  404826:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  404828:	687b      	ldr	r3, [r7, #4]
  40482a:	f103 0208 	add.w	r2, r3, #8
  40482e:	687b      	ldr	r3, [r7, #4]
  404830:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  404832:	687b      	ldr	r3, [r7, #4]
  404834:	f04f 32ff 	mov.w	r2, #4294967295
  404838:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  40483a:	687b      	ldr	r3, [r7, #4]
  40483c:	f103 0208 	add.w	r2, r3, #8
  404840:	687b      	ldr	r3, [r7, #4]
  404842:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  404844:	687b      	ldr	r3, [r7, #4]
  404846:	f103 0208 	add.w	r2, r3, #8
  40484a:	687b      	ldr	r3, [r7, #4]
  40484c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  40484e:	687b      	ldr	r3, [r7, #4]
  404850:	2200      	movs	r2, #0
  404852:	601a      	str	r2, [r3, #0]
}
  404854:	370c      	adds	r7, #12
  404856:	46bd      	mov	sp, r7
  404858:	f85d 7b04 	ldr.w	r7, [sp], #4
  40485c:	4770      	bx	lr
  40485e:	bf00      	nop

00404860 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
  404860:	b480      	push	{r7}
  404862:	b083      	sub	sp, #12
  404864:	af00      	add	r7, sp, #0
  404866:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  404868:	687b      	ldr	r3, [r7, #4]
  40486a:	2200      	movs	r2, #0
  40486c:	611a      	str	r2, [r3, #16]
}
  40486e:	370c      	adds	r7, #12
  404870:	46bd      	mov	sp, r7
  404872:	f85d 7b04 	ldr.w	r7, [sp], #4
  404876:	4770      	bx	lr

00404878 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
  404878:	b480      	push	{r7}
  40487a:	b085      	sub	sp, #20
  40487c:	af00      	add	r7, sp, #0
  40487e:	6078      	str	r0, [r7, #4]
  404880:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  404882:	687b      	ldr	r3, [r7, #4]
  404884:	685b      	ldr	r3, [r3, #4]
  404886:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
  404888:	68fb      	ldr	r3, [r7, #12]
  40488a:	685a      	ldr	r2, [r3, #4]
  40488c:	683b      	ldr	r3, [r7, #0]
  40488e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  404890:	687b      	ldr	r3, [r7, #4]
  404892:	685a      	ldr	r2, [r3, #4]
  404894:	683b      	ldr	r3, [r7, #0]
  404896:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  404898:	68fb      	ldr	r3, [r7, #12]
  40489a:	685b      	ldr	r3, [r3, #4]
  40489c:	683a      	ldr	r2, [r7, #0]
  40489e:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  4048a0:	68fb      	ldr	r3, [r7, #12]
  4048a2:	683a      	ldr	r2, [r7, #0]
  4048a4:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  4048a6:	687b      	ldr	r3, [r7, #4]
  4048a8:	683a      	ldr	r2, [r7, #0]
  4048aa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4048ac:	683b      	ldr	r3, [r7, #0]
  4048ae:	687a      	ldr	r2, [r7, #4]
  4048b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  4048b2:	687b      	ldr	r3, [r7, #4]
  4048b4:	681b      	ldr	r3, [r3, #0]
  4048b6:	1c5a      	adds	r2, r3, #1
  4048b8:	687b      	ldr	r3, [r7, #4]
  4048ba:	601a      	str	r2, [r3, #0]
}
  4048bc:	3714      	adds	r7, #20
  4048be:	46bd      	mov	sp, r7
  4048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4048c4:	4770      	bx	lr
  4048c6:	bf00      	nop

004048c8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  4048c8:	b480      	push	{r7}
  4048ca:	b085      	sub	sp, #20
  4048cc:	af00      	add	r7, sp, #0
  4048ce:	6078      	str	r0, [r7, #4]
  4048d0:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  4048d2:	683b      	ldr	r3, [r7, #0]
  4048d4:	681b      	ldr	r3, [r3, #0]
  4048d6:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4048d8:	68bb      	ldr	r3, [r7, #8]
  4048da:	f1b3 3fff 	cmp.w	r3, #4294967295
  4048de:	d103      	bne.n	4048e8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  4048e0:	687b      	ldr	r3, [r7, #4]
  4048e2:	691b      	ldr	r3, [r3, #16]
  4048e4:	60fb      	str	r3, [r7, #12]
  4048e6:	e00c      	b.n	404902 <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  4048e8:	687b      	ldr	r3, [r7, #4]
  4048ea:	3308      	adds	r3, #8
  4048ec:	60fb      	str	r3, [r7, #12]
  4048ee:	e002      	b.n	4048f6 <vListInsert+0x2e>
  4048f0:	68fb      	ldr	r3, [r7, #12]
  4048f2:	685b      	ldr	r3, [r3, #4]
  4048f4:	60fb      	str	r3, [r7, #12]
  4048f6:	68fb      	ldr	r3, [r7, #12]
  4048f8:	685b      	ldr	r3, [r3, #4]
  4048fa:	681a      	ldr	r2, [r3, #0]
  4048fc:	68bb      	ldr	r3, [r7, #8]
  4048fe:	429a      	cmp	r2, r3
  404900:	d9f6      	bls.n	4048f0 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  404902:	68fb      	ldr	r3, [r7, #12]
  404904:	685a      	ldr	r2, [r3, #4]
  404906:	683b      	ldr	r3, [r7, #0]
  404908:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  40490a:	683b      	ldr	r3, [r7, #0]
  40490c:	685b      	ldr	r3, [r3, #4]
  40490e:	683a      	ldr	r2, [r7, #0]
  404910:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  404912:	683b      	ldr	r3, [r7, #0]
  404914:	68fa      	ldr	r2, [r7, #12]
  404916:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  404918:	68fb      	ldr	r3, [r7, #12]
  40491a:	683a      	ldr	r2, [r7, #0]
  40491c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40491e:	683b      	ldr	r3, [r7, #0]
  404920:	687a      	ldr	r2, [r7, #4]
  404922:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  404924:	687b      	ldr	r3, [r7, #4]
  404926:	681b      	ldr	r3, [r3, #0]
  404928:	1c5a      	adds	r2, r3, #1
  40492a:	687b      	ldr	r3, [r7, #4]
  40492c:	601a      	str	r2, [r3, #0]
}
  40492e:	3714      	adds	r7, #20
  404930:	46bd      	mov	sp, r7
  404932:	f85d 7b04 	ldr.w	r7, [sp], #4
  404936:	4770      	bx	lr

00404938 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
  404938:	b480      	push	{r7}
  40493a:	b085      	sub	sp, #20
  40493c:	af00      	add	r7, sp, #0
  40493e:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  404940:	687b      	ldr	r3, [r7, #4]
  404942:	685b      	ldr	r3, [r3, #4]
  404944:	687a      	ldr	r2, [r7, #4]
  404946:	6892      	ldr	r2, [r2, #8]
  404948:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  40494a:	687b      	ldr	r3, [r7, #4]
  40494c:	689b      	ldr	r3, [r3, #8]
  40494e:	687a      	ldr	r2, [r7, #4]
  404950:	6852      	ldr	r2, [r2, #4]
  404952:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  404954:	687b      	ldr	r3, [r7, #4]
  404956:	691b      	ldr	r3, [r3, #16]
  404958:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  40495a:	68fb      	ldr	r3, [r7, #12]
  40495c:	685a      	ldr	r2, [r3, #4]
  40495e:	687b      	ldr	r3, [r7, #4]
  404960:	429a      	cmp	r2, r3
  404962:	d103      	bne.n	40496c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  404964:	687b      	ldr	r3, [r7, #4]
  404966:	689a      	ldr	r2, [r3, #8]
  404968:	68fb      	ldr	r3, [r7, #12]
  40496a:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  40496c:	687b      	ldr	r3, [r7, #4]
  40496e:	2200      	movs	r2, #0
  404970:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  404972:	68fb      	ldr	r3, [r7, #12]
  404974:	681b      	ldr	r3, [r3, #0]
  404976:	1e5a      	subs	r2, r3, #1
  404978:	68fb      	ldr	r3, [r7, #12]
  40497a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  40497c:	68fb      	ldr	r3, [r7, #12]
  40497e:	681b      	ldr	r3, [r3, #0]
}
  404980:	4618      	mov	r0, r3
  404982:	3714      	adds	r7, #20
  404984:	46bd      	mov	sp, r7
  404986:	f85d 7b04 	ldr.w	r7, [sp], #4
  40498a:	4770      	bx	lr

0040498c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40498c:	b480      	push	{r7}
  40498e:	b083      	sub	sp, #12
  404990:	af00      	add	r7, sp, #0
  404992:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  404994:	687b      	ldr	r3, [r7, #4]
  404996:	2b07      	cmp	r3, #7
  404998:	d825      	bhi.n	4049e6 <osc_get_rate+0x5a>
  40499a:	a201      	add	r2, pc, #4	; (adr r2, 4049a0 <osc_get_rate+0x14>)
  40499c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4049a0:	004049c1 	.word	0x004049c1
  4049a4:	004049c7 	.word	0x004049c7
  4049a8:	004049cd 	.word	0x004049cd
  4049ac:	004049d3 	.word	0x004049d3
  4049b0:	004049d7 	.word	0x004049d7
  4049b4:	004049db 	.word	0x004049db
  4049b8:	004049df 	.word	0x004049df
  4049bc:	004049e3 	.word	0x004049e3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4049c0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4049c4:	e010      	b.n	4049e8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4049c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4049ca:	e00d      	b.n	4049e8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4049cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4049d0:	e00a      	b.n	4049e8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4049d2:	4b08      	ldr	r3, [pc, #32]	; (4049f4 <osc_get_rate+0x68>)
  4049d4:	e008      	b.n	4049e8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4049d6:	4b08      	ldr	r3, [pc, #32]	; (4049f8 <osc_get_rate+0x6c>)
  4049d8:	e006      	b.n	4049e8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4049da:	4b08      	ldr	r3, [pc, #32]	; (4049fc <osc_get_rate+0x70>)
  4049dc:	e004      	b.n	4049e8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4049de:	4b07      	ldr	r3, [pc, #28]	; (4049fc <osc_get_rate+0x70>)
  4049e0:	e002      	b.n	4049e8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4049e2:	4b06      	ldr	r3, [pc, #24]	; (4049fc <osc_get_rate+0x70>)
  4049e4:	e000      	b.n	4049e8 <osc_get_rate+0x5c>
	}

	return 0;
  4049e6:	2300      	movs	r3, #0
}
  4049e8:	4618      	mov	r0, r3
  4049ea:	370c      	adds	r7, #12
  4049ec:	46bd      	mov	sp, r7
  4049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4049f2:	4770      	bx	lr
  4049f4:	003d0900 	.word	0x003d0900
  4049f8:	007a1200 	.word	0x007a1200
  4049fc:	00b71b00 	.word	0x00b71b00

00404a00 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  404a00:	b580      	push	{r7, lr}
  404a02:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  404a04:	2006      	movs	r0, #6
  404a06:	4b03      	ldr	r3, [pc, #12]	; (404a14 <sysclk_get_main_hz+0x14>)
  404a08:	4798      	blx	r3
  404a0a:	4603      	mov	r3, r0
  404a0c:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  404a0e:	4618      	mov	r0, r3
  404a10:	bd80      	pop	{r7, pc}
  404a12:	bf00      	nop
  404a14:	0040498d 	.word	0x0040498d

00404a18 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  404a18:	b580      	push	{r7, lr}
  404a1a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  404a1c:	4b02      	ldr	r3, [pc, #8]	; (404a28 <sysclk_get_cpu_hz+0x10>)
  404a1e:	4798      	blx	r3
  404a20:	4603      	mov	r3, r0
  404a22:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  404a24:	4618      	mov	r0, r3
  404a26:	bd80      	pop	{r7, pc}
  404a28:	00404a01 	.word	0x00404a01

00404a2c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
  404a2c:	b480      	push	{r7}
  404a2e:	b085      	sub	sp, #20
  404a30:	af00      	add	r7, sp, #0
  404a32:	60f8      	str	r0, [r7, #12]
  404a34:	60b9      	str	r1, [r7, #8]
  404a36:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
  404a38:	68fb      	ldr	r3, [r7, #12]
  404a3a:	3b04      	subs	r3, #4
  404a3c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  404a3e:	68fb      	ldr	r3, [r7, #12]
  404a40:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  404a44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  404a46:	68fb      	ldr	r3, [r7, #12]
  404a48:	3b04      	subs	r3, #4
  404a4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  404a4c:	68ba      	ldr	r2, [r7, #8]
  404a4e:	68fb      	ldr	r3, [r7, #12]
  404a50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  404a52:	68fb      	ldr	r3, [r7, #12]
  404a54:	3b04      	subs	r3, #4
  404a56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
  404a58:	68fb      	ldr	r3, [r7, #12]
  404a5a:	2200      	movs	r2, #0
  404a5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
  404a5e:	68fb      	ldr	r3, [r7, #12]
  404a60:	3b14      	subs	r3, #20
  404a62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  404a64:	687a      	ldr	r2, [r7, #4]
  404a66:	68fb      	ldr	r3, [r7, #12]
  404a68:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
  404a6a:	68fb      	ldr	r3, [r7, #12]
  404a6c:	3b20      	subs	r3, #32
  404a6e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  404a70:	68fb      	ldr	r3, [r7, #12]
}
  404a72:	4618      	mov	r0, r3
  404a74:	3714      	adds	r7, #20
  404a76:	46bd      	mov	sp, r7
  404a78:	f85d 7b04 	ldr.w	r7, [sp], #4
  404a7c:	4770      	bx	lr
  404a7e:	bf00      	nop

00404a80 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  404a80:	4b06      	ldr	r3, [pc, #24]	; (404a9c <pxCurrentTCBConst2>)
  404a82:	6819      	ldr	r1, [r3, #0]
  404a84:	6808      	ldr	r0, [r1, #0]
  404a86:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  404a8a:	f380 8809 	msr	PSP, r0
  404a8e:	f04f 0000 	mov.w	r0, #0
  404a92:	f380 8811 	msr	BASEPRI, r0
  404a96:	f04e 0e0d 	orr.w	lr, lr, #13
  404a9a:	4770      	bx	lr

00404a9c <pxCurrentTCBConst2>:
  404a9c:	20003d0c 	.word	0x20003d0c

00404aa0 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  404aa0:	4803      	ldr	r0, [pc, #12]	; (404ab0 <prvPortStartFirstTask+0x10>)
  404aa2:	6800      	ldr	r0, [r0, #0]
  404aa4:	6800      	ldr	r0, [r0, #0]
  404aa6:	f380 8808 	msr	MSP, r0
  404aaa:	b662      	cpsie	i
  404aac:	df00      	svc	0
  404aae:	bf00      	nop
  404ab0:	e000ed08 	.word	0xe000ed08

00404ab4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  404ab4:	b580      	push	{r7, lr}
  404ab6:	af00      	add	r7, sp, #0
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  404ab8:	4b0a      	ldr	r3, [pc, #40]	; (404ae4 <xPortStartScheduler+0x30>)
  404aba:	4a0a      	ldr	r2, [pc, #40]	; (404ae4 <xPortStartScheduler+0x30>)
  404abc:	6812      	ldr	r2, [r2, #0]
  404abe:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  404ac2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  404ac4:	4b07      	ldr	r3, [pc, #28]	; (404ae4 <xPortStartScheduler+0x30>)
  404ac6:	4a07      	ldr	r2, [pc, #28]	; (404ae4 <xPortStartScheduler+0x30>)
  404ac8:	6812      	ldr	r2, [r2, #0]
  404aca:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  404ace:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  404ad0:	4b05      	ldr	r3, [pc, #20]	; (404ae8 <xPortStartScheduler+0x34>)
  404ad2:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  404ad4:	4b05      	ldr	r3, [pc, #20]	; (404aec <xPortStartScheduler+0x38>)
  404ad6:	2200      	movs	r2, #0
  404ad8:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  404ada:	4b05      	ldr	r3, [pc, #20]	; (404af0 <xPortStartScheduler+0x3c>)
  404adc:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  404ade:	2300      	movs	r3, #0
}
  404ae0:	4618      	mov	r0, r3
  404ae2:	bd80      	pop	{r7, pc}
  404ae4:	e000ed20 	.word	0xe000ed20
  404ae8:	00404bd5 	.word	0x00404bd5
  404aec:	2000012c 	.word	0x2000012c
  404af0:	00404aa1 	.word	0x00404aa1

00404af4 <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
  404af4:	b480      	push	{r7}
  404af6:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  404af8:	4b03      	ldr	r3, [pc, #12]	; (404b08 <vPortYieldFromISR+0x14>)
  404afa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404afe:	601a      	str	r2, [r3, #0]
}
  404b00:	46bd      	mov	sp, r7
  404b02:	f85d 7b04 	ldr.w	r7, [sp], #4
  404b06:	4770      	bx	lr
  404b08:	e000ed04 	.word	0xe000ed04

00404b0c <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  404b0c:	b580      	push	{r7, lr}
  404b0e:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
  404b10:	4b03      	ldr	r3, [pc, #12]	; (404b20 <vPortEnterCritical+0x14>)
  404b12:	4798      	blx	r3
	uxCriticalNesting++;
  404b14:	4b03      	ldr	r3, [pc, #12]	; (404b24 <vPortEnterCritical+0x18>)
  404b16:	681b      	ldr	r3, [r3, #0]
  404b18:	1c5a      	adds	r2, r3, #1
  404b1a:	4b02      	ldr	r3, [pc, #8]	; (404b24 <vPortEnterCritical+0x18>)
  404b1c:	601a      	str	r2, [r3, #0]
}
  404b1e:	bd80      	pop	{r7, pc}
  404b20:	00404b51 	.word	0x00404b51
  404b24:	2000012c 	.word	0x2000012c

00404b28 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  404b28:	b580      	push	{r7, lr}
  404b2a:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
  404b2c:	4b06      	ldr	r3, [pc, #24]	; (404b48 <vPortExitCritical+0x20>)
  404b2e:	681b      	ldr	r3, [r3, #0]
  404b30:	1e5a      	subs	r2, r3, #1
  404b32:	4b05      	ldr	r3, [pc, #20]	; (404b48 <vPortExitCritical+0x20>)
  404b34:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
  404b36:	4b04      	ldr	r3, [pc, #16]	; (404b48 <vPortExitCritical+0x20>)
  404b38:	681b      	ldr	r3, [r3, #0]
  404b3a:	2b00      	cmp	r3, #0
  404b3c:	d102      	bne.n	404b44 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
  404b3e:	2000      	movs	r0, #0
  404b40:	4b02      	ldr	r3, [pc, #8]	; (404b4c <vPortExitCritical+0x24>)
  404b42:	4798      	blx	r3
	}
}
  404b44:	bd80      	pop	{r7, pc}
  404b46:	bf00      	nop
  404b48:	2000012c 	.word	0x2000012c
  404b4c:	00404b65 	.word	0x00404b65

00404b50 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  404b50:	f3ef 8011 	mrs	r0, BASEPRI
  404b54:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  404b58:	f381 8811 	msr	BASEPRI, r1
  404b5c:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
  404b5e:	2300      	movs	r3, #0
}
  404b60:	4618      	mov	r0, r3
  404b62:	bf00      	nop

00404b64 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  404b64:	f380 8811 	msr	BASEPRI, r0
  404b68:	4770      	bx	lr
  404b6a:	bf00      	nop

00404b6c <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  404b6c:	f3ef 8009 	mrs	r0, PSP
  404b70:	4b0c      	ldr	r3, [pc, #48]	; (404ba4 <pxCurrentTCBConst>)
  404b72:	681a      	ldr	r2, [r3, #0]
  404b74:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  404b78:	6010      	str	r0, [r2, #0]
  404b7a:	e92d 4008 	stmdb	sp!, {r3, lr}
  404b7e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  404b82:	f380 8811 	msr	BASEPRI, r0
  404b86:	f001 f90b 	bl	405da0 <vTaskSwitchContext>
  404b8a:	f04f 0000 	mov.w	r0, #0
  404b8e:	f380 8811 	msr	BASEPRI, r0
  404b92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  404b96:	6819      	ldr	r1, [r3, #0]
  404b98:	6808      	ldr	r0, [r1, #0]
  404b9a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  404b9e:	f380 8809 	msr	PSP, r0
  404ba2:	4770      	bx	lr

00404ba4 <pxCurrentTCBConst>:
  404ba4:	20003d0c 	.word	0x20003d0c

00404ba8 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  404ba8:	b580      	push	{r7, lr}
  404baa:	af00      	add	r7, sp, #0
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  404bac:	4b05      	ldr	r3, [pc, #20]	; (404bc4 <SysTick_Handler+0x1c>)
  404bae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404bb2:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  404bb4:	4b04      	ldr	r3, [pc, #16]	; (404bc8 <SysTick_Handler+0x20>)
  404bb6:	4798      	blx	r3
	{
		vTaskIncrementTick();
  404bb8:	4b04      	ldr	r3, [pc, #16]	; (404bcc <SysTick_Handler+0x24>)
  404bba:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  404bbc:	2000      	movs	r0, #0
  404bbe:	4b04      	ldr	r3, [pc, #16]	; (404bd0 <SysTick_Handler+0x28>)
  404bc0:	4798      	blx	r3
}
  404bc2:	bd80      	pop	{r7, pc}
  404bc4:	e000ed04 	.word	0xe000ed04
  404bc8:	00404b51 	.word	0x00404b51
  404bcc:	00405c45 	.word	0x00405c45
  404bd0:	00404b65 	.word	0x00404b65

00404bd4 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
  404bd4:	b598      	push	{r3, r4, r7, lr}
  404bd6:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  404bd8:	4c06      	ldr	r4, [pc, #24]	; (404bf4 <vPortSetupTimerInterrupt+0x20>)
  404bda:	4b07      	ldr	r3, [pc, #28]	; (404bf8 <vPortSetupTimerInterrupt+0x24>)
  404bdc:	4798      	blx	r3
  404bde:	4602      	mov	r2, r0
  404be0:	4b06      	ldr	r3, [pc, #24]	; (404bfc <vPortSetupTimerInterrupt+0x28>)
  404be2:	fba3 1302 	umull	r1, r3, r3, r2
  404be6:	099b      	lsrs	r3, r3, #6
  404be8:	3b01      	subs	r3, #1
  404bea:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  404bec:	4b04      	ldr	r3, [pc, #16]	; (404c00 <vPortSetupTimerInterrupt+0x2c>)
  404bee:	2207      	movs	r2, #7
  404bf0:	601a      	str	r2, [r3, #0]
}
  404bf2:	bd98      	pop	{r3, r4, r7, pc}
  404bf4:	e000e014 	.word	0xe000e014
  404bf8:	00404a19 	.word	0x00404a19
  404bfc:	10624dd3 	.word	0x10624dd3
  404c00:	e000e010 	.word	0xe000e010

00404c04 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  404c04:	b580      	push	{r7, lr}
  404c06:	b086      	sub	sp, #24
  404c08:	af00      	add	r7, sp, #0
  404c0a:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  404c0c:	2300      	movs	r3, #0
  404c0e:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
  404c10:	4b36      	ldr	r3, [pc, #216]	; (404cec <pvPortMalloc+0xe8>)
  404c12:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  404c14:	4b36      	ldr	r3, [pc, #216]	; (404cf0 <pvPortMalloc+0xec>)
  404c16:	681b      	ldr	r3, [r3, #0]
  404c18:	2b00      	cmp	r3, #0
  404c1a:	d101      	bne.n	404c20 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
  404c1c:	4b35      	ldr	r3, [pc, #212]	; (404cf4 <pvPortMalloc+0xf0>)
  404c1e:	4798      	blx	r3
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  404c20:	687b      	ldr	r3, [r7, #4]
  404c22:	2b00      	cmp	r3, #0
  404c24:	d00d      	beq.n	404c42 <pvPortMalloc+0x3e>
		{
			xWantedSize += heapSTRUCT_SIZE;
  404c26:	2310      	movs	r3, #16
  404c28:	687a      	ldr	r2, [r7, #4]
  404c2a:	4413      	add	r3, r2
  404c2c:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  404c2e:	687b      	ldr	r3, [r7, #4]
  404c30:	f003 0307 	and.w	r3, r3, #7
  404c34:	2b00      	cmp	r3, #0
  404c36:	d004      	beq.n	404c42 <pvPortMalloc+0x3e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  404c38:	687b      	ldr	r3, [r7, #4]
  404c3a:	f023 0307 	bic.w	r3, r3, #7
  404c3e:	3308      	adds	r3, #8
  404c40:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  404c42:	687b      	ldr	r3, [r7, #4]
  404c44:	2b00      	cmp	r3, #0
  404c46:	d045      	beq.n	404cd4 <pvPortMalloc+0xd0>
  404c48:	f243 03f0 	movw	r3, #12528	; 0x30f0
  404c4c:	687a      	ldr	r2, [r7, #4]
  404c4e:	429a      	cmp	r2, r3
  404c50:	d240      	bcs.n	404cd4 <pvPortMalloc+0xd0>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
  404c52:	4b29      	ldr	r3, [pc, #164]	; (404cf8 <pvPortMalloc+0xf4>)
  404c54:	613b      	str	r3, [r7, #16]
			pxBlock = xStart.pxNextFreeBlock;
  404c56:	4b28      	ldr	r3, [pc, #160]	; (404cf8 <pvPortMalloc+0xf4>)
  404c58:	681b      	ldr	r3, [r3, #0]
  404c5a:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  404c5c:	e004      	b.n	404c68 <pvPortMalloc+0x64>
			{
				pxPreviousBlock = pxBlock;
  404c5e:	697b      	ldr	r3, [r7, #20]
  404c60:	613b      	str	r3, [r7, #16]
				pxBlock = pxBlock->pxNextFreeBlock;
  404c62:	697b      	ldr	r3, [r7, #20]
  404c64:	681b      	ldr	r3, [r3, #0]
  404c66:	617b      	str	r3, [r7, #20]
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  404c68:	697b      	ldr	r3, [r7, #20]
  404c6a:	685a      	ldr	r2, [r3, #4]
  404c6c:	687b      	ldr	r3, [r7, #4]
  404c6e:	429a      	cmp	r2, r3
  404c70:	d203      	bcs.n	404c7a <pvPortMalloc+0x76>
  404c72:	697b      	ldr	r3, [r7, #20]
  404c74:	681b      	ldr	r3, [r3, #0]
  404c76:	2b00      	cmp	r3, #0
  404c78:	d1f1      	bne.n	404c5e <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  404c7a:	4b1d      	ldr	r3, [pc, #116]	; (404cf0 <pvPortMalloc+0xec>)
  404c7c:	681b      	ldr	r3, [r3, #0]
  404c7e:	697a      	ldr	r2, [r7, #20]
  404c80:	429a      	cmp	r2, r3
  404c82:	d027      	beq.n	404cd4 <pvPortMalloc+0xd0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  404c84:	693b      	ldr	r3, [r7, #16]
  404c86:	681a      	ldr	r2, [r3, #0]
  404c88:	2310      	movs	r3, #16
  404c8a:	4413      	add	r3, r2
  404c8c:	60fb      	str	r3, [r7, #12]

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  404c8e:	697b      	ldr	r3, [r7, #20]
  404c90:	681a      	ldr	r2, [r3, #0]
  404c92:	693b      	ldr	r3, [r7, #16]
  404c94:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  404c96:	697b      	ldr	r3, [r7, #20]
  404c98:	685a      	ldr	r2, [r3, #4]
  404c9a:	687b      	ldr	r3, [r7, #4]
  404c9c:	1ad2      	subs	r2, r2, r3
  404c9e:	2310      	movs	r3, #16
  404ca0:	005b      	lsls	r3, r3, #1
  404ca2:	429a      	cmp	r2, r3
  404ca4:	d90f      	bls.n	404cc6 <pvPortMalloc+0xc2>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  404ca6:	697a      	ldr	r2, [r7, #20]
  404ca8:	687b      	ldr	r3, [r7, #4]
  404caa:	4413      	add	r3, r2
  404cac:	60bb      	str	r3, [r7, #8]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  404cae:	697b      	ldr	r3, [r7, #20]
  404cb0:	685a      	ldr	r2, [r3, #4]
  404cb2:	687b      	ldr	r3, [r7, #4]
  404cb4:	1ad2      	subs	r2, r2, r3
  404cb6:	68bb      	ldr	r3, [r7, #8]
  404cb8:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
  404cba:	697b      	ldr	r3, [r7, #20]
  404cbc:	687a      	ldr	r2, [r7, #4]
  404cbe:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  404cc0:	68b8      	ldr	r0, [r7, #8]
  404cc2:	4b0e      	ldr	r3, [pc, #56]	; (404cfc <pvPortMalloc+0xf8>)
  404cc4:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  404cc6:	4b0e      	ldr	r3, [pc, #56]	; (404d00 <pvPortMalloc+0xfc>)
  404cc8:	681a      	ldr	r2, [r3, #0]
  404cca:	697b      	ldr	r3, [r7, #20]
  404ccc:	685b      	ldr	r3, [r3, #4]
  404cce:	1ad2      	subs	r2, r2, r3
  404cd0:	4b0b      	ldr	r3, [pc, #44]	; (404d00 <pvPortMalloc+0xfc>)
  404cd2:	601a      	str	r2, [r3, #0]
			}
		}
	}
	xTaskResumeAll();
  404cd4:	4b0b      	ldr	r3, [pc, #44]	; (404d04 <pvPortMalloc+0x100>)
  404cd6:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  404cd8:	68fb      	ldr	r3, [r7, #12]
  404cda:	2b00      	cmp	r3, #0
  404cdc:	d101      	bne.n	404ce2 <pvPortMalloc+0xde>
		{
			vApplicationMallocFailedHook();
  404cde:	4b0a      	ldr	r3, [pc, #40]	; (404d08 <pvPortMalloc+0x104>)
  404ce0:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
  404ce2:	68fb      	ldr	r3, [r7, #12]
}
  404ce4:	4618      	mov	r0, r3
  404ce6:	3718      	adds	r7, #24
  404ce8:	46bd      	mov	sp, r7
  404cea:	bd80      	pop	{r7, pc}
  404cec:	00405add 	.word	0x00405add
  404cf0:	20003d08 	.word	0x20003d08
  404cf4:	00404d79 	.word	0x00404d79
  404cf8:	20003d00 	.word	0x20003d00
  404cfc:	00404e09 	.word	0x00404e09
  404d00:	20000130 	.word	0x20000130
  404d04:	00405af9 	.word	0x00405af9
  404d08:	00407535 	.word	0x00407535

00404d0c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  404d0c:	b580      	push	{r7, lr}
  404d0e:	b084      	sub	sp, #16
  404d10:	af00      	add	r7, sp, #0
  404d12:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
  404d14:	687b      	ldr	r3, [r7, #4]
  404d16:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
  404d18:	687b      	ldr	r3, [r7, #4]
  404d1a:	2b00      	cmp	r3, #0
  404d1c:	d014      	beq.n	404d48 <vPortFree+0x3c>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
  404d1e:	2310      	movs	r3, #16
  404d20:	425b      	negs	r3, r3
  404d22:	68fa      	ldr	r2, [r7, #12]
  404d24:	4413      	add	r3, r2
  404d26:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
  404d28:	68fb      	ldr	r3, [r7, #12]
  404d2a:	60bb      	str	r3, [r7, #8]

		vTaskSuspendAll();
  404d2c:	4b08      	ldr	r3, [pc, #32]	; (404d50 <vPortFree+0x44>)
  404d2e:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  404d30:	68bb      	ldr	r3, [r7, #8]
  404d32:	685a      	ldr	r2, [r3, #4]
  404d34:	4b07      	ldr	r3, [pc, #28]	; (404d54 <vPortFree+0x48>)
  404d36:	681b      	ldr	r3, [r3, #0]
  404d38:	441a      	add	r2, r3
  404d3a:	4b06      	ldr	r3, [pc, #24]	; (404d54 <vPortFree+0x48>)
  404d3c:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  404d3e:	68b8      	ldr	r0, [r7, #8]
  404d40:	4b05      	ldr	r3, [pc, #20]	; (404d58 <vPortFree+0x4c>)
  404d42:	4798      	blx	r3
		}
		xTaskResumeAll();
  404d44:	4b05      	ldr	r3, [pc, #20]	; (404d5c <vPortFree+0x50>)
  404d46:	4798      	blx	r3
	}
}
  404d48:	3710      	adds	r7, #16
  404d4a:	46bd      	mov	sp, r7
  404d4c:	bd80      	pop	{r7, pc}
  404d4e:	bf00      	nop
  404d50:	00405add 	.word	0x00405add
  404d54:	20000130 	.word	0x20000130
  404d58:	00404e09 	.word	0x00404e09
  404d5c:	00405af9 	.word	0x00405af9

00404d60 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
  404d60:	b480      	push	{r7}
  404d62:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
  404d64:	4b03      	ldr	r3, [pc, #12]	; (404d74 <xPortGetFreeHeapSize+0x14>)
  404d66:	681b      	ldr	r3, [r3, #0]
}
  404d68:	4618      	mov	r0, r3
  404d6a:	46bd      	mov	sp, r7
  404d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404d70:	4770      	bx	lr
  404d72:	bf00      	nop
  404d74:	20000130 	.word	0x20000130

00404d78 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
  404d78:	b580      	push	{r7, lr}
  404d7a:	b082      	sub	sp, #8
  404d7c:	af00      	add	r7, sp, #0
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  404d7e:	4b1d      	ldr	r3, [pc, #116]	; (404df4 <prvHeapInit+0x7c>)
  404d80:	4a1d      	ldr	r2, [pc, #116]	; (404df8 <prvHeapInit+0x80>)
  404d82:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
  404d84:	4b1b      	ldr	r3, [pc, #108]	; (404df4 <prvHeapInit+0x7c>)
  404d86:	2200      	movs	r2, #0
  404d88:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
  404d8a:	f243 02f0 	movw	r2, #12528	; 0x30f0
  404d8e:	4b1a      	ldr	r3, [pc, #104]	; (404df8 <prvHeapInit+0x80>)
  404d90:	4413      	add	r3, r2
  404d92:	607b      	str	r3, [r7, #4]
	pucHeapEnd -= heapSTRUCT_SIZE;
  404d94:	2310      	movs	r3, #16
  404d96:	425b      	negs	r3, r3
  404d98:	687a      	ldr	r2, [r7, #4]
  404d9a:	4413      	add	r3, r2
  404d9c:	607b      	str	r3, [r7, #4]
	pxEnd = ( void * ) pucHeapEnd;
  404d9e:	4b17      	ldr	r3, [pc, #92]	; (404dfc <prvHeapInit+0x84>)
  404da0:	687a      	ldr	r2, [r7, #4]
  404da2:	601a      	str	r2, [r3, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
  404da4:	4b15      	ldr	r3, [pc, #84]	; (404dfc <prvHeapInit+0x84>)
  404da6:	681b      	ldr	r3, [r3, #0]
  404da8:	f003 0307 	and.w	r3, r3, #7
  404dac:	2b00      	cmp	r3, #0
  404dae:	d003      	beq.n	404db8 <prvHeapInit+0x40>
  404db0:	4b13      	ldr	r3, [pc, #76]	; (404e00 <prvHeapInit+0x88>)
  404db2:	4798      	blx	r3
  404db4:	bf00      	nop
  404db6:	e7fd      	b.n	404db4 <prvHeapInit+0x3c>
	pxEnd->xBlockSize = 0;
  404db8:	4b10      	ldr	r3, [pc, #64]	; (404dfc <prvHeapInit+0x84>)
  404dba:	681b      	ldr	r3, [r3, #0]
  404dbc:	2200      	movs	r2, #0
  404dbe:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
  404dc0:	4b0e      	ldr	r3, [pc, #56]	; (404dfc <prvHeapInit+0x84>)
  404dc2:	681b      	ldr	r3, [r3, #0]
  404dc4:	2200      	movs	r2, #0
  404dc6:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
  404dc8:	4b0b      	ldr	r3, [pc, #44]	; (404df8 <prvHeapInit+0x80>)
  404dca:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  404dcc:	f243 02f0 	movw	r2, #12528	; 0x30f0
  404dd0:	2310      	movs	r3, #16
  404dd2:	1ad2      	subs	r2, r2, r3
  404dd4:	683b      	ldr	r3, [r7, #0]
  404dd6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  404dd8:	4b08      	ldr	r3, [pc, #32]	; (404dfc <prvHeapInit+0x84>)
  404dda:	681a      	ldr	r2, [r3, #0]
  404ddc:	683b      	ldr	r3, [r7, #0]
  404dde:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  404de0:	4b08      	ldr	r3, [pc, #32]	; (404e04 <prvHeapInit+0x8c>)
  404de2:	681a      	ldr	r2, [r3, #0]
  404de4:	2310      	movs	r3, #16
  404de6:	1ad2      	subs	r2, r2, r3
  404de8:	4b06      	ldr	r3, [pc, #24]	; (404e04 <prvHeapInit+0x8c>)
  404dea:	601a      	str	r2, [r3, #0]
}
  404dec:	3708      	adds	r7, #8
  404dee:	46bd      	mov	sp, r7
  404df0:	bd80      	pop	{r7, pc}
  404df2:	bf00      	nop
  404df4:	20003d00 	.word	0x20003d00
  404df8:	20000c10 	.word	0x20000c10
  404dfc:	20003d08 	.word	0x20003d08
  404e00:	00404b51 	.word	0x00404b51
  404e04:	20000130 	.word	0x20000130

00404e08 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  404e08:	b480      	push	{r7}
  404e0a:	b085      	sub	sp, #20
  404e0c:	af00      	add	r7, sp, #0
  404e0e:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  404e10:	4b27      	ldr	r3, [pc, #156]	; (404eb0 <prvInsertBlockIntoFreeList+0xa8>)
  404e12:	60fb      	str	r3, [r7, #12]
  404e14:	e002      	b.n	404e1c <prvInsertBlockIntoFreeList+0x14>
  404e16:	68fb      	ldr	r3, [r7, #12]
  404e18:	681b      	ldr	r3, [r3, #0]
  404e1a:	60fb      	str	r3, [r7, #12]
  404e1c:	68fb      	ldr	r3, [r7, #12]
  404e1e:	681a      	ldr	r2, [r3, #0]
  404e20:	687b      	ldr	r3, [r7, #4]
  404e22:	429a      	cmp	r2, r3
  404e24:	d3f7      	bcc.n	404e16 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
  404e26:	68fb      	ldr	r3, [r7, #12]
  404e28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  404e2a:	68fb      	ldr	r3, [r7, #12]
  404e2c:	685b      	ldr	r3, [r3, #4]
  404e2e:	68ba      	ldr	r2, [r7, #8]
  404e30:	441a      	add	r2, r3
  404e32:	687b      	ldr	r3, [r7, #4]
  404e34:	429a      	cmp	r2, r3
  404e36:	d108      	bne.n	404e4a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  404e38:	68fb      	ldr	r3, [r7, #12]
  404e3a:	685a      	ldr	r2, [r3, #4]
  404e3c:	687b      	ldr	r3, [r7, #4]
  404e3e:	685b      	ldr	r3, [r3, #4]
  404e40:	441a      	add	r2, r3
  404e42:	68fb      	ldr	r3, [r7, #12]
  404e44:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
  404e46:	68fb      	ldr	r3, [r7, #12]
  404e48:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
  404e4a:	687b      	ldr	r3, [r7, #4]
  404e4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  404e4e:	687b      	ldr	r3, [r7, #4]
  404e50:	685b      	ldr	r3, [r3, #4]
  404e52:	68ba      	ldr	r2, [r7, #8]
  404e54:	441a      	add	r2, r3
  404e56:	68fb      	ldr	r3, [r7, #12]
  404e58:	681b      	ldr	r3, [r3, #0]
  404e5a:	429a      	cmp	r2, r3
  404e5c:	d118      	bne.n	404e90 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  404e5e:	68fb      	ldr	r3, [r7, #12]
  404e60:	681a      	ldr	r2, [r3, #0]
  404e62:	4b14      	ldr	r3, [pc, #80]	; (404eb4 <prvInsertBlockIntoFreeList+0xac>)
  404e64:	681b      	ldr	r3, [r3, #0]
  404e66:	429a      	cmp	r2, r3
  404e68:	d00d      	beq.n	404e86 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  404e6a:	687b      	ldr	r3, [r7, #4]
  404e6c:	685a      	ldr	r2, [r3, #4]
  404e6e:	68fb      	ldr	r3, [r7, #12]
  404e70:	681b      	ldr	r3, [r3, #0]
  404e72:	685b      	ldr	r3, [r3, #4]
  404e74:	441a      	add	r2, r3
  404e76:	687b      	ldr	r3, [r7, #4]
  404e78:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  404e7a:	68fb      	ldr	r3, [r7, #12]
  404e7c:	681b      	ldr	r3, [r3, #0]
  404e7e:	681a      	ldr	r2, [r3, #0]
  404e80:	687b      	ldr	r3, [r7, #4]
  404e82:	601a      	str	r2, [r3, #0]
  404e84:	e008      	b.n	404e98 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  404e86:	4b0b      	ldr	r3, [pc, #44]	; (404eb4 <prvInsertBlockIntoFreeList+0xac>)
  404e88:	681a      	ldr	r2, [r3, #0]
  404e8a:	687b      	ldr	r3, [r7, #4]
  404e8c:	601a      	str	r2, [r3, #0]
  404e8e:	e003      	b.n	404e98 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  404e90:	68fb      	ldr	r3, [r7, #12]
  404e92:	681a      	ldr	r2, [r3, #0]
  404e94:	687b      	ldr	r3, [r7, #4]
  404e96:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  404e98:	68fa      	ldr	r2, [r7, #12]
  404e9a:	687b      	ldr	r3, [r7, #4]
  404e9c:	429a      	cmp	r2, r3
  404e9e:	d002      	beq.n	404ea6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  404ea0:	68fb      	ldr	r3, [r7, #12]
  404ea2:	687a      	ldr	r2, [r7, #4]
  404ea4:	601a      	str	r2, [r3, #0]
	}
}
  404ea6:	3714      	adds	r7, #20
  404ea8:	46bd      	mov	sp, r7
  404eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  404eae:	4770      	bx	lr
  404eb0:	20003d00 	.word	0x20003d00
  404eb4:	20003d08 	.word	0x20003d08

00404eb8 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  404eb8:	b580      	push	{r7, lr}
  404eba:	b082      	sub	sp, #8
  404ebc:	af00      	add	r7, sp, #0
  404ebe:	6078      	str	r0, [r7, #4]
  404ec0:	6039      	str	r1, [r7, #0]
	configASSERT( pxQueue );
  404ec2:	687b      	ldr	r3, [r7, #4]
  404ec4:	2b00      	cmp	r3, #0
  404ec6:	d103      	bne.n	404ed0 <xQueueGenericReset+0x18>
  404ec8:	4b27      	ldr	r3, [pc, #156]	; (404f68 <xQueueGenericReset+0xb0>)
  404eca:	4798      	blx	r3
  404ecc:	bf00      	nop
  404ece:	e7fd      	b.n	404ecc <xQueueGenericReset+0x14>

	taskENTER_CRITICAL();
  404ed0:	4b26      	ldr	r3, [pc, #152]	; (404f6c <xQueueGenericReset+0xb4>)
  404ed2:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  404ed4:	687b      	ldr	r3, [r7, #4]
  404ed6:	681a      	ldr	r2, [r3, #0]
  404ed8:	687b      	ldr	r3, [r7, #4]
  404eda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  404edc:	6879      	ldr	r1, [r7, #4]
  404ede:	6c09      	ldr	r1, [r1, #64]	; 0x40
  404ee0:	fb01 f303 	mul.w	r3, r1, r3
  404ee4:	441a      	add	r2, r3
  404ee6:	687b      	ldr	r3, [r7, #4]
  404ee8:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  404eea:	687b      	ldr	r3, [r7, #4]
  404eec:	2200      	movs	r2, #0
  404eee:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  404ef0:	687b      	ldr	r3, [r7, #4]
  404ef2:	681a      	ldr	r2, [r3, #0]
  404ef4:	687b      	ldr	r3, [r7, #4]
  404ef6:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  404ef8:	687b      	ldr	r3, [r7, #4]
  404efa:	681a      	ldr	r2, [r3, #0]
  404efc:	687b      	ldr	r3, [r7, #4]
  404efe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  404f00:	3b01      	subs	r3, #1
  404f02:	6879      	ldr	r1, [r7, #4]
  404f04:	6c09      	ldr	r1, [r1, #64]	; 0x40
  404f06:	fb01 f303 	mul.w	r3, r1, r3
  404f0a:	441a      	add	r2, r3
  404f0c:	687b      	ldr	r3, [r7, #4]
  404f0e:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  404f10:	687b      	ldr	r3, [r7, #4]
  404f12:	f04f 32ff 	mov.w	r2, #4294967295
  404f16:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  404f18:	687b      	ldr	r3, [r7, #4]
  404f1a:	f04f 32ff 	mov.w	r2, #4294967295
  404f1e:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  404f20:	683b      	ldr	r3, [r7, #0]
  404f22:	2b00      	cmp	r3, #0
  404f24:	d10e      	bne.n	404f44 <xQueueGenericReset+0x8c>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  404f26:	687b      	ldr	r3, [r7, #4]
  404f28:	691b      	ldr	r3, [r3, #16]
  404f2a:	2b00      	cmp	r3, #0
  404f2c:	d014      	beq.n	404f58 <xQueueGenericReset+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  404f2e:	687b      	ldr	r3, [r7, #4]
  404f30:	3310      	adds	r3, #16
  404f32:	4618      	mov	r0, r3
  404f34:	4b0e      	ldr	r3, [pc, #56]	; (404f70 <xQueueGenericReset+0xb8>)
  404f36:	4798      	blx	r3
  404f38:	4603      	mov	r3, r0
  404f3a:	2b01      	cmp	r3, #1
  404f3c:	d10c      	bne.n	404f58 <xQueueGenericReset+0xa0>
				{
					portYIELD_WITHIN_API();
  404f3e:	4b0d      	ldr	r3, [pc, #52]	; (404f74 <xQueueGenericReset+0xbc>)
  404f40:	4798      	blx	r3
  404f42:	e009      	b.n	404f58 <xQueueGenericReset+0xa0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  404f44:	687b      	ldr	r3, [r7, #4]
  404f46:	3310      	adds	r3, #16
  404f48:	4618      	mov	r0, r3
  404f4a:	4b0b      	ldr	r3, [pc, #44]	; (404f78 <xQueueGenericReset+0xc0>)
  404f4c:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  404f4e:	687b      	ldr	r3, [r7, #4]
  404f50:	3324      	adds	r3, #36	; 0x24
  404f52:	4618      	mov	r0, r3
  404f54:	4b08      	ldr	r3, [pc, #32]	; (404f78 <xQueueGenericReset+0xc0>)
  404f56:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  404f58:	4b08      	ldr	r3, [pc, #32]	; (404f7c <xQueueGenericReset+0xc4>)
  404f5a:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  404f5c:	2301      	movs	r3, #1
}
  404f5e:	4618      	mov	r0, r3
  404f60:	3708      	adds	r7, #8
  404f62:	46bd      	mov	sp, r7
  404f64:	bd80      	pop	{r7, pc}
  404f66:	bf00      	nop
  404f68:	00404b51 	.word	0x00404b51
  404f6c:	00404b0d 	.word	0x00404b0d
  404f70:	00405f4d 	.word	0x00405f4d
  404f74:	00404af5 	.word	0x00404af5
  404f78:	00404821 	.word	0x00404821
  404f7c:	00404b29 	.word	0x00404b29

00404f80 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  404f80:	b580      	push	{r7, lr}
  404f82:	b088      	sub	sp, #32
  404f84:	af00      	add	r7, sp, #0
  404f86:	60f8      	str	r0, [r7, #12]
  404f88:	60b9      	str	r1, [r7, #8]
  404f8a:	4613      	mov	r3, r2
  404f8c:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  404f8e:	2300      	movs	r3, #0
  404f90:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  404f92:	68fb      	ldr	r3, [r7, #12]
  404f94:	2b00      	cmp	r3, #0
  404f96:	d02a      	beq.n	404fee <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  404f98:	2050      	movs	r0, #80	; 0x50
  404f9a:	4b1b      	ldr	r3, [pc, #108]	; (405008 <xQueueGenericCreate+0x88>)
  404f9c:	4798      	blx	r3
  404f9e:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
  404fa0:	69bb      	ldr	r3, [r7, #24]
  404fa2:	2b00      	cmp	r3, #0
  404fa4:	d023      	beq.n	404fee <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  404fa6:	68fb      	ldr	r3, [r7, #12]
  404fa8:	68ba      	ldr	r2, [r7, #8]
  404faa:	fb02 f303 	mul.w	r3, r2, r3
  404fae:	3301      	adds	r3, #1
  404fb0:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  404fb2:	6978      	ldr	r0, [r7, #20]
  404fb4:	4b14      	ldr	r3, [pc, #80]	; (405008 <xQueueGenericCreate+0x88>)
  404fb6:	4798      	blx	r3
  404fb8:	4602      	mov	r2, r0
  404fba:	69bb      	ldr	r3, [r7, #24]
  404fbc:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
  404fbe:	69bb      	ldr	r3, [r7, #24]
  404fc0:	681b      	ldr	r3, [r3, #0]
  404fc2:	2b00      	cmp	r3, #0
  404fc4:	d010      	beq.n	404fe8 <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  404fc6:	69bb      	ldr	r3, [r7, #24]
  404fc8:	68fa      	ldr	r2, [r7, #12]
  404fca:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  404fcc:	69bb      	ldr	r3, [r7, #24]
  404fce:	68ba      	ldr	r2, [r7, #8]
  404fd0:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  404fd2:	69b8      	ldr	r0, [r7, #24]
  404fd4:	2101      	movs	r1, #1
  404fd6:	4b0d      	ldr	r3, [pc, #52]	; (40500c <xQueueGenericCreate+0x8c>)
  404fd8:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  404fda:	69bb      	ldr	r3, [r7, #24]
  404fdc:	79fa      	ldrb	r2, [r7, #7]
  404fde:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
  404fe2:	69bb      	ldr	r3, [r7, #24]
  404fe4:	61fb      	str	r3, [r7, #28]
  404fe6:	e002      	b.n	404fee <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  404fe8:	69b8      	ldr	r0, [r7, #24]
  404fea:	4b09      	ldr	r3, [pc, #36]	; (405010 <xQueueGenericCreate+0x90>)
  404fec:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  404fee:	69fb      	ldr	r3, [r7, #28]
  404ff0:	2b00      	cmp	r3, #0
  404ff2:	d103      	bne.n	404ffc <xQueueGenericCreate+0x7c>
  404ff4:	4b07      	ldr	r3, [pc, #28]	; (405014 <xQueueGenericCreate+0x94>)
  404ff6:	4798      	blx	r3
  404ff8:	bf00      	nop
  404ffa:	e7fd      	b.n	404ff8 <xQueueGenericCreate+0x78>

	return xReturn;
  404ffc:	69fb      	ldr	r3, [r7, #28]
}
  404ffe:	4618      	mov	r0, r3
  405000:	3720      	adds	r7, #32
  405002:	46bd      	mov	sp, r7
  405004:	bd80      	pop	{r7, pc}
  405006:	bf00      	nop
  405008:	00404c05 	.word	0x00404c05
  40500c:	00404eb9 	.word	0x00404eb9
  405010:	00404d0d 	.word	0x00404d0d
  405014:	00404b51 	.word	0x00404b51

00405018 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( unsigned char ucQueueType )
	{
  405018:	b590      	push	{r4, r7, lr}
  40501a:	b085      	sub	sp, #20
  40501c:	af00      	add	r7, sp, #0
  40501e:	4603      	mov	r3, r0
  405020:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  405022:	2050      	movs	r0, #80	; 0x50
  405024:	4b21      	ldr	r3, [pc, #132]	; (4050ac <xQueueCreateMutex+0x94>)
  405026:	4798      	blx	r3
  405028:	60f8      	str	r0, [r7, #12]
		if( pxNewQueue != NULL )
  40502a:	68fb      	ldr	r3, [r7, #12]
  40502c:	2b00      	cmp	r3, #0
  40502e:	d030      	beq.n	405092 <xQueueCreateMutex+0x7a>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
  405030:	68fb      	ldr	r3, [r7, #12]
  405032:	2200      	movs	r2, #0
  405034:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
  405036:	68fb      	ldr	r3, [r7, #12]
  405038:	2200      	movs	r2, #0
  40503a:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
  40503c:	68fb      	ldr	r3, [r7, #12]
  40503e:	2200      	movs	r2, #0
  405040:	609a      	str	r2, [r3, #8]
			pxNewQueue->pcReadFrom = NULL;
  405042:	68fb      	ldr	r3, [r7, #12]
  405044:	2200      	movs	r2, #0
  405046:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  405048:	68fb      	ldr	r3, [r7, #12]
  40504a:	2200      	movs	r2, #0
  40504c:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( unsigned portBASE_TYPE ) 1U;
  40504e:	68fb      	ldr	r3, [r7, #12]
  405050:	2201      	movs	r2, #1
  405052:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( unsigned portBASE_TYPE ) 0U;
  405054:	68fb      	ldr	r3, [r7, #12]
  405056:	2200      	movs	r2, #0
  405058:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
  40505a:	68fb      	ldr	r3, [r7, #12]
  40505c:	f04f 32ff 	mov.w	r2, #4294967295
  405060:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
  405062:	68fb      	ldr	r3, [r7, #12]
  405064:	f04f 32ff 	mov.w	r2, #4294967295
  405068:	649a      	str	r2, [r3, #72]	; 0x48

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				pxNewQueue->ucQueueType = ucQueueType;
  40506a:	68fb      	ldr	r3, [r7, #12]
  40506c:	79fa      	ldrb	r2, [r7, #7]
  40506e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
  405072:	68fb      	ldr	r3, [r7, #12]
  405074:	3310      	adds	r3, #16
  405076:	4618      	mov	r0, r3
  405078:	4b0d      	ldr	r3, [pc, #52]	; (4050b0 <xQueueCreateMutex+0x98>)
  40507a:	4798      	blx	r3
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
  40507c:	68fb      	ldr	r3, [r7, #12]
  40507e:	3324      	adds	r3, #36	; 0x24
  405080:	4618      	mov	r0, r3
  405082:	4b0b      	ldr	r3, [pc, #44]	; (4050b0 <xQueueCreateMutex+0x98>)
  405084:	4798      	blx	r3

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, ( portTickType ) 0U, queueSEND_TO_BACK );
  405086:	68f8      	ldr	r0, [r7, #12]
  405088:	2100      	movs	r1, #0
  40508a:	2200      	movs	r2, #0
  40508c:	2300      	movs	r3, #0
  40508e:	4c09      	ldr	r4, [pc, #36]	; (4050b4 <xQueueCreateMutex+0x9c>)
  405090:	47a0      	blx	r4
		else
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
  405092:	68fb      	ldr	r3, [r7, #12]
  405094:	2b00      	cmp	r3, #0
  405096:	d103      	bne.n	4050a0 <xQueueCreateMutex+0x88>
  405098:	4b07      	ldr	r3, [pc, #28]	; (4050b8 <xQueueCreateMutex+0xa0>)
  40509a:	4798      	blx	r3
  40509c:	bf00      	nop
  40509e:	e7fd      	b.n	40509c <xQueueCreateMutex+0x84>
		return pxNewQueue;
  4050a0:	68fb      	ldr	r3, [r7, #12]
	}
  4050a2:	4618      	mov	r0, r3
  4050a4:	3714      	adds	r7, #20
  4050a6:	46bd      	mov	sp, r7
  4050a8:	bd90      	pop	{r4, r7, pc}
  4050aa:	bf00      	nop
  4050ac:	00404c05 	.word	0x00404c05
  4050b0:	00404821 	.word	0x00404821
  4050b4:	00405101 	.word	0x00405101
  4050b8:	00404b51 	.word	0x00404b51

004050bc <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if configUSE_COUNTING_SEMAPHORES == 1

	xQueueHandle xQueueCreateCountingSemaphore( unsigned portBASE_TYPE uxCountValue, unsigned portBASE_TYPE uxInitialCount )
	{
  4050bc:	b580      	push	{r7, lr}
  4050be:	b084      	sub	sp, #16
  4050c0:	af00      	add	r7, sp, #0
  4050c2:	6078      	str	r0, [r7, #4]
  4050c4:	6039      	str	r1, [r7, #0]
	xQueueHandle pxHandle;

		pxHandle = xQueueGenericCreate( ( unsigned portBASE_TYPE ) uxCountValue, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
  4050c6:	6878      	ldr	r0, [r7, #4]
  4050c8:	2100      	movs	r1, #0
  4050ca:	2202      	movs	r2, #2
  4050cc:	4b0a      	ldr	r3, [pc, #40]	; (4050f8 <xQueueCreateCountingSemaphore+0x3c>)
  4050ce:	4798      	blx	r3
  4050d0:	60f8      	str	r0, [r7, #12]

		if( pxHandle != NULL )
  4050d2:	68fb      	ldr	r3, [r7, #12]
  4050d4:	2b00      	cmp	r3, #0
  4050d6:	d002      	beq.n	4050de <xQueueCreateCountingSemaphore+0x22>
		{
			pxHandle->uxMessagesWaiting = uxInitialCount;
  4050d8:	68fb      	ldr	r3, [r7, #12]
  4050da:	683a      	ldr	r2, [r7, #0]
  4050dc:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( pxHandle );
  4050de:	68fb      	ldr	r3, [r7, #12]
  4050e0:	2b00      	cmp	r3, #0
  4050e2:	d103      	bne.n	4050ec <xQueueCreateCountingSemaphore+0x30>
  4050e4:	4b05      	ldr	r3, [pc, #20]	; (4050fc <xQueueCreateCountingSemaphore+0x40>)
  4050e6:	4798      	blx	r3
  4050e8:	bf00      	nop
  4050ea:	e7fd      	b.n	4050e8 <xQueueCreateCountingSemaphore+0x2c>
		return pxHandle;
  4050ec:	68fb      	ldr	r3, [r7, #12]
	}
  4050ee:	4618      	mov	r0, r3
  4050f0:	3710      	adds	r7, #16
  4050f2:	46bd      	mov	sp, r7
  4050f4:	bd80      	pop	{r7, pc}
  4050f6:	bf00      	nop
  4050f8:	00404f81 	.word	0x00404f81
  4050fc:	00404b51 	.word	0x00404b51

00405100 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  405100:	b580      	push	{r7, lr}
  405102:	b088      	sub	sp, #32
  405104:	af00      	add	r7, sp, #0
  405106:	60f8      	str	r0, [r7, #12]
  405108:	60b9      	str	r1, [r7, #8]
  40510a:	607a      	str	r2, [r7, #4]
  40510c:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  40510e:	2300      	movs	r3, #0
  405110:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  405112:	68fb      	ldr	r3, [r7, #12]
  405114:	2b00      	cmp	r3, #0
  405116:	d103      	bne.n	405120 <xQueueGenericSend+0x20>
  405118:	4b48      	ldr	r3, [pc, #288]	; (40523c <xQueueGenericSend+0x13c>)
  40511a:	4798      	blx	r3
  40511c:	bf00      	nop
  40511e:	e7fd      	b.n	40511c <xQueueGenericSend+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  405120:	68bb      	ldr	r3, [r7, #8]
  405122:	2b00      	cmp	r3, #0
  405124:	d103      	bne.n	40512e <xQueueGenericSend+0x2e>
  405126:	68fb      	ldr	r3, [r7, #12]
  405128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40512a:	2b00      	cmp	r3, #0
  40512c:	d101      	bne.n	405132 <xQueueGenericSend+0x32>
  40512e:	2301      	movs	r3, #1
  405130:	e000      	b.n	405134 <xQueueGenericSend+0x34>
  405132:	2300      	movs	r3, #0
  405134:	2b00      	cmp	r3, #0
  405136:	d103      	bne.n	405140 <xQueueGenericSend+0x40>
  405138:	4b40      	ldr	r3, [pc, #256]	; (40523c <xQueueGenericSend+0x13c>)
  40513a:	4798      	blx	r3
  40513c:	bf00      	nop
  40513e:	e7fd      	b.n	40513c <xQueueGenericSend+0x3c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  405140:	4b3f      	ldr	r3, [pc, #252]	; (405240 <xQueueGenericSend+0x140>)
  405142:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  405144:	68fb      	ldr	r3, [r7, #12]
  405146:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405148:	68fb      	ldr	r3, [r7, #12]
  40514a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40514c:	429a      	cmp	r2, r3
  40514e:	d216      	bcs.n	40517e <xQueueGenericSend+0x7e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  405150:	68f8      	ldr	r0, [r7, #12]
  405152:	68b9      	ldr	r1, [r7, #8]
  405154:	683a      	ldr	r2, [r7, #0]
  405156:	4b3b      	ldr	r3, [pc, #236]	; (405244 <xQueueGenericSend+0x144>)
  405158:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40515a:	68fb      	ldr	r3, [r7, #12]
  40515c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40515e:	2b00      	cmp	r3, #0
  405160:	d009      	beq.n	405176 <xQueueGenericSend+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  405162:	68fb      	ldr	r3, [r7, #12]
  405164:	3324      	adds	r3, #36	; 0x24
  405166:	4618      	mov	r0, r3
  405168:	4b37      	ldr	r3, [pc, #220]	; (405248 <xQueueGenericSend+0x148>)
  40516a:	4798      	blx	r3
  40516c:	4603      	mov	r3, r0
  40516e:	2b01      	cmp	r3, #1
  405170:	d101      	bne.n	405176 <xQueueGenericSend+0x76>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  405172:	4b36      	ldr	r3, [pc, #216]	; (40524c <xQueueGenericSend+0x14c>)
  405174:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  405176:	4b36      	ldr	r3, [pc, #216]	; (405250 <xQueueGenericSend+0x150>)
  405178:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  40517a:	2301      	movs	r3, #1
  40517c:	e059      	b.n	405232 <xQueueGenericSend+0x132>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  40517e:	687b      	ldr	r3, [r7, #4]
  405180:	2b00      	cmp	r3, #0
  405182:	d103      	bne.n	40518c <xQueueGenericSend+0x8c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  405184:	4b32      	ldr	r3, [pc, #200]	; (405250 <xQueueGenericSend+0x150>)
  405186:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  405188:	2300      	movs	r3, #0
  40518a:	e052      	b.n	405232 <xQueueGenericSend+0x132>
				}
				else if( xEntryTimeSet == pdFALSE )
  40518c:	69fb      	ldr	r3, [r7, #28]
  40518e:	2b00      	cmp	r3, #0
  405190:	d106      	bne.n	4051a0 <xQueueGenericSend+0xa0>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  405192:	f107 0314 	add.w	r3, r7, #20
  405196:	4618      	mov	r0, r3
  405198:	4b2e      	ldr	r3, [pc, #184]	; (405254 <xQueueGenericSend+0x154>)
  40519a:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  40519c:	2301      	movs	r3, #1
  40519e:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  4051a0:	4b2b      	ldr	r3, [pc, #172]	; (405250 <xQueueGenericSend+0x150>)
  4051a2:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  4051a4:	4b2c      	ldr	r3, [pc, #176]	; (405258 <xQueueGenericSend+0x158>)
  4051a6:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4051a8:	4b25      	ldr	r3, [pc, #148]	; (405240 <xQueueGenericSend+0x140>)
  4051aa:	4798      	blx	r3
  4051ac:	68fb      	ldr	r3, [r7, #12]
  4051ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4051b0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4051b4:	d102      	bne.n	4051bc <xQueueGenericSend+0xbc>
  4051b6:	68fb      	ldr	r3, [r7, #12]
  4051b8:	2200      	movs	r2, #0
  4051ba:	645a      	str	r2, [r3, #68]	; 0x44
  4051bc:	68fb      	ldr	r3, [r7, #12]
  4051be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4051c0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4051c4:	d102      	bne.n	4051cc <xQueueGenericSend+0xcc>
  4051c6:	68fb      	ldr	r3, [r7, #12]
  4051c8:	2200      	movs	r2, #0
  4051ca:	649a      	str	r2, [r3, #72]	; 0x48
  4051cc:	4b20      	ldr	r3, [pc, #128]	; (405250 <xQueueGenericSend+0x150>)
  4051ce:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4051d0:	f107 0214 	add.w	r2, r7, #20
  4051d4:	1d3b      	adds	r3, r7, #4
  4051d6:	4610      	mov	r0, r2
  4051d8:	4619      	mov	r1, r3
  4051da:	4b20      	ldr	r3, [pc, #128]	; (40525c <xQueueGenericSend+0x15c>)
  4051dc:	4798      	blx	r3
  4051de:	4603      	mov	r3, r0
  4051e0:	2b00      	cmp	r3, #0
  4051e2:	d11e      	bne.n	405222 <xQueueGenericSend+0x122>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  4051e4:	68f8      	ldr	r0, [r7, #12]
  4051e6:	4b1e      	ldr	r3, [pc, #120]	; (405260 <xQueueGenericSend+0x160>)
  4051e8:	4798      	blx	r3
  4051ea:	4603      	mov	r3, r0
  4051ec:	2b00      	cmp	r3, #0
  4051ee:	d012      	beq.n	405216 <xQueueGenericSend+0x116>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  4051f0:	68fb      	ldr	r3, [r7, #12]
  4051f2:	f103 0210 	add.w	r2, r3, #16
  4051f6:	687b      	ldr	r3, [r7, #4]
  4051f8:	4610      	mov	r0, r2
  4051fa:	4619      	mov	r1, r3
  4051fc:	4b19      	ldr	r3, [pc, #100]	; (405264 <xQueueGenericSend+0x164>)
  4051fe:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  405200:	68f8      	ldr	r0, [r7, #12]
  405202:	4b19      	ldr	r3, [pc, #100]	; (405268 <xQueueGenericSend+0x168>)
  405204:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  405206:	4b19      	ldr	r3, [pc, #100]	; (40526c <xQueueGenericSend+0x16c>)
  405208:	4798      	blx	r3
  40520a:	4603      	mov	r3, r0
  40520c:	2b00      	cmp	r3, #0
  40520e:	d10f      	bne.n	405230 <xQueueGenericSend+0x130>
				{
					portYIELD_WITHIN_API();
  405210:	4b0e      	ldr	r3, [pc, #56]	; (40524c <xQueueGenericSend+0x14c>)
  405212:	4798      	blx	r3
  405214:	e00c      	b.n	405230 <xQueueGenericSend+0x130>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  405216:	68f8      	ldr	r0, [r7, #12]
  405218:	4b13      	ldr	r3, [pc, #76]	; (405268 <xQueueGenericSend+0x168>)
  40521a:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40521c:	4b13      	ldr	r3, [pc, #76]	; (40526c <xQueueGenericSend+0x16c>)
  40521e:	4798      	blx	r3
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
  405220:	e78e      	b.n	405140 <xQueueGenericSend+0x40>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  405222:	68f8      	ldr	r0, [r7, #12]
  405224:	4b10      	ldr	r3, [pc, #64]	; (405268 <xQueueGenericSend+0x168>)
  405226:	4798      	blx	r3
			( void ) xTaskResumeAll();
  405228:	4b10      	ldr	r3, [pc, #64]	; (40526c <xQueueGenericSend+0x16c>)
  40522a:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  40522c:	2300      	movs	r3, #0
  40522e:	e000      	b.n	405232 <xQueueGenericSend+0x132>
		}
	}
  405230:	e786      	b.n	405140 <xQueueGenericSend+0x40>
}
  405232:	4618      	mov	r0, r3
  405234:	3720      	adds	r7, #32
  405236:	46bd      	mov	sp, r7
  405238:	bd80      	pop	{r7, pc}
  40523a:	bf00      	nop
  40523c:	00404b51 	.word	0x00404b51
  405240:	00404b0d 	.word	0x00404b0d
  405244:	00405505 	.word	0x00405505
  405248:	00405f4d 	.word	0x00405f4d
  40524c:	00404af5 	.word	0x00404af5
  405250:	00404b29 	.word	0x00404b29
  405254:	00406009 	.word	0x00406009
  405258:	00405add 	.word	0x00405add
  40525c:	00406041 	.word	0x00406041
  405260:	004056f1 	.word	0x004056f1
  405264:	00405e6d 	.word	0x00405e6d
  405268:	00405615 	.word	0x00405615
  40526c:	00405af9 	.word	0x00405af9

00405270 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  405270:	b580      	push	{r7, lr}
  405272:	b086      	sub	sp, #24
  405274:	af00      	add	r7, sp, #0
  405276:	60f8      	str	r0, [r7, #12]
  405278:	60b9      	str	r1, [r7, #8]
  40527a:	607a      	str	r2, [r7, #4]
  40527c:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  40527e:	68fb      	ldr	r3, [r7, #12]
  405280:	2b00      	cmp	r3, #0
  405282:	d103      	bne.n	40528c <xQueueGenericSendFromISR+0x1c>
  405284:	4b25      	ldr	r3, [pc, #148]	; (40531c <xQueueGenericSendFromISR+0xac>)
  405286:	4798      	blx	r3
  405288:	bf00      	nop
  40528a:	e7fd      	b.n	405288 <xQueueGenericSendFromISR+0x18>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  40528c:	68bb      	ldr	r3, [r7, #8]
  40528e:	2b00      	cmp	r3, #0
  405290:	d103      	bne.n	40529a <xQueueGenericSendFromISR+0x2a>
  405292:	68fb      	ldr	r3, [r7, #12]
  405294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405296:	2b00      	cmp	r3, #0
  405298:	d101      	bne.n	40529e <xQueueGenericSendFromISR+0x2e>
  40529a:	2301      	movs	r3, #1
  40529c:	e000      	b.n	4052a0 <xQueueGenericSendFromISR+0x30>
  40529e:	2300      	movs	r3, #0
  4052a0:	2b00      	cmp	r3, #0
  4052a2:	d103      	bne.n	4052ac <xQueueGenericSendFromISR+0x3c>
  4052a4:	4b1d      	ldr	r3, [pc, #116]	; (40531c <xQueueGenericSendFromISR+0xac>)
  4052a6:	4798      	blx	r3
  4052a8:	bf00      	nop
  4052aa:	e7fd      	b.n	4052a8 <xQueueGenericSendFromISR+0x38>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  4052ac:	4b1b      	ldr	r3, [pc, #108]	; (40531c <xQueueGenericSendFromISR+0xac>)
  4052ae:	4798      	blx	r3
  4052b0:	6138      	str	r0, [r7, #16]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4052b2:	68fb      	ldr	r3, [r7, #12]
  4052b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4052b6:	68fb      	ldr	r3, [r7, #12]
  4052b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4052ba:	429a      	cmp	r2, r3
  4052bc:	d224      	bcs.n	405308 <xQueueGenericSendFromISR+0x98>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4052be:	68f8      	ldr	r0, [r7, #12]
  4052c0:	68b9      	ldr	r1, [r7, #8]
  4052c2:	683a      	ldr	r2, [r7, #0]
  4052c4:	4b16      	ldr	r3, [pc, #88]	; (405320 <xQueueGenericSendFromISR+0xb0>)
  4052c6:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  4052c8:	68fb      	ldr	r3, [r7, #12]
  4052ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4052cc:	f1b3 3fff 	cmp.w	r3, #4294967295
  4052d0:	d112      	bne.n	4052f8 <xQueueGenericSendFromISR+0x88>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4052d2:	68fb      	ldr	r3, [r7, #12]
  4052d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4052d6:	2b00      	cmp	r3, #0
  4052d8:	d013      	beq.n	405302 <xQueueGenericSendFromISR+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4052da:	68fb      	ldr	r3, [r7, #12]
  4052dc:	3324      	adds	r3, #36	; 0x24
  4052de:	4618      	mov	r0, r3
  4052e0:	4b10      	ldr	r3, [pc, #64]	; (405324 <xQueueGenericSendFromISR+0xb4>)
  4052e2:	4798      	blx	r3
  4052e4:	4603      	mov	r3, r0
  4052e6:	2b00      	cmp	r3, #0
  4052e8:	d00b      	beq.n	405302 <xQueueGenericSendFromISR+0x92>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  4052ea:	687b      	ldr	r3, [r7, #4]
  4052ec:	2b00      	cmp	r3, #0
  4052ee:	d008      	beq.n	405302 <xQueueGenericSendFromISR+0x92>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  4052f0:	687b      	ldr	r3, [r7, #4]
  4052f2:	2201      	movs	r2, #1
  4052f4:	601a      	str	r2, [r3, #0]
  4052f6:	e004      	b.n	405302 <xQueueGenericSendFromISR+0x92>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  4052f8:	68fb      	ldr	r3, [r7, #12]
  4052fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4052fc:	1c5a      	adds	r2, r3, #1
  4052fe:	68fb      	ldr	r3, [r7, #12]
  405300:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  405302:	2301      	movs	r3, #1
  405304:	617b      	str	r3, [r7, #20]
  405306:	e001      	b.n	40530c <xQueueGenericSendFromISR+0x9c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  405308:	2300      	movs	r3, #0
  40530a:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  40530c:	6938      	ldr	r0, [r7, #16]
  40530e:	4b06      	ldr	r3, [pc, #24]	; (405328 <xQueueGenericSendFromISR+0xb8>)
  405310:	4798      	blx	r3

	return xReturn;
  405312:	697b      	ldr	r3, [r7, #20]
}
  405314:	4618      	mov	r0, r3
  405316:	3718      	adds	r7, #24
  405318:	46bd      	mov	sp, r7
  40531a:	bd80      	pop	{r7, pc}
  40531c:	00404b51 	.word	0x00404b51
  405320:	00405505 	.word	0x00405505
  405324:	00405f4d 	.word	0x00405f4d
  405328:	00404b65 	.word	0x00404b65

0040532c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  40532c:	b580      	push	{r7, lr}
  40532e:	b088      	sub	sp, #32
  405330:	af00      	add	r7, sp, #0
  405332:	60f8      	str	r0, [r7, #12]
  405334:	60b9      	str	r1, [r7, #8]
  405336:	607a      	str	r2, [r7, #4]
  405338:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  40533a:	2300      	movs	r3, #0
  40533c:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  40533e:	68fb      	ldr	r3, [r7, #12]
  405340:	2b00      	cmp	r3, #0
  405342:	d103      	bne.n	40534c <xQueueGenericReceive+0x20>
  405344:	4b60      	ldr	r3, [pc, #384]	; (4054c8 <xQueueGenericReceive+0x19c>)
  405346:	4798      	blx	r3
  405348:	bf00      	nop
  40534a:	e7fd      	b.n	405348 <xQueueGenericReceive+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  40534c:	68bb      	ldr	r3, [r7, #8]
  40534e:	2b00      	cmp	r3, #0
  405350:	d103      	bne.n	40535a <xQueueGenericReceive+0x2e>
  405352:	68fb      	ldr	r3, [r7, #12]
  405354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405356:	2b00      	cmp	r3, #0
  405358:	d101      	bne.n	40535e <xQueueGenericReceive+0x32>
  40535a:	2301      	movs	r3, #1
  40535c:	e000      	b.n	405360 <xQueueGenericReceive+0x34>
  40535e:	2300      	movs	r3, #0
  405360:	2b00      	cmp	r3, #0
  405362:	d103      	bne.n	40536c <xQueueGenericReceive+0x40>
  405364:	4b58      	ldr	r3, [pc, #352]	; (4054c8 <xQueueGenericReceive+0x19c>)
  405366:	4798      	blx	r3
  405368:	bf00      	nop
  40536a:	e7fd      	b.n	405368 <xQueueGenericReceive+0x3c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  40536c:	4b57      	ldr	r3, [pc, #348]	; (4054cc <xQueueGenericReceive+0x1a0>)
  40536e:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  405370:	68fb      	ldr	r3, [r7, #12]
  405372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405374:	2b00      	cmp	r3, #0
  405376:	d03b      	beq.n	4053f0 <xQueueGenericReceive+0xc4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  405378:	68fb      	ldr	r3, [r7, #12]
  40537a:	68db      	ldr	r3, [r3, #12]
  40537c:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  40537e:	68f8      	ldr	r0, [r7, #12]
  405380:	68b9      	ldr	r1, [r7, #8]
  405382:	4b53      	ldr	r3, [pc, #332]	; (4054d0 <xQueueGenericReceive+0x1a4>)
  405384:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  405386:	683b      	ldr	r3, [r7, #0]
  405388:	2b00      	cmp	r3, #0
  40538a:	d11c      	bne.n	4053c6 <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  40538c:	68fb      	ldr	r3, [r7, #12]
  40538e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405390:	1e5a      	subs	r2, r3, #1
  405392:	68fb      	ldr	r3, [r7, #12]
  405394:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  405396:	68fb      	ldr	r3, [r7, #12]
  405398:	681b      	ldr	r3, [r3, #0]
  40539a:	2b00      	cmp	r3, #0
  40539c:	d104      	bne.n	4053a8 <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  40539e:	4b4d      	ldr	r3, [pc, #308]	; (4054d4 <xQueueGenericReceive+0x1a8>)
  4053a0:	4798      	blx	r3
  4053a2:	4602      	mov	r2, r0
  4053a4:	68fb      	ldr	r3, [r7, #12]
  4053a6:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4053a8:	68fb      	ldr	r3, [r7, #12]
  4053aa:	691b      	ldr	r3, [r3, #16]
  4053ac:	2b00      	cmp	r3, #0
  4053ae:	d01b      	beq.n	4053e8 <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4053b0:	68fb      	ldr	r3, [r7, #12]
  4053b2:	3310      	adds	r3, #16
  4053b4:	4618      	mov	r0, r3
  4053b6:	4b48      	ldr	r3, [pc, #288]	; (4054d8 <xQueueGenericReceive+0x1ac>)
  4053b8:	4798      	blx	r3
  4053ba:	4603      	mov	r3, r0
  4053bc:	2b01      	cmp	r3, #1
  4053be:	d113      	bne.n	4053e8 <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
  4053c0:	4b46      	ldr	r3, [pc, #280]	; (4054dc <xQueueGenericReceive+0x1b0>)
  4053c2:	4798      	blx	r3
  4053c4:	e010      	b.n	4053e8 <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  4053c6:	68fb      	ldr	r3, [r7, #12]
  4053c8:	69ba      	ldr	r2, [r7, #24]
  4053ca:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4053cc:	68fb      	ldr	r3, [r7, #12]
  4053ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4053d0:	2b00      	cmp	r3, #0
  4053d2:	d009      	beq.n	4053e8 <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4053d4:	68fb      	ldr	r3, [r7, #12]
  4053d6:	3324      	adds	r3, #36	; 0x24
  4053d8:	4618      	mov	r0, r3
  4053da:	4b3f      	ldr	r3, [pc, #252]	; (4054d8 <xQueueGenericReceive+0x1ac>)
  4053dc:	4798      	blx	r3
  4053de:	4603      	mov	r3, r0
  4053e0:	2b00      	cmp	r3, #0
  4053e2:	d001      	beq.n	4053e8 <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  4053e4:	4b3d      	ldr	r3, [pc, #244]	; (4054dc <xQueueGenericReceive+0x1b0>)
  4053e6:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  4053e8:	4b3d      	ldr	r3, [pc, #244]	; (4054e0 <xQueueGenericReceive+0x1b4>)
  4053ea:	4798      	blx	r3
				return pdPASS;
  4053ec:	2301      	movs	r3, #1
  4053ee:	e066      	b.n	4054be <xQueueGenericReceive+0x192>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  4053f0:	687b      	ldr	r3, [r7, #4]
  4053f2:	2b00      	cmp	r3, #0
  4053f4:	d103      	bne.n	4053fe <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  4053f6:	4b3a      	ldr	r3, [pc, #232]	; (4054e0 <xQueueGenericReceive+0x1b4>)
  4053f8:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  4053fa:	2300      	movs	r3, #0
  4053fc:	e05f      	b.n	4054be <xQueueGenericReceive+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
  4053fe:	69fb      	ldr	r3, [r7, #28]
  405400:	2b00      	cmp	r3, #0
  405402:	d106      	bne.n	405412 <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  405404:	f107 0310 	add.w	r3, r7, #16
  405408:	4618      	mov	r0, r3
  40540a:	4b36      	ldr	r3, [pc, #216]	; (4054e4 <xQueueGenericReceive+0x1b8>)
  40540c:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  40540e:	2301      	movs	r3, #1
  405410:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  405412:	4b33      	ldr	r3, [pc, #204]	; (4054e0 <xQueueGenericReceive+0x1b4>)
  405414:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  405416:	4b34      	ldr	r3, [pc, #208]	; (4054e8 <xQueueGenericReceive+0x1bc>)
  405418:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40541a:	4b2c      	ldr	r3, [pc, #176]	; (4054cc <xQueueGenericReceive+0x1a0>)
  40541c:	4798      	blx	r3
  40541e:	68fb      	ldr	r3, [r7, #12]
  405420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  405422:	f1b3 3fff 	cmp.w	r3, #4294967295
  405426:	d102      	bne.n	40542e <xQueueGenericReceive+0x102>
  405428:	68fb      	ldr	r3, [r7, #12]
  40542a:	2200      	movs	r2, #0
  40542c:	645a      	str	r2, [r3, #68]	; 0x44
  40542e:	68fb      	ldr	r3, [r7, #12]
  405430:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405432:	f1b3 3fff 	cmp.w	r3, #4294967295
  405436:	d102      	bne.n	40543e <xQueueGenericReceive+0x112>
  405438:	68fb      	ldr	r3, [r7, #12]
  40543a:	2200      	movs	r2, #0
  40543c:	649a      	str	r2, [r3, #72]	; 0x48
  40543e:	4b28      	ldr	r3, [pc, #160]	; (4054e0 <xQueueGenericReceive+0x1b4>)
  405440:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  405442:	f107 0210 	add.w	r2, r7, #16
  405446:	1d3b      	adds	r3, r7, #4
  405448:	4610      	mov	r0, r2
  40544a:	4619      	mov	r1, r3
  40544c:	4b27      	ldr	r3, [pc, #156]	; (4054ec <xQueueGenericReceive+0x1c0>)
  40544e:	4798      	blx	r3
  405450:	4603      	mov	r3, r0
  405452:	2b00      	cmp	r3, #0
  405454:	d12b      	bne.n	4054ae <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  405456:	68f8      	ldr	r0, [r7, #12]
  405458:	4b25      	ldr	r3, [pc, #148]	; (4054f0 <xQueueGenericReceive+0x1c4>)
  40545a:	4798      	blx	r3
  40545c:	4603      	mov	r3, r0
  40545e:	2b00      	cmp	r3, #0
  405460:	d01f      	beq.n	4054a2 <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  405462:	68fb      	ldr	r3, [r7, #12]
  405464:	681b      	ldr	r3, [r3, #0]
  405466:	2b00      	cmp	r3, #0
  405468:	d108      	bne.n	40547c <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
  40546a:	4b18      	ldr	r3, [pc, #96]	; (4054cc <xQueueGenericReceive+0x1a0>)
  40546c:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  40546e:	68fb      	ldr	r3, [r7, #12]
  405470:	685b      	ldr	r3, [r3, #4]
  405472:	4618      	mov	r0, r3
  405474:	4b1f      	ldr	r3, [pc, #124]	; (4054f4 <xQueueGenericReceive+0x1c8>)
  405476:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  405478:	4b19      	ldr	r3, [pc, #100]	; (4054e0 <xQueueGenericReceive+0x1b4>)
  40547a:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  40547c:	68fb      	ldr	r3, [r7, #12]
  40547e:	f103 0224 	add.w	r2, r3, #36	; 0x24
  405482:	687b      	ldr	r3, [r7, #4]
  405484:	4610      	mov	r0, r2
  405486:	4619      	mov	r1, r3
  405488:	4b1b      	ldr	r3, [pc, #108]	; (4054f8 <xQueueGenericReceive+0x1cc>)
  40548a:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  40548c:	68f8      	ldr	r0, [r7, #12]
  40548e:	4b1b      	ldr	r3, [pc, #108]	; (4054fc <xQueueGenericReceive+0x1d0>)
  405490:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  405492:	4b1b      	ldr	r3, [pc, #108]	; (405500 <xQueueGenericReceive+0x1d4>)
  405494:	4798      	blx	r3
  405496:	4603      	mov	r3, r0
  405498:	2b00      	cmp	r3, #0
  40549a:	d10f      	bne.n	4054bc <xQueueGenericReceive+0x190>
				{
					portYIELD_WITHIN_API();
  40549c:	4b0f      	ldr	r3, [pc, #60]	; (4054dc <xQueueGenericReceive+0x1b0>)
  40549e:	4798      	blx	r3
  4054a0:	e00c      	b.n	4054bc <xQueueGenericReceive+0x190>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4054a2:	68f8      	ldr	r0, [r7, #12]
  4054a4:	4b15      	ldr	r3, [pc, #84]	; (4054fc <xQueueGenericReceive+0x1d0>)
  4054a6:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4054a8:	4b15      	ldr	r3, [pc, #84]	; (405500 <xQueueGenericReceive+0x1d4>)
  4054aa:	4798      	blx	r3
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
  4054ac:	e75e      	b.n	40536c <xQueueGenericReceive+0x40>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  4054ae:	68f8      	ldr	r0, [r7, #12]
  4054b0:	4b12      	ldr	r3, [pc, #72]	; (4054fc <xQueueGenericReceive+0x1d0>)
  4054b2:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4054b4:	4b12      	ldr	r3, [pc, #72]	; (405500 <xQueueGenericReceive+0x1d4>)
  4054b6:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  4054b8:	2300      	movs	r3, #0
  4054ba:	e000      	b.n	4054be <xQueueGenericReceive+0x192>
		}
	}
  4054bc:	e756      	b.n	40536c <xQueueGenericReceive+0x40>
}
  4054be:	4618      	mov	r0, r3
  4054c0:	3720      	adds	r7, #32
  4054c2:	46bd      	mov	sp, r7
  4054c4:	bd80      	pop	{r7, pc}
  4054c6:	bf00      	nop
  4054c8:	00404b51 	.word	0x00404b51
  4054cc:	00404b0d 	.word	0x00404b0d
  4054d0:	004055c5 	.word	0x004055c5
  4054d4:	004063c1 	.word	0x004063c1
  4054d8:	00405f4d 	.word	0x00405f4d
  4054dc:	00404af5 	.word	0x00404af5
  4054e0:	00404b29 	.word	0x00404b29
  4054e4:	00406009 	.word	0x00406009
  4054e8:	00405add 	.word	0x00405add
  4054ec:	00406041 	.word	0x00406041
  4054f0:	004056bd 	.word	0x004056bd
  4054f4:	0040641d 	.word	0x0040641d
  4054f8:	00405e6d 	.word	0x00405e6d
  4054fc:	00405615 	.word	0x00405615
  405500:	00405af9 	.word	0x00405af9

00405504 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  405504:	b580      	push	{r7, lr}
  405506:	b084      	sub	sp, #16
  405508:	af00      	add	r7, sp, #0
  40550a:	60f8      	str	r0, [r7, #12]
  40550c:	60b9      	str	r1, [r7, #8]
  40550e:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  405510:	68fb      	ldr	r3, [r7, #12]
  405512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405514:	2b00      	cmp	r3, #0
  405516:	d10c      	bne.n	405532 <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  405518:	68fb      	ldr	r3, [r7, #12]
  40551a:	681b      	ldr	r3, [r3, #0]
  40551c:	2b00      	cmp	r3, #0
  40551e:	d145      	bne.n	4055ac <prvCopyDataToQueue+0xa8>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  405520:	68fb      	ldr	r3, [r7, #12]
  405522:	685b      	ldr	r3, [r3, #4]
  405524:	4618      	mov	r0, r3
  405526:	4b25      	ldr	r3, [pc, #148]	; (4055bc <prvCopyDataToQueue+0xb8>)
  405528:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40552a:	68fb      	ldr	r3, [r7, #12]
  40552c:	2200      	movs	r2, #0
  40552e:	605a      	str	r2, [r3, #4]
  405530:	e03c      	b.n	4055ac <prvCopyDataToQueue+0xa8>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  405532:	687b      	ldr	r3, [r7, #4]
  405534:	2b00      	cmp	r3, #0
  405536:	d11a      	bne.n	40556e <prvCopyDataToQueue+0x6a>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  405538:	68fb      	ldr	r3, [r7, #12]
  40553a:	689a      	ldr	r2, [r3, #8]
  40553c:	68fb      	ldr	r3, [r7, #12]
  40553e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405540:	4610      	mov	r0, r2
  405542:	68b9      	ldr	r1, [r7, #8]
  405544:	461a      	mov	r2, r3
  405546:	4b1e      	ldr	r3, [pc, #120]	; (4055c0 <prvCopyDataToQueue+0xbc>)
  405548:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40554a:	68fb      	ldr	r3, [r7, #12]
  40554c:	689a      	ldr	r2, [r3, #8]
  40554e:	68fb      	ldr	r3, [r7, #12]
  405550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405552:	441a      	add	r2, r3
  405554:	68fb      	ldr	r3, [r7, #12]
  405556:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  405558:	68fb      	ldr	r3, [r7, #12]
  40555a:	689a      	ldr	r2, [r3, #8]
  40555c:	68fb      	ldr	r3, [r7, #12]
  40555e:	685b      	ldr	r3, [r3, #4]
  405560:	429a      	cmp	r2, r3
  405562:	d323      	bcc.n	4055ac <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  405564:	68fb      	ldr	r3, [r7, #12]
  405566:	681a      	ldr	r2, [r3, #0]
  405568:	68fb      	ldr	r3, [r7, #12]
  40556a:	609a      	str	r2, [r3, #8]
  40556c:	e01e      	b.n	4055ac <prvCopyDataToQueue+0xa8>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  40556e:	68fb      	ldr	r3, [r7, #12]
  405570:	68da      	ldr	r2, [r3, #12]
  405572:	68fb      	ldr	r3, [r7, #12]
  405574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405576:	4610      	mov	r0, r2
  405578:	68b9      	ldr	r1, [r7, #8]
  40557a:	461a      	mov	r2, r3
  40557c:	4b10      	ldr	r3, [pc, #64]	; (4055c0 <prvCopyDataToQueue+0xbc>)
  40557e:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  405580:	68fb      	ldr	r3, [r7, #12]
  405582:	68da      	ldr	r2, [r3, #12]
  405584:	68fb      	ldr	r3, [r7, #12]
  405586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405588:	425b      	negs	r3, r3
  40558a:	441a      	add	r2, r3
  40558c:	68fb      	ldr	r3, [r7, #12]
  40558e:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  405590:	68fb      	ldr	r3, [r7, #12]
  405592:	68da      	ldr	r2, [r3, #12]
  405594:	68fb      	ldr	r3, [r7, #12]
  405596:	681b      	ldr	r3, [r3, #0]
  405598:	429a      	cmp	r2, r3
  40559a:	d207      	bcs.n	4055ac <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  40559c:	68fb      	ldr	r3, [r7, #12]
  40559e:	685a      	ldr	r2, [r3, #4]
  4055a0:	68fb      	ldr	r3, [r7, #12]
  4055a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4055a4:	425b      	negs	r3, r3
  4055a6:	441a      	add	r2, r3
  4055a8:	68fb      	ldr	r3, [r7, #12]
  4055aa:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4055ac:	68fb      	ldr	r3, [r7, #12]
  4055ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4055b0:	1c5a      	adds	r2, r3, #1
  4055b2:	68fb      	ldr	r3, [r7, #12]
  4055b4:	639a      	str	r2, [r3, #56]	; 0x38
}
  4055b6:	3710      	adds	r7, #16
  4055b8:	46bd      	mov	sp, r7
  4055ba:	bd80      	pop	{r7, pc}
  4055bc:	004064cd 	.word	0x004064cd
  4055c0:	00408481 	.word	0x00408481

004055c4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  4055c4:	b580      	push	{r7, lr}
  4055c6:	b082      	sub	sp, #8
  4055c8:	af00      	add	r7, sp, #0
  4055ca:	6078      	str	r0, [r7, #4]
  4055cc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  4055ce:	687b      	ldr	r3, [r7, #4]
  4055d0:	681b      	ldr	r3, [r3, #0]
  4055d2:	2b00      	cmp	r3, #0
  4055d4:	d019      	beq.n	40560a <prvCopyDataFromQueue+0x46>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  4055d6:	687b      	ldr	r3, [r7, #4]
  4055d8:	68da      	ldr	r2, [r3, #12]
  4055da:	687b      	ldr	r3, [r7, #4]
  4055dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4055de:	441a      	add	r2, r3
  4055e0:	687b      	ldr	r3, [r7, #4]
  4055e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  4055e4:	687b      	ldr	r3, [r7, #4]
  4055e6:	68da      	ldr	r2, [r3, #12]
  4055e8:	687b      	ldr	r3, [r7, #4]
  4055ea:	685b      	ldr	r3, [r3, #4]
  4055ec:	429a      	cmp	r2, r3
  4055ee:	d303      	bcc.n	4055f8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  4055f0:	687b      	ldr	r3, [r7, #4]
  4055f2:	681a      	ldr	r2, [r3, #0]
  4055f4:	687b      	ldr	r3, [r7, #4]
  4055f6:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  4055f8:	687b      	ldr	r3, [r7, #4]
  4055fa:	68da      	ldr	r2, [r3, #12]
  4055fc:	687b      	ldr	r3, [r7, #4]
  4055fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405600:	6838      	ldr	r0, [r7, #0]
  405602:	4611      	mov	r1, r2
  405604:	461a      	mov	r2, r3
  405606:	4b02      	ldr	r3, [pc, #8]	; (405610 <prvCopyDataFromQueue+0x4c>)
  405608:	4798      	blx	r3
	}
}
  40560a:	3708      	adds	r7, #8
  40560c:	46bd      	mov	sp, r7
  40560e:	bd80      	pop	{r7, pc}
  405610:	00408481 	.word	0x00408481

00405614 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  405614:	b580      	push	{r7, lr}
  405616:	b082      	sub	sp, #8
  405618:	af00      	add	r7, sp, #0
  40561a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  40561c:	4b23      	ldr	r3, [pc, #140]	; (4056ac <prvUnlockQueue+0x98>)
  40561e:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  405620:	e014      	b.n	40564c <prvUnlockQueue+0x38>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  405622:	687b      	ldr	r3, [r7, #4]
  405624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  405626:	2b00      	cmp	r3, #0
  405628:	d00f      	beq.n	40564a <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40562a:	687b      	ldr	r3, [r7, #4]
  40562c:	3324      	adds	r3, #36	; 0x24
  40562e:	4618      	mov	r0, r3
  405630:	4b1f      	ldr	r3, [pc, #124]	; (4056b0 <prvUnlockQueue+0x9c>)
  405632:	4798      	blx	r3
  405634:	4603      	mov	r3, r0
  405636:	2b00      	cmp	r3, #0
  405638:	d001      	beq.n	40563e <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  40563a:	4b1e      	ldr	r3, [pc, #120]	; (4056b4 <prvUnlockQueue+0xa0>)
  40563c:	4798      	blx	r3
				}

				--( pxQueue->xTxLock );
  40563e:	687b      	ldr	r3, [r7, #4]
  405640:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405642:	1e5a      	subs	r2, r3, #1
  405644:	687b      	ldr	r3, [r7, #4]
  405646:	649a      	str	r2, [r3, #72]	; 0x48
  405648:	e000      	b.n	40564c <prvUnlockQueue+0x38>
			}
			else
			{
				break;
  40564a:	e003      	b.n	405654 <prvUnlockQueue+0x40>
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  40564c:	687b      	ldr	r3, [r7, #4]
  40564e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405650:	2b00      	cmp	r3, #0
  405652:	dce6      	bgt.n	405622 <prvUnlockQueue+0xe>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  405654:	687b      	ldr	r3, [r7, #4]
  405656:	f04f 32ff 	mov.w	r2, #4294967295
  40565a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  40565c:	4b16      	ldr	r3, [pc, #88]	; (4056b8 <prvUnlockQueue+0xa4>)
  40565e:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  405660:	4b12      	ldr	r3, [pc, #72]	; (4056ac <prvUnlockQueue+0x98>)
  405662:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  405664:	e014      	b.n	405690 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  405666:	687b      	ldr	r3, [r7, #4]
  405668:	691b      	ldr	r3, [r3, #16]
  40566a:	2b00      	cmp	r3, #0
  40566c:	d00f      	beq.n	40568e <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  40566e:	687b      	ldr	r3, [r7, #4]
  405670:	3310      	adds	r3, #16
  405672:	4618      	mov	r0, r3
  405674:	4b0e      	ldr	r3, [pc, #56]	; (4056b0 <prvUnlockQueue+0x9c>)
  405676:	4798      	blx	r3
  405678:	4603      	mov	r3, r0
  40567a:	2b00      	cmp	r3, #0
  40567c:	d001      	beq.n	405682 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
  40567e:	4b0d      	ldr	r3, [pc, #52]	; (4056b4 <prvUnlockQueue+0xa0>)
  405680:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
  405682:	687b      	ldr	r3, [r7, #4]
  405684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  405686:	1e5a      	subs	r2, r3, #1
  405688:	687b      	ldr	r3, [r7, #4]
  40568a:	645a      	str	r2, [r3, #68]	; 0x44
  40568c:	e000      	b.n	405690 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
  40568e:	e003      	b.n	405698 <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  405690:	687b      	ldr	r3, [r7, #4]
  405692:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  405694:	2b00      	cmp	r3, #0
  405696:	dce6      	bgt.n	405666 <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  405698:	687b      	ldr	r3, [r7, #4]
  40569a:	f04f 32ff 	mov.w	r2, #4294967295
  40569e:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  4056a0:	4b05      	ldr	r3, [pc, #20]	; (4056b8 <prvUnlockQueue+0xa4>)
  4056a2:	4798      	blx	r3
}
  4056a4:	3708      	adds	r7, #8
  4056a6:	46bd      	mov	sp, r7
  4056a8:	bd80      	pop	{r7, pc}
  4056aa:	bf00      	nop
  4056ac:	00404b0d 	.word	0x00404b0d
  4056b0:	00405f4d 	.word	0x00405f4d
  4056b4:	004060f5 	.word	0x004060f5
  4056b8:	00404b29 	.word	0x00404b29

004056bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
  4056bc:	b580      	push	{r7, lr}
  4056be:	b084      	sub	sp, #16
  4056c0:	af00      	add	r7, sp, #0
  4056c2:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  4056c4:	4b08      	ldr	r3, [pc, #32]	; (4056e8 <prvIsQueueEmpty+0x2c>)
  4056c6:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  4056c8:	687b      	ldr	r3, [r7, #4]
  4056ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4056cc:	2b00      	cmp	r3, #0
  4056ce:	bf14      	ite	ne
  4056d0:	2300      	movne	r3, #0
  4056d2:	2301      	moveq	r3, #1
  4056d4:	b2db      	uxtb	r3, r3
  4056d6:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  4056d8:	4b04      	ldr	r3, [pc, #16]	; (4056ec <prvIsQueueEmpty+0x30>)
  4056da:	4798      	blx	r3

	return xReturn;
  4056dc:	68fb      	ldr	r3, [r7, #12]
}
  4056de:	4618      	mov	r0, r3
  4056e0:	3710      	adds	r7, #16
  4056e2:	46bd      	mov	sp, r7
  4056e4:	bd80      	pop	{r7, pc}
  4056e6:	bf00      	nop
  4056e8:	00404b0d 	.word	0x00404b0d
  4056ec:	00404b29 	.word	0x00404b29

004056f0 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
  4056f0:	b580      	push	{r7, lr}
  4056f2:	b084      	sub	sp, #16
  4056f4:	af00      	add	r7, sp, #0
  4056f6:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  4056f8:	4b09      	ldr	r3, [pc, #36]	; (405720 <prvIsQueueFull+0x30>)
  4056fa:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  4056fc:	687b      	ldr	r3, [r7, #4]
  4056fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405700:	687b      	ldr	r3, [r7, #4]
  405702:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  405704:	429a      	cmp	r2, r3
  405706:	bf14      	ite	ne
  405708:	2300      	movne	r3, #0
  40570a:	2301      	moveq	r3, #1
  40570c:	b2db      	uxtb	r3, r3
  40570e:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  405710:	4b04      	ldr	r3, [pc, #16]	; (405724 <prvIsQueueFull+0x34>)
  405712:	4798      	blx	r3

	return xReturn;
  405714:	68fb      	ldr	r3, [r7, #12]
}
  405716:	4618      	mov	r0, r3
  405718:	3710      	adds	r7, #16
  40571a:	46bd      	mov	sp, r7
  40571c:	bd80      	pop	{r7, pc}
  40571e:	bf00      	nop
  405720:	00404b0d 	.word	0x00404b0d
  405724:	00404b29 	.word	0x00404b29

00405728 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  405728:	b580      	push	{r7, lr}
  40572a:	b082      	sub	sp, #8
  40572c:	af00      	add	r7, sp, #0
  40572e:	6078      	str	r0, [r7, #4]
  405730:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  405732:	4b12      	ldr	r3, [pc, #72]	; (40577c <vQueueWaitForMessageRestricted+0x54>)
  405734:	4798      	blx	r3
  405736:	687b      	ldr	r3, [r7, #4]
  405738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40573a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40573e:	d102      	bne.n	405746 <vQueueWaitForMessageRestricted+0x1e>
  405740:	687b      	ldr	r3, [r7, #4]
  405742:	2200      	movs	r2, #0
  405744:	645a      	str	r2, [r3, #68]	; 0x44
  405746:	687b      	ldr	r3, [r7, #4]
  405748:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40574a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40574e:	d102      	bne.n	405756 <vQueueWaitForMessageRestricted+0x2e>
  405750:	687b      	ldr	r3, [r7, #4]
  405752:	2200      	movs	r2, #0
  405754:	649a      	str	r2, [r3, #72]	; 0x48
  405756:	4b0a      	ldr	r3, [pc, #40]	; (405780 <vQueueWaitForMessageRestricted+0x58>)
  405758:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  40575a:	687b      	ldr	r3, [r7, #4]
  40575c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  40575e:	2b00      	cmp	r3, #0
  405760:	d105      	bne.n	40576e <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  405762:	687b      	ldr	r3, [r7, #4]
  405764:	3324      	adds	r3, #36	; 0x24
  405766:	4618      	mov	r0, r3
  405768:	6839      	ldr	r1, [r7, #0]
  40576a:	4b06      	ldr	r3, [pc, #24]	; (405784 <vQueueWaitForMessageRestricted+0x5c>)
  40576c:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  40576e:	6878      	ldr	r0, [r7, #4]
  405770:	4b05      	ldr	r3, [pc, #20]	; (405788 <vQueueWaitForMessageRestricted+0x60>)
  405772:	4798      	blx	r3
	}
  405774:	3708      	adds	r7, #8
  405776:	46bd      	mov	sp, r7
  405778:	bd80      	pop	{r7, pc}
  40577a:	bf00      	nop
  40577c:	00404b0d 	.word	0x00404b0d
  405780:	00404b29 	.word	0x00404b29
  405784:	00405eed 	.word	0x00405eed
  405788:	00405615 	.word	0x00405615

0040578c <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  40578c:	b590      	push	{r4, r7, lr}
  40578e:	b08b      	sub	sp, #44	; 0x2c
  405790:	af02      	add	r7, sp, #8
  405792:	60f8      	str	r0, [r7, #12]
  405794:	60b9      	str	r1, [r7, #8]
  405796:	603b      	str	r3, [r7, #0]
  405798:	4613      	mov	r3, r2
  40579a:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  40579c:	68fb      	ldr	r3, [r7, #12]
  40579e:	2b00      	cmp	r3, #0
  4057a0:	d103      	bne.n	4057aa <xTaskGenericCreate+0x1e>
  4057a2:	4b5a      	ldr	r3, [pc, #360]	; (40590c <xTaskGenericCreate+0x180>)
  4057a4:	4798      	blx	r3
  4057a6:	bf00      	nop
  4057a8:	e7fd      	b.n	4057a6 <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  4057aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4057ac:	2b05      	cmp	r3, #5
  4057ae:	d903      	bls.n	4057b8 <xTaskGenericCreate+0x2c>
  4057b0:	4b56      	ldr	r3, [pc, #344]	; (40590c <xTaskGenericCreate+0x180>)
  4057b2:	4798      	blx	r3
  4057b4:	bf00      	nop
  4057b6:	e7fd      	b.n	4057b4 <xTaskGenericCreate+0x28>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  4057b8:	88fb      	ldrh	r3, [r7, #6]
  4057ba:	4618      	mov	r0, r3
  4057bc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  4057be:	4b54      	ldr	r3, [pc, #336]	; (405910 <xTaskGenericCreate+0x184>)
  4057c0:	4798      	blx	r3
  4057c2:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
  4057c4:	69bb      	ldr	r3, [r7, #24]
  4057c6:	2b00      	cmp	r3, #0
  4057c8:	f000 8088 	beq.w	4058dc <xTaskGenericCreate+0x150>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  4057cc:	69bb      	ldr	r3, [r7, #24]
  4057ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4057d0:	88fb      	ldrh	r3, [r7, #6]
  4057d2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  4057d6:	3b01      	subs	r3, #1
  4057d8:	009b      	lsls	r3, r3, #2
  4057da:	4413      	add	r3, r2
  4057dc:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  4057de:	697b      	ldr	r3, [r7, #20]
  4057e0:	f023 0307 	bic.w	r3, r3, #7
  4057e4:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  4057e6:	697b      	ldr	r3, [r7, #20]
  4057e8:	f003 0307 	and.w	r3, r3, #7
  4057ec:	2b00      	cmp	r3, #0
  4057ee:	d003      	beq.n	4057f8 <xTaskGenericCreate+0x6c>
  4057f0:	4b46      	ldr	r3, [pc, #280]	; (40590c <xTaskGenericCreate+0x180>)
  4057f2:	4798      	blx	r3
  4057f4:	bf00      	nop
  4057f6:	e7fd      	b.n	4057f4 <xTaskGenericCreate+0x68>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  4057f8:	88fb      	ldrh	r3, [r7, #6]
  4057fa:	9300      	str	r3, [sp, #0]
  4057fc:	69b8      	ldr	r0, [r7, #24]
  4057fe:	68b9      	ldr	r1, [r7, #8]
  405800:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  405802:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  405804:	4c43      	ldr	r4, [pc, #268]	; (405914 <xTaskGenericCreate+0x188>)
  405806:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  405808:	6978      	ldr	r0, [r7, #20]
  40580a:	68f9      	ldr	r1, [r7, #12]
  40580c:	683a      	ldr	r2, [r7, #0]
  40580e:	4b42      	ldr	r3, [pc, #264]	; (405918 <xTaskGenericCreate+0x18c>)
  405810:	4798      	blx	r3
  405812:	4602      	mov	r2, r0
  405814:	69bb      	ldr	r3, [r7, #24]
  405816:	601a      	str	r2, [r3, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  405818:	69bb      	ldr	r3, [r7, #24]
  40581a:	681b      	ldr	r3, [r3, #0]
  40581c:	f003 0307 	and.w	r3, r3, #7
  405820:	2b00      	cmp	r3, #0
  405822:	d003      	beq.n	40582c <xTaskGenericCreate+0xa0>
  405824:	4b39      	ldr	r3, [pc, #228]	; (40590c <xTaskGenericCreate+0x180>)
  405826:	4798      	blx	r3
  405828:	bf00      	nop
  40582a:	e7fd      	b.n	405828 <xTaskGenericCreate+0x9c>

		if( ( void * ) pxCreatedTask != NULL )
  40582c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  40582e:	2b00      	cmp	r3, #0
  405830:	d002      	beq.n	405838 <xTaskGenericCreate+0xac>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  405832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  405834:	69ba      	ldr	r2, [r7, #24]
  405836:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  405838:	4b38      	ldr	r3, [pc, #224]	; (40591c <xTaskGenericCreate+0x190>)
  40583a:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  40583c:	4b38      	ldr	r3, [pc, #224]	; (405920 <xTaskGenericCreate+0x194>)
  40583e:	681b      	ldr	r3, [r3, #0]
  405840:	1c5a      	adds	r2, r3, #1
  405842:	4b37      	ldr	r3, [pc, #220]	; (405920 <xTaskGenericCreate+0x194>)
  405844:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
  405846:	4b37      	ldr	r3, [pc, #220]	; (405924 <xTaskGenericCreate+0x198>)
  405848:	681b      	ldr	r3, [r3, #0]
  40584a:	2b00      	cmp	r3, #0
  40584c:	d109      	bne.n	405862 <xTaskGenericCreate+0xd6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  40584e:	4b35      	ldr	r3, [pc, #212]	; (405924 <xTaskGenericCreate+0x198>)
  405850:	69ba      	ldr	r2, [r7, #24]
  405852:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  405854:	4b32      	ldr	r3, [pc, #200]	; (405920 <xTaskGenericCreate+0x194>)
  405856:	681b      	ldr	r3, [r3, #0]
  405858:	2b01      	cmp	r3, #1
  40585a:	d10f      	bne.n	40587c <xTaskGenericCreate+0xf0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  40585c:	4b32      	ldr	r3, [pc, #200]	; (405928 <xTaskGenericCreate+0x19c>)
  40585e:	4798      	blx	r3
  405860:	e00c      	b.n	40587c <xTaskGenericCreate+0xf0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  405862:	4b32      	ldr	r3, [pc, #200]	; (40592c <xTaskGenericCreate+0x1a0>)
  405864:	681b      	ldr	r3, [r3, #0]
  405866:	2b00      	cmp	r3, #0
  405868:	d108      	bne.n	40587c <xTaskGenericCreate+0xf0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  40586a:	4b2e      	ldr	r3, [pc, #184]	; (405924 <xTaskGenericCreate+0x198>)
  40586c:	681b      	ldr	r3, [r3, #0]
  40586e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  405872:	429a      	cmp	r2, r3
  405874:	d802      	bhi.n	40587c <xTaskGenericCreate+0xf0>
					{
						pxCurrentTCB = pxNewTCB;
  405876:	4b2b      	ldr	r3, [pc, #172]	; (405924 <xTaskGenericCreate+0x198>)
  405878:	69ba      	ldr	r2, [r7, #24]
  40587a:	601a      	str	r2, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  40587c:	69bb      	ldr	r3, [r7, #24]
  40587e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405880:	4b2b      	ldr	r3, [pc, #172]	; (405930 <xTaskGenericCreate+0x1a4>)
  405882:	681b      	ldr	r3, [r3, #0]
  405884:	429a      	cmp	r2, r3
  405886:	d903      	bls.n	405890 <xTaskGenericCreate+0x104>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  405888:	69bb      	ldr	r3, [r7, #24]
  40588a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40588c:	4b28      	ldr	r3, [pc, #160]	; (405930 <xTaskGenericCreate+0x1a4>)
  40588e:	601a      	str	r2, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  405890:	4b28      	ldr	r3, [pc, #160]	; (405934 <xTaskGenericCreate+0x1a8>)
  405892:	681a      	ldr	r2, [r3, #0]
  405894:	69bb      	ldr	r3, [r7, #24]
  405896:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  405898:	4b26      	ldr	r3, [pc, #152]	; (405934 <xTaskGenericCreate+0x1a8>)
  40589a:	681b      	ldr	r3, [r3, #0]
  40589c:	1c5a      	adds	r2, r3, #1
  40589e:	4b25      	ldr	r3, [pc, #148]	; (405934 <xTaskGenericCreate+0x1a8>)
  4058a0:	601a      	str	r2, [r3, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  4058a2:	69bb      	ldr	r3, [r7, #24]
  4058a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4058a6:	4b24      	ldr	r3, [pc, #144]	; (405938 <xTaskGenericCreate+0x1ac>)
  4058a8:	681b      	ldr	r3, [r3, #0]
  4058aa:	429a      	cmp	r2, r3
  4058ac:	d903      	bls.n	4058b6 <xTaskGenericCreate+0x12a>
  4058ae:	69bb      	ldr	r3, [r7, #24]
  4058b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4058b2:	4b21      	ldr	r3, [pc, #132]	; (405938 <xTaskGenericCreate+0x1ac>)
  4058b4:	601a      	str	r2, [r3, #0]
  4058b6:	69bb      	ldr	r3, [r7, #24]
  4058b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4058ba:	4613      	mov	r3, r2
  4058bc:	009b      	lsls	r3, r3, #2
  4058be:	4413      	add	r3, r2
  4058c0:	009b      	lsls	r3, r3, #2
  4058c2:	4a1e      	ldr	r2, [pc, #120]	; (40593c <xTaskGenericCreate+0x1b0>)
  4058c4:	441a      	add	r2, r3
  4058c6:	69bb      	ldr	r3, [r7, #24]
  4058c8:	3304      	adds	r3, #4
  4058ca:	4610      	mov	r0, r2
  4058cc:	4619      	mov	r1, r3
  4058ce:	4b1c      	ldr	r3, [pc, #112]	; (405940 <xTaskGenericCreate+0x1b4>)
  4058d0:	4798      	blx	r3

			xReturn = pdPASS;
  4058d2:	2301      	movs	r3, #1
  4058d4:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  4058d6:	4b1b      	ldr	r3, [pc, #108]	; (405944 <xTaskGenericCreate+0x1b8>)
  4058d8:	4798      	blx	r3
  4058da:	e002      	b.n	4058e2 <xTaskGenericCreate+0x156>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4058dc:	f04f 33ff 	mov.w	r3, #4294967295
  4058e0:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  4058e2:	69fb      	ldr	r3, [r7, #28]
  4058e4:	2b01      	cmp	r3, #1
  4058e6:	d10b      	bne.n	405900 <xTaskGenericCreate+0x174>
	{
		if( xSchedulerRunning != pdFALSE )
  4058e8:	4b10      	ldr	r3, [pc, #64]	; (40592c <xTaskGenericCreate+0x1a0>)
  4058ea:	681b      	ldr	r3, [r3, #0]
  4058ec:	2b00      	cmp	r3, #0
  4058ee:	d007      	beq.n	405900 <xTaskGenericCreate+0x174>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  4058f0:	4b0c      	ldr	r3, [pc, #48]	; (405924 <xTaskGenericCreate+0x198>)
  4058f2:	681b      	ldr	r3, [r3, #0]
  4058f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4058f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4058f8:	429a      	cmp	r2, r3
  4058fa:	d201      	bcs.n	405900 <xTaskGenericCreate+0x174>
			{
				portYIELD_WITHIN_API();
  4058fc:	4b12      	ldr	r3, [pc, #72]	; (405948 <xTaskGenericCreate+0x1bc>)
  4058fe:	4798      	blx	r3
			}
		}
	}

	return xReturn;
  405900:	69fb      	ldr	r3, [r7, #28]
}
  405902:	4618      	mov	r0, r3
  405904:	3724      	adds	r7, #36	; 0x24
  405906:	46bd      	mov	sp, r7
  405908:	bd90      	pop	{r4, r7, pc}
  40590a:	bf00      	nop
  40590c:	00404b51 	.word	0x00404b51
  405910:	0040632d 	.word	0x0040632d
  405914:	0040613d 	.word	0x0040613d
  405918:	00404a2d 	.word	0x00404a2d
  40591c:	00404b0d 	.word	0x00404b0d
  405920:	20003df8 	.word	0x20003df8
  405924:	20003d0c 	.word	0x20003d0c
  405928:	004061b1 	.word	0x004061b1
  40592c:	20003e08 	.word	0x20003e08
  405930:	20003e00 	.word	0x20003e00
  405934:	20003e1c 	.word	0x20003e1c
  405938:	20003e04 	.word	0x20003e04
  40593c:	20003d10 	.word	0x20003d10
  405940:	00404879 	.word	0x00404879
  405944:	00404b29 	.word	0x00404b29
  405948:	00404af5 	.word	0x00404af5

0040594c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
  40594c:	b580      	push	{r7, lr}
  40594e:	b084      	sub	sp, #16
  405950:	af00      	add	r7, sp, #0
  405952:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  405954:	4b1e      	ldr	r3, [pc, #120]	; (4059d0 <vTaskDelete+0x84>)
  405956:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
  405958:	4b1e      	ldr	r3, [pc, #120]	; (4059d4 <vTaskDelete+0x88>)
  40595a:	681b      	ldr	r3, [r3, #0]
  40595c:	687a      	ldr	r2, [r7, #4]
  40595e:	429a      	cmp	r2, r3
  405960:	d101      	bne.n	405966 <vTaskDelete+0x1a>
			{
				pxTaskToDelete = NULL;
  405962:	2300      	movs	r3, #0
  405964:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
  405966:	687b      	ldr	r3, [r7, #4]
  405968:	2b00      	cmp	r3, #0
  40596a:	d102      	bne.n	405972 <vTaskDelete+0x26>
  40596c:	4b19      	ldr	r3, [pc, #100]	; (4059d4 <vTaskDelete+0x88>)
  40596e:	681b      	ldr	r3, [r3, #0]
  405970:	e000      	b.n	405974 <vTaskDelete+0x28>
  405972:	687b      	ldr	r3, [r7, #4]
  405974:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  405976:	68fb      	ldr	r3, [r7, #12]
  405978:	3304      	adds	r3, #4
  40597a:	4618      	mov	r0, r3
  40597c:	4b16      	ldr	r3, [pc, #88]	; (4059d8 <vTaskDelete+0x8c>)
  40597e:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  405980:	68fb      	ldr	r3, [r7, #12]
  405982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  405984:	2b00      	cmp	r3, #0
  405986:	d004      	beq.n	405992 <vTaskDelete+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  405988:	68fb      	ldr	r3, [r7, #12]
  40598a:	3318      	adds	r3, #24
  40598c:	4618      	mov	r0, r3
  40598e:	4b12      	ldr	r3, [pc, #72]	; (4059d8 <vTaskDelete+0x8c>)
  405990:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
  405992:	68fb      	ldr	r3, [r7, #12]
  405994:	3304      	adds	r3, #4
  405996:	4811      	ldr	r0, [pc, #68]	; (4059dc <vTaskDelete+0x90>)
  405998:	4619      	mov	r1, r3
  40599a:	4b11      	ldr	r3, [pc, #68]	; (4059e0 <vTaskDelete+0x94>)
  40599c:	4798      	blx	r3

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
  40599e:	4b11      	ldr	r3, [pc, #68]	; (4059e4 <vTaskDelete+0x98>)
  4059a0:	681b      	ldr	r3, [r3, #0]
  4059a2:	1c5a      	adds	r2, r3, #1
  4059a4:	4b0f      	ldr	r3, [pc, #60]	; (4059e4 <vTaskDelete+0x98>)
  4059a6:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
  4059a8:	4b0f      	ldr	r3, [pc, #60]	; (4059e8 <vTaskDelete+0x9c>)
  4059aa:	681b      	ldr	r3, [r3, #0]
  4059ac:	1c5a      	adds	r2, r3, #1
  4059ae:	4b0e      	ldr	r3, [pc, #56]	; (4059e8 <vTaskDelete+0x9c>)
  4059b0:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
  4059b2:	4b0e      	ldr	r3, [pc, #56]	; (4059ec <vTaskDelete+0xa0>)
  4059b4:	4798      	blx	r3

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
  4059b6:	4b0e      	ldr	r3, [pc, #56]	; (4059f0 <vTaskDelete+0xa4>)
  4059b8:	681b      	ldr	r3, [r3, #0]
  4059ba:	2b00      	cmp	r3, #0
  4059bc:	d004      	beq.n	4059c8 <vTaskDelete+0x7c>
		{
			if( ( void * ) pxTaskToDelete == NULL )
  4059be:	687b      	ldr	r3, [r7, #4]
  4059c0:	2b00      	cmp	r3, #0
  4059c2:	d101      	bne.n	4059c8 <vTaskDelete+0x7c>
			{
				portYIELD_WITHIN_API();
  4059c4:	4b0b      	ldr	r3, [pc, #44]	; (4059f4 <vTaskDelete+0xa8>)
  4059c6:	4798      	blx	r3
			}
		}
	}
  4059c8:	3710      	adds	r7, #16
  4059ca:	46bd      	mov	sp, r7
  4059cc:	bd80      	pop	{r7, pc}
  4059ce:	bf00      	nop
  4059d0:	00404b0d 	.word	0x00404b0d
  4059d4:	20003d0c 	.word	0x20003d0c
  4059d8:	00404939 	.word	0x00404939
  4059dc:	20003dcc 	.word	0x20003dcc
  4059e0:	00404879 	.word	0x00404879
  4059e4:	20003de0 	.word	0x20003de0
  4059e8:	20003e1c 	.word	0x20003e1c
  4059ec:	00404b29 	.word	0x00404b29
  4059f0:	20003e08 	.word	0x20003e08
  4059f4:	00404af5 	.word	0x00404af5

004059f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  4059f8:	b580      	push	{r7, lr}
  4059fa:	b084      	sub	sp, #16
  4059fc:	af00      	add	r7, sp, #0
  4059fe:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  405a00:	2300      	movs	r3, #0
  405a02:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  405a04:	687b      	ldr	r3, [r7, #4]
  405a06:	2b00      	cmp	r3, #0
  405a08:	d012      	beq.n	405a30 <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
  405a0a:	4b0d      	ldr	r3, [pc, #52]	; (405a40 <vTaskDelay+0x48>)
  405a0c:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  405a0e:	4b0d      	ldr	r3, [pc, #52]	; (405a44 <vTaskDelay+0x4c>)
  405a10:	681a      	ldr	r2, [r3, #0]
  405a12:	687b      	ldr	r3, [r7, #4]
  405a14:	4413      	add	r3, r2
  405a16:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  405a18:	4b0b      	ldr	r3, [pc, #44]	; (405a48 <vTaskDelay+0x50>)
  405a1a:	681b      	ldr	r3, [r3, #0]
  405a1c:	3304      	adds	r3, #4
  405a1e:	4618      	mov	r0, r3
  405a20:	4b0a      	ldr	r3, [pc, #40]	; (405a4c <vTaskDelay+0x54>)
  405a22:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  405a24:	68b8      	ldr	r0, [r7, #8]
  405a26:	4b0a      	ldr	r3, [pc, #40]	; (405a50 <vTaskDelay+0x58>)
  405a28:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  405a2a:	4b0a      	ldr	r3, [pc, #40]	; (405a54 <vTaskDelay+0x5c>)
  405a2c:	4798      	blx	r3
  405a2e:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  405a30:	68fb      	ldr	r3, [r7, #12]
  405a32:	2b00      	cmp	r3, #0
  405a34:	d101      	bne.n	405a3a <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
  405a36:	4b08      	ldr	r3, [pc, #32]	; (405a58 <vTaskDelay+0x60>)
  405a38:	4798      	blx	r3
		}
	}
  405a3a:	3710      	adds	r7, #16
  405a3c:	46bd      	mov	sp, r7
  405a3e:	bd80      	pop	{r7, pc}
  405a40:	00405add 	.word	0x00405add
  405a44:	20003dfc 	.word	0x20003dfc
  405a48:	20003d0c 	.word	0x20003d0c
  405a4c:	00404939 	.word	0x00404939
  405a50:	004062bd 	.word	0x004062bd
  405a54:	00405af9 	.word	0x00405af9
  405a58:	00404af5 	.word	0x00404af5

00405a5c <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  405a5c:	b590      	push	{r4, r7, lr}
  405a5e:	b087      	sub	sp, #28
  405a60:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  405a62:	2300      	movs	r3, #0
  405a64:	9300      	str	r3, [sp, #0]
  405a66:	2300      	movs	r3, #0
  405a68:	9301      	str	r3, [sp, #4]
  405a6a:	2300      	movs	r3, #0
  405a6c:	9302      	str	r3, [sp, #8]
  405a6e:	2300      	movs	r3, #0
  405a70:	9303      	str	r3, [sp, #12]
  405a72:	4812      	ldr	r0, [pc, #72]	; (405abc <vTaskStartScheduler+0x60>)
  405a74:	4912      	ldr	r1, [pc, #72]	; (405ac0 <vTaskStartScheduler+0x64>)
  405a76:	2246      	movs	r2, #70	; 0x46
  405a78:	2300      	movs	r3, #0
  405a7a:	4c12      	ldr	r4, [pc, #72]	; (405ac4 <vTaskStartScheduler+0x68>)
  405a7c:	47a0      	blx	r4
  405a7e:	6078      	str	r0, [r7, #4]
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  405a80:	687b      	ldr	r3, [r7, #4]
  405a82:	2b01      	cmp	r3, #1
  405a84:	d102      	bne.n	405a8c <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  405a86:	4b10      	ldr	r3, [pc, #64]	; (405ac8 <vTaskStartScheduler+0x6c>)
  405a88:	4798      	blx	r3
  405a8a:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
  405a8c:	687b      	ldr	r3, [r7, #4]
  405a8e:	2b01      	cmp	r3, #1
  405a90:	d109      	bne.n	405aa6 <vTaskStartScheduler+0x4a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  405a92:	4b0e      	ldr	r3, [pc, #56]	; (405acc <vTaskStartScheduler+0x70>)
  405a94:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  405a96:	4b0e      	ldr	r3, [pc, #56]	; (405ad0 <vTaskStartScheduler+0x74>)
  405a98:	2201      	movs	r2, #1
  405a9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  405a9c:	4b0d      	ldr	r3, [pc, #52]	; (405ad4 <vTaskStartScheduler+0x78>)
  405a9e:	2200      	movs	r2, #0
  405aa0:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  405aa2:	4b0d      	ldr	r3, [pc, #52]	; (405ad8 <vTaskStartScheduler+0x7c>)
  405aa4:	4798      	blx	r3
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  405aa6:	687b      	ldr	r3, [r7, #4]
  405aa8:	2b00      	cmp	r3, #0
  405aaa:	d103      	bne.n	405ab4 <vTaskStartScheduler+0x58>
  405aac:	4b07      	ldr	r3, [pc, #28]	; (405acc <vTaskStartScheduler+0x70>)
  405aae:	4798      	blx	r3
  405ab0:	bf00      	nop
  405ab2:	e7fd      	b.n	405ab0 <vTaskStartScheduler+0x54>
}
  405ab4:	370c      	adds	r7, #12
  405ab6:	46bd      	mov	sp, r7
  405ab8:	bd90      	pop	{r4, r7, pc}
  405aba:	bf00      	nop
  405abc:	0040610d 	.word	0x0040610d
  405ac0:	0040eaa0 	.word	0x0040eaa0
  405ac4:	0040578d 	.word	0x0040578d
  405ac8:	00406551 	.word	0x00406551
  405acc:	00404b51 	.word	0x00404b51
  405ad0:	20003e08 	.word	0x20003e08
  405ad4:	20003dfc 	.word	0x20003dfc
  405ad8:	00404ab5 	.word	0x00404ab5

00405adc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  405adc:	b480      	push	{r7}
  405ade:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  405ae0:	4b04      	ldr	r3, [pc, #16]	; (405af4 <vTaskSuspendAll+0x18>)
  405ae2:	681b      	ldr	r3, [r3, #0]
  405ae4:	1c5a      	adds	r2, r3, #1
  405ae6:	4b03      	ldr	r3, [pc, #12]	; (405af4 <vTaskSuspendAll+0x18>)
  405ae8:	601a      	str	r2, [r3, #0]
}
  405aea:	46bd      	mov	sp, r7
  405aec:	f85d 7b04 	ldr.w	r7, [sp], #4
  405af0:	4770      	bx	lr
  405af2:	bf00      	nop
  405af4:	20003e0c 	.word	0x20003e0c

00405af8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  405af8:	b590      	push	{r4, r7, lr}
  405afa:	b083      	sub	sp, #12
  405afc:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  405afe:	2300      	movs	r3, #0
  405b00:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  405b02:	4b36      	ldr	r3, [pc, #216]	; (405bdc <xTaskResumeAll+0xe4>)
  405b04:	681b      	ldr	r3, [r3, #0]
  405b06:	2b00      	cmp	r3, #0
  405b08:	d103      	bne.n	405b12 <xTaskResumeAll+0x1a>
  405b0a:	4b35      	ldr	r3, [pc, #212]	; (405be0 <xTaskResumeAll+0xe8>)
  405b0c:	4798      	blx	r3
  405b0e:	bf00      	nop
  405b10:	e7fd      	b.n	405b0e <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  405b12:	4b34      	ldr	r3, [pc, #208]	; (405be4 <xTaskResumeAll+0xec>)
  405b14:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  405b16:	4b31      	ldr	r3, [pc, #196]	; (405bdc <xTaskResumeAll+0xe4>)
  405b18:	681b      	ldr	r3, [r3, #0]
  405b1a:	1e5a      	subs	r2, r3, #1
  405b1c:	4b2f      	ldr	r3, [pc, #188]	; (405bdc <xTaskResumeAll+0xe4>)
  405b1e:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  405b20:	4b2e      	ldr	r3, [pc, #184]	; (405bdc <xTaskResumeAll+0xe4>)
  405b22:	681b      	ldr	r3, [r3, #0]
  405b24:	2b00      	cmp	r3, #0
  405b26:	d152      	bne.n	405bce <xTaskResumeAll+0xd6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  405b28:	4b2f      	ldr	r3, [pc, #188]	; (405be8 <xTaskResumeAll+0xf0>)
  405b2a:	681b      	ldr	r3, [r3, #0]
  405b2c:	2b00      	cmp	r3, #0
  405b2e:	d04e      	beq.n	405bce <xTaskResumeAll+0xd6>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
  405b30:	2300      	movs	r3, #0
  405b32:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  405b34:	e027      	b.n	405b86 <xTaskResumeAll+0x8e>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  405b36:	4b2d      	ldr	r3, [pc, #180]	; (405bec <xTaskResumeAll+0xf4>)
  405b38:	68db      	ldr	r3, [r3, #12]
  405b3a:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  405b3c:	f104 0318 	add.w	r3, r4, #24
  405b40:	4618      	mov	r0, r3
  405b42:	4b2b      	ldr	r3, [pc, #172]	; (405bf0 <xTaskResumeAll+0xf8>)
  405b44:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
  405b46:	1d23      	adds	r3, r4, #4
  405b48:	4618      	mov	r0, r3
  405b4a:	4b29      	ldr	r3, [pc, #164]	; (405bf0 <xTaskResumeAll+0xf8>)
  405b4c:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  405b4e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  405b50:	4b28      	ldr	r3, [pc, #160]	; (405bf4 <xTaskResumeAll+0xfc>)
  405b52:	681b      	ldr	r3, [r3, #0]
  405b54:	429a      	cmp	r2, r3
  405b56:	d902      	bls.n	405b5e <xTaskResumeAll+0x66>
  405b58:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  405b5a:	4b26      	ldr	r3, [pc, #152]	; (405bf4 <xTaskResumeAll+0xfc>)
  405b5c:	601a      	str	r2, [r3, #0]
  405b5e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  405b60:	4613      	mov	r3, r2
  405b62:	009b      	lsls	r3, r3, #2
  405b64:	4413      	add	r3, r2
  405b66:	009b      	lsls	r3, r3, #2
  405b68:	4a23      	ldr	r2, [pc, #140]	; (405bf8 <xTaskResumeAll+0x100>)
  405b6a:	441a      	add	r2, r3
  405b6c:	1d23      	adds	r3, r4, #4
  405b6e:	4610      	mov	r0, r2
  405b70:	4619      	mov	r1, r3
  405b72:	4b22      	ldr	r3, [pc, #136]	; (405bfc <xTaskResumeAll+0x104>)
  405b74:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  405b76:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  405b78:	4b21      	ldr	r3, [pc, #132]	; (405c00 <xTaskResumeAll+0x108>)
  405b7a:	681b      	ldr	r3, [r3, #0]
  405b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405b7e:	429a      	cmp	r2, r3
  405b80:	d301      	bcc.n	405b86 <xTaskResumeAll+0x8e>
					{
						xYieldRequired = pdTRUE;
  405b82:	2301      	movs	r3, #1
  405b84:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  405b86:	4b19      	ldr	r3, [pc, #100]	; (405bec <xTaskResumeAll+0xf4>)
  405b88:	681b      	ldr	r3, [r3, #0]
  405b8a:	2b00      	cmp	r3, #0
  405b8c:	d1d3      	bne.n	405b36 <xTaskResumeAll+0x3e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  405b8e:	4b1d      	ldr	r3, [pc, #116]	; (405c04 <xTaskResumeAll+0x10c>)
  405b90:	681b      	ldr	r3, [r3, #0]
  405b92:	2b00      	cmp	r3, #0
  405b94:	d00d      	beq.n	405bb2 <xTaskResumeAll+0xba>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  405b96:	e006      	b.n	405ba6 <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  405b98:	4b1b      	ldr	r3, [pc, #108]	; (405c08 <xTaskResumeAll+0x110>)
  405b9a:	4798      	blx	r3
						--uxMissedTicks;
  405b9c:	4b19      	ldr	r3, [pc, #100]	; (405c04 <xTaskResumeAll+0x10c>)
  405b9e:	681b      	ldr	r3, [r3, #0]
  405ba0:	1e5a      	subs	r2, r3, #1
  405ba2:	4b18      	ldr	r3, [pc, #96]	; (405c04 <xTaskResumeAll+0x10c>)
  405ba4:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  405ba6:	4b17      	ldr	r3, [pc, #92]	; (405c04 <xTaskResumeAll+0x10c>)
  405ba8:	681b      	ldr	r3, [r3, #0]
  405baa:	2b00      	cmp	r3, #0
  405bac:	d1f4      	bne.n	405b98 <xTaskResumeAll+0xa0>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
  405bae:	2301      	movs	r3, #1
  405bb0:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  405bb2:	683b      	ldr	r3, [r7, #0]
  405bb4:	2b01      	cmp	r3, #1
  405bb6:	d003      	beq.n	405bc0 <xTaskResumeAll+0xc8>
  405bb8:	4b14      	ldr	r3, [pc, #80]	; (405c0c <xTaskResumeAll+0x114>)
  405bba:	681b      	ldr	r3, [r3, #0]
  405bbc:	2b01      	cmp	r3, #1
  405bbe:	d106      	bne.n	405bce <xTaskResumeAll+0xd6>
				{
					xAlreadyYielded = pdTRUE;
  405bc0:	2301      	movs	r3, #1
  405bc2:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
  405bc4:	4b11      	ldr	r3, [pc, #68]	; (405c0c <xTaskResumeAll+0x114>)
  405bc6:	2200      	movs	r2, #0
  405bc8:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  405bca:	4b11      	ldr	r3, [pc, #68]	; (405c10 <xTaskResumeAll+0x118>)
  405bcc:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  405bce:	4b11      	ldr	r3, [pc, #68]	; (405c14 <xTaskResumeAll+0x11c>)
  405bd0:	4798      	blx	r3

	return xAlreadyYielded;
  405bd2:	687b      	ldr	r3, [r7, #4]
}
  405bd4:	4618      	mov	r0, r3
  405bd6:	370c      	adds	r7, #12
  405bd8:	46bd      	mov	sp, r7
  405bda:	bd90      	pop	{r4, r7, pc}
  405bdc:	20003e0c 	.word	0x20003e0c
  405be0:	00404b51 	.word	0x00404b51
  405be4:	00404b0d 	.word	0x00404b0d
  405be8:	20003df8 	.word	0x20003df8
  405bec:	20003db8 	.word	0x20003db8
  405bf0:	00404939 	.word	0x00404939
  405bf4:	20003e04 	.word	0x20003e04
  405bf8:	20003d10 	.word	0x20003d10
  405bfc:	00404879 	.word	0x00404879
  405c00:	20003d0c 	.word	0x20003d0c
  405c04:	20003e10 	.word	0x20003e10
  405c08:	00405c45 	.word	0x00405c45
  405c0c:	20003e14 	.word	0x20003e14
  405c10:	00404af5 	.word	0x00404af5
  405c14:	00404b29 	.word	0x00404b29

00405c18 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  405c18:	b580      	push	{r7, lr}
  405c1a:	b082      	sub	sp, #8
  405c1c:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  405c1e:	4b06      	ldr	r3, [pc, #24]	; (405c38 <xTaskGetTickCount+0x20>)
  405c20:	4798      	blx	r3
	{
		xTicks = xTickCount;
  405c22:	4b06      	ldr	r3, [pc, #24]	; (405c3c <xTaskGetTickCount+0x24>)
  405c24:	681b      	ldr	r3, [r3, #0]
  405c26:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
  405c28:	4b05      	ldr	r3, [pc, #20]	; (405c40 <xTaskGetTickCount+0x28>)
  405c2a:	4798      	blx	r3

	return xTicks;
  405c2c:	687b      	ldr	r3, [r7, #4]
}
  405c2e:	4618      	mov	r0, r3
  405c30:	3708      	adds	r7, #8
  405c32:	46bd      	mov	sp, r7
  405c34:	bd80      	pop	{r7, pc}
  405c36:	bf00      	nop
  405c38:	00404b0d 	.word	0x00404b0d
  405c3c:	20003dfc 	.word	0x20003dfc
  405c40:	00404b29 	.word	0x00404b29

00405c44 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  405c44:	b580      	push	{r7, lr}
  405c46:	b084      	sub	sp, #16
  405c48:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  405c4a:	4b48      	ldr	r3, [pc, #288]	; (405d6c <vTaskIncrementTick+0x128>)
  405c4c:	681b      	ldr	r3, [r3, #0]
  405c4e:	2b00      	cmp	r3, #0
  405c50:	d17c      	bne.n	405d4c <vTaskIncrementTick+0x108>
	{
		++xTickCount;
  405c52:	4b47      	ldr	r3, [pc, #284]	; (405d70 <vTaskIncrementTick+0x12c>)
  405c54:	681b      	ldr	r3, [r3, #0]
  405c56:	1c5a      	adds	r2, r3, #1
  405c58:	4b45      	ldr	r3, [pc, #276]	; (405d70 <vTaskIncrementTick+0x12c>)
  405c5a:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  405c5c:	4b44      	ldr	r3, [pc, #272]	; (405d70 <vTaskIncrementTick+0x12c>)
  405c5e:	681b      	ldr	r3, [r3, #0]
  405c60:	2b00      	cmp	r3, #0
  405c62:	d12a      	bne.n	405cba <vTaskIncrementTick+0x76>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  405c64:	4b43      	ldr	r3, [pc, #268]	; (405d74 <vTaskIncrementTick+0x130>)
  405c66:	681b      	ldr	r3, [r3, #0]
  405c68:	681b      	ldr	r3, [r3, #0]
  405c6a:	2b00      	cmp	r3, #0
  405c6c:	d003      	beq.n	405c76 <vTaskIncrementTick+0x32>
  405c6e:	4b42      	ldr	r3, [pc, #264]	; (405d78 <vTaskIncrementTick+0x134>)
  405c70:	4798      	blx	r3
  405c72:	bf00      	nop
  405c74:	e7fd      	b.n	405c72 <vTaskIncrementTick+0x2e>

			pxTemp = pxDelayedTaskList;
  405c76:	4b3f      	ldr	r3, [pc, #252]	; (405d74 <vTaskIncrementTick+0x130>)
  405c78:	681b      	ldr	r3, [r3, #0]
  405c7a:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  405c7c:	4b3f      	ldr	r3, [pc, #252]	; (405d7c <vTaskIncrementTick+0x138>)
  405c7e:	681a      	ldr	r2, [r3, #0]
  405c80:	4b3c      	ldr	r3, [pc, #240]	; (405d74 <vTaskIncrementTick+0x130>)
  405c82:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  405c84:	4b3d      	ldr	r3, [pc, #244]	; (405d7c <vTaskIncrementTick+0x138>)
  405c86:	68fa      	ldr	r2, [r7, #12]
  405c88:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
  405c8a:	4b3d      	ldr	r3, [pc, #244]	; (405d80 <vTaskIncrementTick+0x13c>)
  405c8c:	681b      	ldr	r3, [r3, #0]
  405c8e:	1c5a      	adds	r2, r3, #1
  405c90:	4b3b      	ldr	r3, [pc, #236]	; (405d80 <vTaskIncrementTick+0x13c>)
  405c92:	601a      	str	r2, [r3, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  405c94:	4b37      	ldr	r3, [pc, #220]	; (405d74 <vTaskIncrementTick+0x130>)
  405c96:	681b      	ldr	r3, [r3, #0]
  405c98:	681b      	ldr	r3, [r3, #0]
  405c9a:	2b00      	cmp	r3, #0
  405c9c:	d104      	bne.n	405ca8 <vTaskIncrementTick+0x64>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  405c9e:	4b39      	ldr	r3, [pc, #228]	; (405d84 <vTaskIncrementTick+0x140>)
  405ca0:	f04f 32ff 	mov.w	r2, #4294967295
  405ca4:	601a      	str	r2, [r3, #0]
  405ca6:	e008      	b.n	405cba <vTaskIncrementTick+0x76>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  405ca8:	4b32      	ldr	r3, [pc, #200]	; (405d74 <vTaskIncrementTick+0x130>)
  405caa:	681b      	ldr	r3, [r3, #0]
  405cac:	68db      	ldr	r3, [r3, #12]
  405cae:	68db      	ldr	r3, [r3, #12]
  405cb0:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  405cb2:	68bb      	ldr	r3, [r7, #8]
  405cb4:	685a      	ldr	r2, [r3, #4]
  405cb6:	4b33      	ldr	r3, [pc, #204]	; (405d84 <vTaskIncrementTick+0x140>)
  405cb8:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  405cba:	4b2d      	ldr	r3, [pc, #180]	; (405d70 <vTaskIncrementTick+0x12c>)
  405cbc:	681a      	ldr	r2, [r3, #0]
  405cbe:	4b31      	ldr	r3, [pc, #196]	; (405d84 <vTaskIncrementTick+0x140>)
  405cc0:	681b      	ldr	r3, [r3, #0]
  405cc2:	429a      	cmp	r2, r3
  405cc4:	d341      	bcc.n	405d4a <vTaskIncrementTick+0x106>
  405cc6:	4b2b      	ldr	r3, [pc, #172]	; (405d74 <vTaskIncrementTick+0x130>)
  405cc8:	681b      	ldr	r3, [r3, #0]
  405cca:	681b      	ldr	r3, [r3, #0]
  405ccc:	2b00      	cmp	r3, #0
  405cce:	d104      	bne.n	405cda <vTaskIncrementTick+0x96>
  405cd0:	4b2c      	ldr	r3, [pc, #176]	; (405d84 <vTaskIncrementTick+0x140>)
  405cd2:	f04f 32ff 	mov.w	r2, #4294967295
  405cd6:	601a      	str	r2, [r3, #0]
  405cd8:	e037      	b.n	405d4a <vTaskIncrementTick+0x106>
  405cda:	4b26      	ldr	r3, [pc, #152]	; (405d74 <vTaskIncrementTick+0x130>)
  405cdc:	681b      	ldr	r3, [r3, #0]
  405cde:	68db      	ldr	r3, [r3, #12]
  405ce0:	68db      	ldr	r3, [r3, #12]
  405ce2:	60bb      	str	r3, [r7, #8]
  405ce4:	68bb      	ldr	r3, [r7, #8]
  405ce6:	685b      	ldr	r3, [r3, #4]
  405ce8:	607b      	str	r3, [r7, #4]
  405cea:	4b21      	ldr	r3, [pc, #132]	; (405d70 <vTaskIncrementTick+0x12c>)
  405cec:	681a      	ldr	r2, [r3, #0]
  405cee:	687b      	ldr	r3, [r7, #4]
  405cf0:	429a      	cmp	r2, r3
  405cf2:	d203      	bcs.n	405cfc <vTaskIncrementTick+0xb8>
  405cf4:	4b23      	ldr	r3, [pc, #140]	; (405d84 <vTaskIncrementTick+0x140>)
  405cf6:	687a      	ldr	r2, [r7, #4]
  405cf8:	601a      	str	r2, [r3, #0]
  405cfa:	e026      	b.n	405d4a <vTaskIncrementTick+0x106>
  405cfc:	68bb      	ldr	r3, [r7, #8]
  405cfe:	3304      	adds	r3, #4
  405d00:	4618      	mov	r0, r3
  405d02:	4b21      	ldr	r3, [pc, #132]	; (405d88 <vTaskIncrementTick+0x144>)
  405d04:	4798      	blx	r3
  405d06:	68bb      	ldr	r3, [r7, #8]
  405d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  405d0a:	2b00      	cmp	r3, #0
  405d0c:	d004      	beq.n	405d18 <vTaskIncrementTick+0xd4>
  405d0e:	68bb      	ldr	r3, [r7, #8]
  405d10:	3318      	adds	r3, #24
  405d12:	4618      	mov	r0, r3
  405d14:	4b1c      	ldr	r3, [pc, #112]	; (405d88 <vTaskIncrementTick+0x144>)
  405d16:	4798      	blx	r3
  405d18:	68bb      	ldr	r3, [r7, #8]
  405d1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405d1c:	4b1b      	ldr	r3, [pc, #108]	; (405d8c <vTaskIncrementTick+0x148>)
  405d1e:	681b      	ldr	r3, [r3, #0]
  405d20:	429a      	cmp	r2, r3
  405d22:	d903      	bls.n	405d2c <vTaskIncrementTick+0xe8>
  405d24:	68bb      	ldr	r3, [r7, #8]
  405d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405d28:	4b18      	ldr	r3, [pc, #96]	; (405d8c <vTaskIncrementTick+0x148>)
  405d2a:	601a      	str	r2, [r3, #0]
  405d2c:	68bb      	ldr	r3, [r7, #8]
  405d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405d30:	4613      	mov	r3, r2
  405d32:	009b      	lsls	r3, r3, #2
  405d34:	4413      	add	r3, r2
  405d36:	009b      	lsls	r3, r3, #2
  405d38:	4a15      	ldr	r2, [pc, #84]	; (405d90 <vTaskIncrementTick+0x14c>)
  405d3a:	441a      	add	r2, r3
  405d3c:	68bb      	ldr	r3, [r7, #8]
  405d3e:	3304      	adds	r3, #4
  405d40:	4610      	mov	r0, r2
  405d42:	4619      	mov	r1, r3
  405d44:	4b13      	ldr	r3, [pc, #76]	; (405d94 <vTaskIncrementTick+0x150>)
  405d46:	4798      	blx	r3
  405d48:	e7bd      	b.n	405cc6 <vTaskIncrementTick+0x82>
  405d4a:	e006      	b.n	405d5a <vTaskIncrementTick+0x116>
	}
	else
	{
		++uxMissedTicks;
  405d4c:	4b12      	ldr	r3, [pc, #72]	; (405d98 <vTaskIncrementTick+0x154>)
  405d4e:	681b      	ldr	r3, [r3, #0]
  405d50:	1c5a      	adds	r2, r3, #1
  405d52:	4b11      	ldr	r3, [pc, #68]	; (405d98 <vTaskIncrementTick+0x154>)
  405d54:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  405d56:	4b11      	ldr	r3, [pc, #68]	; (405d9c <vTaskIncrementTick+0x158>)
  405d58:	4798      	blx	r3

	#if ( configUSE_TICK_HOOK == 1 )
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
  405d5a:	4b0f      	ldr	r3, [pc, #60]	; (405d98 <vTaskIncrementTick+0x154>)
  405d5c:	681b      	ldr	r3, [r3, #0]
  405d5e:	2b00      	cmp	r3, #0
  405d60:	d101      	bne.n	405d66 <vTaskIncrementTick+0x122>
		{
			vApplicationTickHook();
  405d62:	4b0e      	ldr	r3, [pc, #56]	; (405d9c <vTaskIncrementTick+0x158>)
  405d64:	4798      	blx	r3
		}
	}
	#endif
}
  405d66:	3710      	adds	r7, #16
  405d68:	46bd      	mov	sp, r7
  405d6a:	bd80      	pop	{r7, pc}
  405d6c:	20003e0c 	.word	0x20003e0c
  405d70:	20003dfc 	.word	0x20003dfc
  405d74:	20003db0 	.word	0x20003db0
  405d78:	00404b51 	.word	0x00404b51
  405d7c:	20003db4 	.word	0x20003db4
  405d80:	20003e18 	.word	0x20003e18
  405d84:	20000134 	.word	0x20000134
  405d88:	00404939 	.word	0x00404939
  405d8c:	20003e04 	.word	0x20003e04
  405d90:	20003d10 	.word	0x20003d10
  405d94:	00404879 	.word	0x00404879
  405d98:	20003e10 	.word	0x20003e10
  405d9c:	00407529 	.word	0x00407529

00405da0 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  405da0:	b580      	push	{r7, lr}
  405da2:	b082      	sub	sp, #8
  405da4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  405da6:	4b2a      	ldr	r3, [pc, #168]	; (405e50 <vTaskSwitchContext+0xb0>)
  405da8:	681b      	ldr	r3, [r3, #0]
  405daa:	2b00      	cmp	r3, #0
  405dac:	d003      	beq.n	405db6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  405dae:	4b29      	ldr	r3, [pc, #164]	; (405e54 <vTaskSwitchContext+0xb4>)
  405db0:	2201      	movs	r2, #1
  405db2:	601a      	str	r2, [r3, #0]
  405db4:	e048      	b.n	405e48 <vTaskSwitchContext+0xa8>
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  405db6:	4b28      	ldr	r3, [pc, #160]	; (405e58 <vTaskSwitchContext+0xb8>)
  405db8:	681b      	ldr	r3, [r3, #0]
  405dba:	681a      	ldr	r2, [r3, #0]
  405dbc:	4b26      	ldr	r3, [pc, #152]	; (405e58 <vTaskSwitchContext+0xb8>)
  405dbe:	681b      	ldr	r3, [r3, #0]
  405dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405dc2:	429a      	cmp	r2, r3
  405dc4:	d809      	bhi.n	405dda <vTaskSwitchContext+0x3a>
  405dc6:	4b24      	ldr	r3, [pc, #144]	; (405e58 <vTaskSwitchContext+0xb8>)
  405dc8:	681a      	ldr	r2, [r3, #0]
  405dca:	4b23      	ldr	r3, [pc, #140]	; (405e58 <vTaskSwitchContext+0xb8>)
  405dcc:	681b      	ldr	r3, [r3, #0]
  405dce:	3334      	adds	r3, #52	; 0x34
  405dd0:	4610      	mov	r0, r2
  405dd2:	4619      	mov	r1, r3
  405dd4:	4b21      	ldr	r3, [pc, #132]	; (405e5c <vTaskSwitchContext+0xbc>)
  405dd6:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  405dd8:	e00d      	b.n	405df6 <vTaskSwitchContext+0x56>
  405dda:	e00c      	b.n	405df6 <vTaskSwitchContext+0x56>
  405ddc:	4b20      	ldr	r3, [pc, #128]	; (405e60 <vTaskSwitchContext+0xc0>)
  405dde:	681b      	ldr	r3, [r3, #0]
  405de0:	2b00      	cmp	r3, #0
  405de2:	d103      	bne.n	405dec <vTaskSwitchContext+0x4c>
  405de4:	4b1f      	ldr	r3, [pc, #124]	; (405e64 <vTaskSwitchContext+0xc4>)
  405de6:	4798      	blx	r3
  405de8:	bf00      	nop
  405dea:	e7fd      	b.n	405de8 <vTaskSwitchContext+0x48>
  405dec:	4b1c      	ldr	r3, [pc, #112]	; (405e60 <vTaskSwitchContext+0xc0>)
  405dee:	681b      	ldr	r3, [r3, #0]
  405df0:	1e5a      	subs	r2, r3, #1
  405df2:	4b1b      	ldr	r3, [pc, #108]	; (405e60 <vTaskSwitchContext+0xc0>)
  405df4:	601a      	str	r2, [r3, #0]
  405df6:	4b1a      	ldr	r3, [pc, #104]	; (405e60 <vTaskSwitchContext+0xc0>)
  405df8:	681a      	ldr	r2, [r3, #0]
  405dfa:	491b      	ldr	r1, [pc, #108]	; (405e68 <vTaskSwitchContext+0xc8>)
  405dfc:	4613      	mov	r3, r2
  405dfe:	009b      	lsls	r3, r3, #2
  405e00:	4413      	add	r3, r2
  405e02:	009b      	lsls	r3, r3, #2
  405e04:	440b      	add	r3, r1
  405e06:	681b      	ldr	r3, [r3, #0]
  405e08:	2b00      	cmp	r3, #0
  405e0a:	d0e7      	beq.n	405ddc <vTaskSwitchContext+0x3c>
  405e0c:	4b14      	ldr	r3, [pc, #80]	; (405e60 <vTaskSwitchContext+0xc0>)
  405e0e:	681a      	ldr	r2, [r3, #0]
  405e10:	4613      	mov	r3, r2
  405e12:	009b      	lsls	r3, r3, #2
  405e14:	4413      	add	r3, r2
  405e16:	009b      	lsls	r3, r3, #2
  405e18:	4a13      	ldr	r2, [pc, #76]	; (405e68 <vTaskSwitchContext+0xc8>)
  405e1a:	4413      	add	r3, r2
  405e1c:	607b      	str	r3, [r7, #4]
  405e1e:	687b      	ldr	r3, [r7, #4]
  405e20:	685b      	ldr	r3, [r3, #4]
  405e22:	685a      	ldr	r2, [r3, #4]
  405e24:	687b      	ldr	r3, [r7, #4]
  405e26:	605a      	str	r2, [r3, #4]
  405e28:	687b      	ldr	r3, [r7, #4]
  405e2a:	685a      	ldr	r2, [r3, #4]
  405e2c:	687b      	ldr	r3, [r7, #4]
  405e2e:	3308      	adds	r3, #8
  405e30:	429a      	cmp	r2, r3
  405e32:	d104      	bne.n	405e3e <vTaskSwitchContext+0x9e>
  405e34:	687b      	ldr	r3, [r7, #4]
  405e36:	685b      	ldr	r3, [r3, #4]
  405e38:	685a      	ldr	r2, [r3, #4]
  405e3a:	687b      	ldr	r3, [r7, #4]
  405e3c:	605a      	str	r2, [r3, #4]
  405e3e:	687b      	ldr	r3, [r7, #4]
  405e40:	685b      	ldr	r3, [r3, #4]
  405e42:	68da      	ldr	r2, [r3, #12]
  405e44:	4b04      	ldr	r3, [pc, #16]	; (405e58 <vTaskSwitchContext+0xb8>)
  405e46:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();
	}
}
  405e48:	3708      	adds	r7, #8
  405e4a:	46bd      	mov	sp, r7
  405e4c:	bd80      	pop	{r7, pc}
  405e4e:	bf00      	nop
  405e50:	20003e0c 	.word	0x20003e0c
  405e54:	20003e14 	.word	0x20003e14
  405e58:	20003d0c 	.word	0x20003d0c
  405e5c:	004074f5 	.word	0x004074f5
  405e60:	20003e04 	.word	0x20003e04
  405e64:	00404b51 	.word	0x00404b51
  405e68:	20003d10 	.word	0x20003d10

00405e6c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  405e6c:	b580      	push	{r7, lr}
  405e6e:	b084      	sub	sp, #16
  405e70:	af00      	add	r7, sp, #0
  405e72:	6078      	str	r0, [r7, #4]
  405e74:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
  405e76:	687b      	ldr	r3, [r7, #4]
  405e78:	2b00      	cmp	r3, #0
  405e7a:	d103      	bne.n	405e84 <vTaskPlaceOnEventList+0x18>
  405e7c:	4b13      	ldr	r3, [pc, #76]	; (405ecc <vTaskPlaceOnEventList+0x60>)
  405e7e:	4798      	blx	r3
  405e80:	bf00      	nop
  405e82:	e7fd      	b.n	405e80 <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  405e84:	4b12      	ldr	r3, [pc, #72]	; (405ed0 <vTaskPlaceOnEventList+0x64>)
  405e86:	681b      	ldr	r3, [r3, #0]
  405e88:	3318      	adds	r3, #24
  405e8a:	6878      	ldr	r0, [r7, #4]
  405e8c:	4619      	mov	r1, r3
  405e8e:	4b11      	ldr	r3, [pc, #68]	; (405ed4 <vTaskPlaceOnEventList+0x68>)
  405e90:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  405e92:	4b0f      	ldr	r3, [pc, #60]	; (405ed0 <vTaskPlaceOnEventList+0x64>)
  405e94:	681b      	ldr	r3, [r3, #0]
  405e96:	3304      	adds	r3, #4
  405e98:	4618      	mov	r0, r3
  405e9a:	4b0f      	ldr	r3, [pc, #60]	; (405ed8 <vTaskPlaceOnEventList+0x6c>)
  405e9c:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  405e9e:	683b      	ldr	r3, [r7, #0]
  405ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
  405ea4:	d107      	bne.n	405eb6 <vTaskPlaceOnEventList+0x4a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  405ea6:	4b0a      	ldr	r3, [pc, #40]	; (405ed0 <vTaskPlaceOnEventList+0x64>)
  405ea8:	681b      	ldr	r3, [r3, #0]
  405eaa:	3304      	adds	r3, #4
  405eac:	480b      	ldr	r0, [pc, #44]	; (405edc <vTaskPlaceOnEventList+0x70>)
  405eae:	4619      	mov	r1, r3
  405eb0:	4b0b      	ldr	r3, [pc, #44]	; (405ee0 <vTaskPlaceOnEventList+0x74>)
  405eb2:	4798      	blx	r3
  405eb4:	e007      	b.n	405ec6 <vTaskPlaceOnEventList+0x5a>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  405eb6:	4b0b      	ldr	r3, [pc, #44]	; (405ee4 <vTaskPlaceOnEventList+0x78>)
  405eb8:	681a      	ldr	r2, [r3, #0]
  405eba:	683b      	ldr	r3, [r7, #0]
  405ebc:	4413      	add	r3, r2
  405ebe:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  405ec0:	68f8      	ldr	r0, [r7, #12]
  405ec2:	4b09      	ldr	r3, [pc, #36]	; (405ee8 <vTaskPlaceOnEventList+0x7c>)
  405ec4:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  405ec6:	3710      	adds	r7, #16
  405ec8:	46bd      	mov	sp, r7
  405eca:	bd80      	pop	{r7, pc}
  405ecc:	00404b51 	.word	0x00404b51
  405ed0:	20003d0c 	.word	0x20003d0c
  405ed4:	004048c9 	.word	0x004048c9
  405ed8:	00404939 	.word	0x00404939
  405edc:	20003de4 	.word	0x20003de4
  405ee0:	00404879 	.word	0x00404879
  405ee4:	20003dfc 	.word	0x20003dfc
  405ee8:	004062bd 	.word	0x004062bd

00405eec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  405eec:	b580      	push	{r7, lr}
  405eee:	b084      	sub	sp, #16
  405ef0:	af00      	add	r7, sp, #0
  405ef2:	6078      	str	r0, [r7, #4]
  405ef4:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  405ef6:	687b      	ldr	r3, [r7, #4]
  405ef8:	2b00      	cmp	r3, #0
  405efa:	d103      	bne.n	405f04 <vTaskPlaceOnEventListRestricted+0x18>
  405efc:	4b0d      	ldr	r3, [pc, #52]	; (405f34 <vTaskPlaceOnEventListRestricted+0x48>)
  405efe:	4798      	blx	r3
  405f00:	bf00      	nop
  405f02:	e7fd      	b.n	405f00 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  405f04:	4b0c      	ldr	r3, [pc, #48]	; (405f38 <vTaskPlaceOnEventListRestricted+0x4c>)
  405f06:	681b      	ldr	r3, [r3, #0]
  405f08:	3318      	adds	r3, #24
  405f0a:	6878      	ldr	r0, [r7, #4]
  405f0c:	4619      	mov	r1, r3
  405f0e:	4b0b      	ldr	r3, [pc, #44]	; (405f3c <vTaskPlaceOnEventListRestricted+0x50>)
  405f10:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  405f12:	4b09      	ldr	r3, [pc, #36]	; (405f38 <vTaskPlaceOnEventListRestricted+0x4c>)
  405f14:	681b      	ldr	r3, [r3, #0]
  405f16:	3304      	adds	r3, #4
  405f18:	4618      	mov	r0, r3
  405f1a:	4b09      	ldr	r3, [pc, #36]	; (405f40 <vTaskPlaceOnEventListRestricted+0x54>)
  405f1c:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  405f1e:	4b09      	ldr	r3, [pc, #36]	; (405f44 <vTaskPlaceOnEventListRestricted+0x58>)
  405f20:	681a      	ldr	r2, [r3, #0]
  405f22:	683b      	ldr	r3, [r7, #0]
  405f24:	4413      	add	r3, r2
  405f26:	60fb      	str	r3, [r7, #12]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  405f28:	68f8      	ldr	r0, [r7, #12]
  405f2a:	4b07      	ldr	r3, [pc, #28]	; (405f48 <vTaskPlaceOnEventListRestricted+0x5c>)
  405f2c:	4798      	blx	r3
	}
  405f2e:	3710      	adds	r7, #16
  405f30:	46bd      	mov	sp, r7
  405f32:	bd80      	pop	{r7, pc}
  405f34:	00404b51 	.word	0x00404b51
  405f38:	20003d0c 	.word	0x20003d0c
  405f3c:	00404879 	.word	0x00404879
  405f40:	00404939 	.word	0x00404939
  405f44:	20003dfc 	.word	0x20003dfc
  405f48:	004062bd 	.word	0x004062bd

00405f4c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  405f4c:	b580      	push	{r7, lr}
  405f4e:	b084      	sub	sp, #16
  405f50:	af00      	add	r7, sp, #0
  405f52:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  405f54:	687b      	ldr	r3, [r7, #4]
  405f56:	68db      	ldr	r3, [r3, #12]
  405f58:	68db      	ldr	r3, [r3, #12]
  405f5a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
  405f5c:	68bb      	ldr	r3, [r7, #8]
  405f5e:	2b00      	cmp	r3, #0
  405f60:	d103      	bne.n	405f6a <xTaskRemoveFromEventList+0x1e>
  405f62:	4b21      	ldr	r3, [pc, #132]	; (405fe8 <xTaskRemoveFromEventList+0x9c>)
  405f64:	4798      	blx	r3
  405f66:	bf00      	nop
  405f68:	e7fd      	b.n	405f66 <xTaskRemoveFromEventList+0x1a>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  405f6a:	68bb      	ldr	r3, [r7, #8]
  405f6c:	3318      	adds	r3, #24
  405f6e:	4618      	mov	r0, r3
  405f70:	4b1e      	ldr	r3, [pc, #120]	; (405fec <xTaskRemoveFromEventList+0xa0>)
  405f72:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  405f74:	4b1e      	ldr	r3, [pc, #120]	; (405ff0 <xTaskRemoveFromEventList+0xa4>)
  405f76:	681b      	ldr	r3, [r3, #0]
  405f78:	2b00      	cmp	r3, #0
  405f7a:	d11d      	bne.n	405fb8 <xTaskRemoveFromEventList+0x6c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  405f7c:	68bb      	ldr	r3, [r7, #8]
  405f7e:	3304      	adds	r3, #4
  405f80:	4618      	mov	r0, r3
  405f82:	4b1a      	ldr	r3, [pc, #104]	; (405fec <xTaskRemoveFromEventList+0xa0>)
  405f84:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  405f86:	68bb      	ldr	r3, [r7, #8]
  405f88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405f8a:	4b1a      	ldr	r3, [pc, #104]	; (405ff4 <xTaskRemoveFromEventList+0xa8>)
  405f8c:	681b      	ldr	r3, [r3, #0]
  405f8e:	429a      	cmp	r2, r3
  405f90:	d903      	bls.n	405f9a <xTaskRemoveFromEventList+0x4e>
  405f92:	68bb      	ldr	r3, [r7, #8]
  405f94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405f96:	4b17      	ldr	r3, [pc, #92]	; (405ff4 <xTaskRemoveFromEventList+0xa8>)
  405f98:	601a      	str	r2, [r3, #0]
  405f9a:	68bb      	ldr	r3, [r7, #8]
  405f9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405f9e:	4613      	mov	r3, r2
  405fa0:	009b      	lsls	r3, r3, #2
  405fa2:	4413      	add	r3, r2
  405fa4:	009b      	lsls	r3, r3, #2
  405fa6:	4a14      	ldr	r2, [pc, #80]	; (405ff8 <xTaskRemoveFromEventList+0xac>)
  405fa8:	441a      	add	r2, r3
  405faa:	68bb      	ldr	r3, [r7, #8]
  405fac:	3304      	adds	r3, #4
  405fae:	4610      	mov	r0, r2
  405fb0:	4619      	mov	r1, r3
  405fb2:	4b12      	ldr	r3, [pc, #72]	; (405ffc <xTaskRemoveFromEventList+0xb0>)
  405fb4:	4798      	blx	r3
  405fb6:	e005      	b.n	405fc4 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  405fb8:	68bb      	ldr	r3, [r7, #8]
  405fba:	3318      	adds	r3, #24
  405fbc:	4810      	ldr	r0, [pc, #64]	; (406000 <xTaskRemoveFromEventList+0xb4>)
  405fbe:	4619      	mov	r1, r3
  405fc0:	4b0e      	ldr	r3, [pc, #56]	; (405ffc <xTaskRemoveFromEventList+0xb0>)
  405fc2:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  405fc4:	68bb      	ldr	r3, [r7, #8]
  405fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405fc8:	4b0e      	ldr	r3, [pc, #56]	; (406004 <xTaskRemoveFromEventList+0xb8>)
  405fca:	681b      	ldr	r3, [r3, #0]
  405fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405fce:	429a      	cmp	r2, r3
  405fd0:	d302      	bcc.n	405fd8 <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
  405fd2:	2301      	movs	r3, #1
  405fd4:	60fb      	str	r3, [r7, #12]
  405fd6:	e001      	b.n	405fdc <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
  405fd8:	2300      	movs	r3, #0
  405fda:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
  405fdc:	68fb      	ldr	r3, [r7, #12]
}
  405fde:	4618      	mov	r0, r3
  405fe0:	3710      	adds	r7, #16
  405fe2:	46bd      	mov	sp, r7
  405fe4:	bd80      	pop	{r7, pc}
  405fe6:	bf00      	nop
  405fe8:	00404b51 	.word	0x00404b51
  405fec:	00404939 	.word	0x00404939
  405ff0:	20003e0c 	.word	0x20003e0c
  405ff4:	20003e04 	.word	0x20003e04
  405ff8:	20003d10 	.word	0x20003d10
  405ffc:	00404879 	.word	0x00404879
  406000:	20003db8 	.word	0x20003db8
  406004:	20003d0c 	.word	0x20003d0c

00406008 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  406008:	b580      	push	{r7, lr}
  40600a:	b082      	sub	sp, #8
  40600c:	af00      	add	r7, sp, #0
  40600e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  406010:	687b      	ldr	r3, [r7, #4]
  406012:	2b00      	cmp	r3, #0
  406014:	d103      	bne.n	40601e <vTaskSetTimeOutState+0x16>
  406016:	4b07      	ldr	r3, [pc, #28]	; (406034 <vTaskSetTimeOutState+0x2c>)
  406018:	4798      	blx	r3
  40601a:	bf00      	nop
  40601c:	e7fd      	b.n	40601a <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  40601e:	4b06      	ldr	r3, [pc, #24]	; (406038 <vTaskSetTimeOutState+0x30>)
  406020:	681a      	ldr	r2, [r3, #0]
  406022:	687b      	ldr	r3, [r7, #4]
  406024:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  406026:	4b05      	ldr	r3, [pc, #20]	; (40603c <vTaskSetTimeOutState+0x34>)
  406028:	681a      	ldr	r2, [r3, #0]
  40602a:	687b      	ldr	r3, [r7, #4]
  40602c:	605a      	str	r2, [r3, #4]
}
  40602e:	3708      	adds	r7, #8
  406030:	46bd      	mov	sp, r7
  406032:	bd80      	pop	{r7, pc}
  406034:	00404b51 	.word	0x00404b51
  406038:	20003e18 	.word	0x20003e18
  40603c:	20003dfc 	.word	0x20003dfc

00406040 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  406040:	b580      	push	{r7, lr}
  406042:	b084      	sub	sp, #16
  406044:	af00      	add	r7, sp, #0
  406046:	6078      	str	r0, [r7, #4]
  406048:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  40604a:	687b      	ldr	r3, [r7, #4]
  40604c:	2b00      	cmp	r3, #0
  40604e:	d103      	bne.n	406058 <xTaskCheckForTimeOut+0x18>
  406050:	4b22      	ldr	r3, [pc, #136]	; (4060dc <xTaskCheckForTimeOut+0x9c>)
  406052:	4798      	blx	r3
  406054:	bf00      	nop
  406056:	e7fd      	b.n	406054 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
  406058:	683b      	ldr	r3, [r7, #0]
  40605a:	2b00      	cmp	r3, #0
  40605c:	d103      	bne.n	406066 <xTaskCheckForTimeOut+0x26>
  40605e:	4b1f      	ldr	r3, [pc, #124]	; (4060dc <xTaskCheckForTimeOut+0x9c>)
  406060:	4798      	blx	r3
  406062:	bf00      	nop
  406064:	e7fd      	b.n	406062 <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
  406066:	4b1e      	ldr	r3, [pc, #120]	; (4060e0 <xTaskCheckForTimeOut+0xa0>)
  406068:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  40606a:	683b      	ldr	r3, [r7, #0]
  40606c:	681b      	ldr	r3, [r3, #0]
  40606e:	f1b3 3fff 	cmp.w	r3, #4294967295
  406072:	d102      	bne.n	40607a <xTaskCheckForTimeOut+0x3a>
			{
				xReturn = pdFALSE;
  406074:	2300      	movs	r3, #0
  406076:	60fb      	str	r3, [r7, #12]
  406078:	e029      	b.n	4060ce <xTaskCheckForTimeOut+0x8e>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  40607a:	687b      	ldr	r3, [r7, #4]
  40607c:	681a      	ldr	r2, [r3, #0]
  40607e:	4b19      	ldr	r3, [pc, #100]	; (4060e4 <xTaskCheckForTimeOut+0xa4>)
  406080:	681b      	ldr	r3, [r3, #0]
  406082:	429a      	cmp	r2, r3
  406084:	d008      	beq.n	406098 <xTaskCheckForTimeOut+0x58>
  406086:	687b      	ldr	r3, [r7, #4]
  406088:	685a      	ldr	r2, [r3, #4]
  40608a:	4b17      	ldr	r3, [pc, #92]	; (4060e8 <xTaskCheckForTimeOut+0xa8>)
  40608c:	681b      	ldr	r3, [r3, #0]
  40608e:	429a      	cmp	r2, r3
  406090:	d802      	bhi.n	406098 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  406092:	2301      	movs	r3, #1
  406094:	60fb      	str	r3, [r7, #12]
  406096:	e01a      	b.n	4060ce <xTaskCheckForTimeOut+0x8e>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  406098:	4b13      	ldr	r3, [pc, #76]	; (4060e8 <xTaskCheckForTimeOut+0xa8>)
  40609a:	681a      	ldr	r2, [r3, #0]
  40609c:	687b      	ldr	r3, [r7, #4]
  40609e:	685b      	ldr	r3, [r3, #4]
  4060a0:	1ad2      	subs	r2, r2, r3
  4060a2:	683b      	ldr	r3, [r7, #0]
  4060a4:	681b      	ldr	r3, [r3, #0]
  4060a6:	429a      	cmp	r2, r3
  4060a8:	d20f      	bcs.n	4060ca <xTaskCheckForTimeOut+0x8a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  4060aa:	683b      	ldr	r3, [r7, #0]
  4060ac:	681a      	ldr	r2, [r3, #0]
  4060ae:	687b      	ldr	r3, [r7, #4]
  4060b0:	6859      	ldr	r1, [r3, #4]
  4060b2:	4b0d      	ldr	r3, [pc, #52]	; (4060e8 <xTaskCheckForTimeOut+0xa8>)
  4060b4:	681b      	ldr	r3, [r3, #0]
  4060b6:	1acb      	subs	r3, r1, r3
  4060b8:	441a      	add	r2, r3
  4060ba:	683b      	ldr	r3, [r7, #0]
  4060bc:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4060be:	6878      	ldr	r0, [r7, #4]
  4060c0:	4b0a      	ldr	r3, [pc, #40]	; (4060ec <xTaskCheckForTimeOut+0xac>)
  4060c2:	4798      	blx	r3
			xReturn = pdFALSE;
  4060c4:	2300      	movs	r3, #0
  4060c6:	60fb      	str	r3, [r7, #12]
  4060c8:	e001      	b.n	4060ce <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			xReturn = pdTRUE;
  4060ca:	2301      	movs	r3, #1
  4060cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  4060ce:	4b08      	ldr	r3, [pc, #32]	; (4060f0 <xTaskCheckForTimeOut+0xb0>)
  4060d0:	4798      	blx	r3

	return xReturn;
  4060d2:	68fb      	ldr	r3, [r7, #12]
}
  4060d4:	4618      	mov	r0, r3
  4060d6:	3710      	adds	r7, #16
  4060d8:	46bd      	mov	sp, r7
  4060da:	bd80      	pop	{r7, pc}
  4060dc:	00404b51 	.word	0x00404b51
  4060e0:	00404b0d 	.word	0x00404b0d
  4060e4:	20003e18 	.word	0x20003e18
  4060e8:	20003dfc 	.word	0x20003dfc
  4060ec:	00406009 	.word	0x00406009
  4060f0:	00404b29 	.word	0x00404b29

004060f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  4060f4:	b480      	push	{r7}
  4060f6:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
  4060f8:	4b03      	ldr	r3, [pc, #12]	; (406108 <vTaskMissedYield+0x14>)
  4060fa:	2201      	movs	r2, #1
  4060fc:	601a      	str	r2, [r3, #0]
}
  4060fe:	46bd      	mov	sp, r7
  406100:	f85d 7b04 	ldr.w	r7, [sp], #4
  406104:	4770      	bx	lr
  406106:	bf00      	nop
  406108:	20003e14 	.word	0x20003e14

0040610c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  40610c:	b580      	push	{r7, lr}
  40610e:	b082      	sub	sp, #8
  406110:	af00      	add	r7, sp, #0
  406112:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  406114:	4b05      	ldr	r3, [pc, #20]	; (40612c <prvIdleTask+0x20>)
  406116:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  406118:	4b05      	ldr	r3, [pc, #20]	; (406130 <prvIdleTask+0x24>)
  40611a:	681b      	ldr	r3, [r3, #0]
  40611c:	2b01      	cmp	r3, #1
  40611e:	d901      	bls.n	406124 <prvIdleTask+0x18>
			{
				taskYIELD();
  406120:	4b04      	ldr	r3, [pc, #16]	; (406134 <prvIdleTask+0x28>)
  406122:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  406124:	4b04      	ldr	r3, [pc, #16]	; (406138 <prvIdleTask+0x2c>)
  406126:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  406128:	e7f4      	b.n	406114 <prvIdleTask+0x8>
  40612a:	bf00      	nop
  40612c:	00406231 	.word	0x00406231
  406130:	20003d10 	.word	0x20003d10
  406134:	00404af5 	.word	0x00404af5
  406138:	0040751d 	.word	0x0040751d

0040613c <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
  40613c:	b580      	push	{r7, lr}
  40613e:	b084      	sub	sp, #16
  406140:	af00      	add	r7, sp, #0
  406142:	60f8      	str	r0, [r7, #12]
  406144:	60b9      	str	r1, [r7, #8]
  406146:	607a      	str	r2, [r7, #4]
  406148:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  40614a:	68fb      	ldr	r3, [r7, #12]
  40614c:	3334      	adds	r3, #52	; 0x34
  40614e:	4618      	mov	r0, r3
  406150:	68b9      	ldr	r1, [r7, #8]
  406152:	220a      	movs	r2, #10
  406154:	4b14      	ldr	r3, [pc, #80]	; (4061a8 <prvInitialiseTCBVariables+0x6c>)
  406156:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  406158:	68fb      	ldr	r3, [r7, #12]
  40615a:	2200      	movs	r2, #0
  40615c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
  406160:	687b      	ldr	r3, [r7, #4]
  406162:	2b05      	cmp	r3, #5
  406164:	d901      	bls.n	40616a <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
  406166:	2305      	movs	r3, #5
  406168:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
  40616a:	68fb      	ldr	r3, [r7, #12]
  40616c:	687a      	ldr	r2, [r7, #4]
  40616e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  406170:	68fb      	ldr	r3, [r7, #12]
  406172:	687a      	ldr	r2, [r7, #4]
  406174:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  406176:	68fb      	ldr	r3, [r7, #12]
  406178:	3304      	adds	r3, #4
  40617a:	4618      	mov	r0, r3
  40617c:	4b0b      	ldr	r3, [pc, #44]	; (4061ac <prvInitialiseTCBVariables+0x70>)
  40617e:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  406180:	68fb      	ldr	r3, [r7, #12]
  406182:	3318      	adds	r3, #24
  406184:	4618      	mov	r0, r3
  406186:	4b09      	ldr	r3, [pc, #36]	; (4061ac <prvInitialiseTCBVariables+0x70>)
  406188:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  40618a:	68fb      	ldr	r3, [r7, #12]
  40618c:	68fa      	ldr	r2, [r7, #12]
  40618e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  406190:	687b      	ldr	r3, [r7, #4]
  406192:	f1c3 0206 	rsb	r2, r3, #6
  406196:	68fb      	ldr	r3, [r7, #12]
  406198:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  40619a:	68fb      	ldr	r3, [r7, #12]
  40619c:	68fa      	ldr	r2, [r7, #12]
  40619e:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
  4061a0:	3710      	adds	r7, #16
  4061a2:	46bd      	mov	sp, r7
  4061a4:	bd80      	pop	{r7, pc}
  4061a6:	bf00      	nop
  4061a8:	004087bd 	.word	0x004087bd
  4061ac:	00404861 	.word	0x00404861

004061b0 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
  4061b0:	b580      	push	{r7, lr}
  4061b2:	b082      	sub	sp, #8
  4061b4:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  4061b6:	2300      	movs	r3, #0
  4061b8:	607b      	str	r3, [r7, #4]
  4061ba:	e00c      	b.n	4061d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  4061bc:	687a      	ldr	r2, [r7, #4]
  4061be:	4613      	mov	r3, r2
  4061c0:	009b      	lsls	r3, r3, #2
  4061c2:	4413      	add	r3, r2
  4061c4:	009b      	lsls	r3, r3, #2
  4061c6:	4a11      	ldr	r2, [pc, #68]	; (40620c <prvInitialiseTaskLists+0x5c>)
  4061c8:	4413      	add	r3, r2
  4061ca:	4618      	mov	r0, r3
  4061cc:	4b10      	ldr	r3, [pc, #64]	; (406210 <prvInitialiseTaskLists+0x60>)
  4061ce:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  4061d0:	687b      	ldr	r3, [r7, #4]
  4061d2:	3301      	adds	r3, #1
  4061d4:	607b      	str	r3, [r7, #4]
  4061d6:	687b      	ldr	r3, [r7, #4]
  4061d8:	2b05      	cmp	r3, #5
  4061da:	d9ef      	bls.n	4061bc <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  4061dc:	480d      	ldr	r0, [pc, #52]	; (406214 <prvInitialiseTaskLists+0x64>)
  4061de:	4b0c      	ldr	r3, [pc, #48]	; (406210 <prvInitialiseTaskLists+0x60>)
  4061e0:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  4061e2:	480d      	ldr	r0, [pc, #52]	; (406218 <prvInitialiseTaskLists+0x68>)
  4061e4:	4b0a      	ldr	r3, [pc, #40]	; (406210 <prvInitialiseTaskLists+0x60>)
  4061e6:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
  4061e8:	480c      	ldr	r0, [pc, #48]	; (40621c <prvInitialiseTaskLists+0x6c>)
  4061ea:	4b09      	ldr	r3, [pc, #36]	; (406210 <prvInitialiseTaskLists+0x60>)
  4061ec:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  4061ee:	480c      	ldr	r0, [pc, #48]	; (406220 <prvInitialiseTaskLists+0x70>)
  4061f0:	4b07      	ldr	r3, [pc, #28]	; (406210 <prvInitialiseTaskLists+0x60>)
  4061f2:	4798      	blx	r3
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  4061f4:	480b      	ldr	r0, [pc, #44]	; (406224 <prvInitialiseTaskLists+0x74>)
  4061f6:	4b06      	ldr	r3, [pc, #24]	; (406210 <prvInitialiseTaskLists+0x60>)
  4061f8:	4798      	blx	r3
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  4061fa:	4b0b      	ldr	r3, [pc, #44]	; (406228 <prvInitialiseTaskLists+0x78>)
  4061fc:	4a05      	ldr	r2, [pc, #20]	; (406214 <prvInitialiseTaskLists+0x64>)
  4061fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  406200:	4b0a      	ldr	r3, [pc, #40]	; (40622c <prvInitialiseTaskLists+0x7c>)
  406202:	4a05      	ldr	r2, [pc, #20]	; (406218 <prvInitialiseTaskLists+0x68>)
  406204:	601a      	str	r2, [r3, #0]
}
  406206:	3708      	adds	r7, #8
  406208:	46bd      	mov	sp, r7
  40620a:	bd80      	pop	{r7, pc}
  40620c:	20003d10 	.word	0x20003d10
  406210:	00404821 	.word	0x00404821
  406214:	20003d88 	.word	0x20003d88
  406218:	20003d9c 	.word	0x20003d9c
  40621c:	20003db8 	.word	0x20003db8
  406220:	20003dcc 	.word	0x20003dcc
  406224:	20003de4 	.word	0x20003de4
  406228:	20003db0 	.word	0x20003db0
  40622c:	20003db4 	.word	0x20003db4

00406230 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  406230:	b580      	push	{r7, lr}
  406232:	b082      	sub	sp, #8
  406234:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  406236:	e028      	b.n	40628a <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  406238:	4b17      	ldr	r3, [pc, #92]	; (406298 <prvCheckTasksWaitingTermination+0x68>)
  40623a:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  40623c:	4b17      	ldr	r3, [pc, #92]	; (40629c <prvCheckTasksWaitingTermination+0x6c>)
  40623e:	681b      	ldr	r3, [r3, #0]
  406240:	2b00      	cmp	r3, #0
  406242:	bf14      	ite	ne
  406244:	2300      	movne	r3, #0
  406246:	2301      	moveq	r3, #1
  406248:	b2db      	uxtb	r3, r3
  40624a:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
  40624c:	4b14      	ldr	r3, [pc, #80]	; (4062a0 <prvCheckTasksWaitingTermination+0x70>)
  40624e:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  406250:	687b      	ldr	r3, [r7, #4]
  406252:	2b00      	cmp	r3, #0
  406254:	d119      	bne.n	40628a <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  406256:	4b13      	ldr	r3, [pc, #76]	; (4062a4 <prvCheckTasksWaitingTermination+0x74>)
  406258:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  40625a:	4b10      	ldr	r3, [pc, #64]	; (40629c <prvCheckTasksWaitingTermination+0x6c>)
  40625c:	68db      	ldr	r3, [r3, #12]
  40625e:	68db      	ldr	r3, [r3, #12]
  406260:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  406262:	683b      	ldr	r3, [r7, #0]
  406264:	3304      	adds	r3, #4
  406266:	4618      	mov	r0, r3
  406268:	4b0f      	ldr	r3, [pc, #60]	; (4062a8 <prvCheckTasksWaitingTermination+0x78>)
  40626a:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  40626c:	4b0f      	ldr	r3, [pc, #60]	; (4062ac <prvCheckTasksWaitingTermination+0x7c>)
  40626e:	681b      	ldr	r3, [r3, #0]
  406270:	1e5a      	subs	r2, r3, #1
  406272:	4b0e      	ldr	r3, [pc, #56]	; (4062ac <prvCheckTasksWaitingTermination+0x7c>)
  406274:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
  406276:	4b0e      	ldr	r3, [pc, #56]	; (4062b0 <prvCheckTasksWaitingTermination+0x80>)
  406278:	681b      	ldr	r3, [r3, #0]
  40627a:	1e5a      	subs	r2, r3, #1
  40627c:	4b0c      	ldr	r3, [pc, #48]	; (4062b0 <prvCheckTasksWaitingTermination+0x80>)
  40627e:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
  406280:	4b0c      	ldr	r3, [pc, #48]	; (4062b4 <prvCheckTasksWaitingTermination+0x84>)
  406282:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  406284:	6838      	ldr	r0, [r7, #0]
  406286:	4b0c      	ldr	r3, [pc, #48]	; (4062b8 <prvCheckTasksWaitingTermination+0x88>)
  406288:	4798      	blx	r3
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  40628a:	4b09      	ldr	r3, [pc, #36]	; (4062b0 <prvCheckTasksWaitingTermination+0x80>)
  40628c:	681b      	ldr	r3, [r3, #0]
  40628e:	2b00      	cmp	r3, #0
  406290:	d1d2      	bne.n	406238 <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif
}
  406292:	3708      	adds	r7, #8
  406294:	46bd      	mov	sp, r7
  406296:	bd80      	pop	{r7, pc}
  406298:	00405add 	.word	0x00405add
  40629c:	20003dcc 	.word	0x20003dcc
  4062a0:	00405af9 	.word	0x00405af9
  4062a4:	00404b0d 	.word	0x00404b0d
  4062a8:	00404939 	.word	0x00404939
  4062ac:	20003df8 	.word	0x20003df8
  4062b0:	20003de0 	.word	0x20003de0
  4062b4:	00404b29 	.word	0x00404b29
  4062b8:	0040639d 	.word	0x0040639d

004062bc <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  4062bc:	b580      	push	{r7, lr}
  4062be:	b082      	sub	sp, #8
  4062c0:	af00      	add	r7, sp, #0
  4062c2:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  4062c4:	4b13      	ldr	r3, [pc, #76]	; (406314 <prvAddCurrentTaskToDelayedList+0x58>)
  4062c6:	681b      	ldr	r3, [r3, #0]
  4062c8:	687a      	ldr	r2, [r7, #4]
  4062ca:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  4062cc:	4b12      	ldr	r3, [pc, #72]	; (406318 <prvAddCurrentTaskToDelayedList+0x5c>)
  4062ce:	681b      	ldr	r3, [r3, #0]
  4062d0:	687a      	ldr	r2, [r7, #4]
  4062d2:	429a      	cmp	r2, r3
  4062d4:	d209      	bcs.n	4062ea <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4062d6:	4b11      	ldr	r3, [pc, #68]	; (40631c <prvAddCurrentTaskToDelayedList+0x60>)
  4062d8:	681a      	ldr	r2, [r3, #0]
  4062da:	4b0e      	ldr	r3, [pc, #56]	; (406314 <prvAddCurrentTaskToDelayedList+0x58>)
  4062dc:	681b      	ldr	r3, [r3, #0]
  4062de:	3304      	adds	r3, #4
  4062e0:	4610      	mov	r0, r2
  4062e2:	4619      	mov	r1, r3
  4062e4:	4b0e      	ldr	r3, [pc, #56]	; (406320 <prvAddCurrentTaskToDelayedList+0x64>)
  4062e6:	4798      	blx	r3
  4062e8:	e010      	b.n	40630c <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4062ea:	4b0e      	ldr	r3, [pc, #56]	; (406324 <prvAddCurrentTaskToDelayedList+0x68>)
  4062ec:	681a      	ldr	r2, [r3, #0]
  4062ee:	4b09      	ldr	r3, [pc, #36]	; (406314 <prvAddCurrentTaskToDelayedList+0x58>)
  4062f0:	681b      	ldr	r3, [r3, #0]
  4062f2:	3304      	adds	r3, #4
  4062f4:	4610      	mov	r0, r2
  4062f6:	4619      	mov	r1, r3
  4062f8:	4b09      	ldr	r3, [pc, #36]	; (406320 <prvAddCurrentTaskToDelayedList+0x64>)
  4062fa:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  4062fc:	4b0a      	ldr	r3, [pc, #40]	; (406328 <prvAddCurrentTaskToDelayedList+0x6c>)
  4062fe:	681b      	ldr	r3, [r3, #0]
  406300:	687a      	ldr	r2, [r7, #4]
  406302:	429a      	cmp	r2, r3
  406304:	d202      	bcs.n	40630c <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
  406306:	4b08      	ldr	r3, [pc, #32]	; (406328 <prvAddCurrentTaskToDelayedList+0x6c>)
  406308:	687a      	ldr	r2, [r7, #4]
  40630a:	601a      	str	r2, [r3, #0]
		}
	}
}
  40630c:	3708      	adds	r7, #8
  40630e:	46bd      	mov	sp, r7
  406310:	bd80      	pop	{r7, pc}
  406312:	bf00      	nop
  406314:	20003d0c 	.word	0x20003d0c
  406318:	20003dfc 	.word	0x20003dfc
  40631c:	20003db4 	.word	0x20003db4
  406320:	004048c9 	.word	0x004048c9
  406324:	20003db0 	.word	0x20003db0
  406328:	20000134 	.word	0x20000134

0040632c <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
  40632c:	b580      	push	{r7, lr}
  40632e:	b084      	sub	sp, #16
  406330:	af00      	add	r7, sp, #0
  406332:	4603      	mov	r3, r0
  406334:	6039      	str	r1, [r7, #0]
  406336:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  406338:	204c      	movs	r0, #76	; 0x4c
  40633a:	4b15      	ldr	r3, [pc, #84]	; (406390 <prvAllocateTCBAndStack+0x64>)
  40633c:	4798      	blx	r3
  40633e:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
  406340:	68fb      	ldr	r3, [r7, #12]
  406342:	2b00      	cmp	r3, #0
  406344:	d01f      	beq.n	406386 <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  406346:	683b      	ldr	r3, [r7, #0]
  406348:	2b00      	cmp	r3, #0
  40634a:	d106      	bne.n	40635a <prvAllocateTCBAndStack+0x2e>
  40634c:	88fb      	ldrh	r3, [r7, #6]
  40634e:	009b      	lsls	r3, r3, #2
  406350:	4618      	mov	r0, r3
  406352:	4b0f      	ldr	r3, [pc, #60]	; (406390 <prvAllocateTCBAndStack+0x64>)
  406354:	4798      	blx	r3
  406356:	4603      	mov	r3, r0
  406358:	e000      	b.n	40635c <prvAllocateTCBAndStack+0x30>
  40635a:	683b      	ldr	r3, [r7, #0]
  40635c:	68fa      	ldr	r2, [r7, #12]
  40635e:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  406360:	68fb      	ldr	r3, [r7, #12]
  406362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  406364:	2b00      	cmp	r3, #0
  406366:	d105      	bne.n	406374 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  406368:	68f8      	ldr	r0, [r7, #12]
  40636a:	4b0a      	ldr	r3, [pc, #40]	; (406394 <prvAllocateTCBAndStack+0x68>)
  40636c:	4798      	blx	r3
			pxNewTCB = NULL;
  40636e:	2300      	movs	r3, #0
  406370:	60fb      	str	r3, [r7, #12]
  406372:	e008      	b.n	406386 <prvAllocateTCBAndStack+0x5a>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  406374:	68fb      	ldr	r3, [r7, #12]
  406376:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  406378:	88fb      	ldrh	r3, [r7, #6]
  40637a:	009b      	lsls	r3, r3, #2
  40637c:	4610      	mov	r0, r2
  40637e:	21a5      	movs	r1, #165	; 0xa5
  406380:	461a      	mov	r2, r3
  406382:	4b05      	ldr	r3, [pc, #20]	; (406398 <prvAllocateTCBAndStack+0x6c>)
  406384:	4798      	blx	r3
		}
	}

	return pxNewTCB;
  406386:	68fb      	ldr	r3, [r7, #12]
}
  406388:	4618      	mov	r0, r3
  40638a:	3710      	adds	r7, #16
  40638c:	46bd      	mov	sp, r7
  40638e:	bd80      	pop	{r7, pc}
  406390:	00404c05 	.word	0x00404c05
  406394:	00404d0d 	.word	0x00404d0d
  406398:	0040856d 	.word	0x0040856d

0040639c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
  40639c:	b580      	push	{r7, lr}
  40639e:	b082      	sub	sp, #8
  4063a0:	af00      	add	r7, sp, #0
  4063a2:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  4063a4:	687b      	ldr	r3, [r7, #4]
  4063a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4063a8:	4618      	mov	r0, r3
  4063aa:	4b04      	ldr	r3, [pc, #16]	; (4063bc <prvDeleteTCB+0x20>)
  4063ac:	4798      	blx	r3
		vPortFree( pxTCB );
  4063ae:	6878      	ldr	r0, [r7, #4]
  4063b0:	4b02      	ldr	r3, [pc, #8]	; (4063bc <prvDeleteTCB+0x20>)
  4063b2:	4798      	blx	r3
	}
  4063b4:	3708      	adds	r7, #8
  4063b6:	46bd      	mov	sp, r7
  4063b8:	bd80      	pop	{r7, pc}
  4063ba:	bf00      	nop
  4063bc:	00404d0d 	.word	0x00404d0d

004063c0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
  4063c0:	b480      	push	{r7}
  4063c2:	b083      	sub	sp, #12
  4063c4:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  4063c6:	4b05      	ldr	r3, [pc, #20]	; (4063dc <xTaskGetCurrentTaskHandle+0x1c>)
  4063c8:	681b      	ldr	r3, [r3, #0]
  4063ca:	607b      	str	r3, [r7, #4]

		return xReturn;
  4063cc:	687b      	ldr	r3, [r7, #4]
	}
  4063ce:	4618      	mov	r0, r3
  4063d0:	370c      	adds	r7, #12
  4063d2:	46bd      	mov	sp, r7
  4063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4063d8:	4770      	bx	lr
  4063da:	bf00      	nop
  4063dc:	20003d0c 	.word	0x20003d0c

004063e0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
  4063e0:	b480      	push	{r7}
  4063e2:	b083      	sub	sp, #12
  4063e4:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  4063e6:	4b0b      	ldr	r3, [pc, #44]	; (406414 <xTaskGetSchedulerState+0x34>)
  4063e8:	681b      	ldr	r3, [r3, #0]
  4063ea:	2b00      	cmp	r3, #0
  4063ec:	d102      	bne.n	4063f4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  4063ee:	2300      	movs	r3, #0
  4063f0:	607b      	str	r3, [r7, #4]
  4063f2:	e008      	b.n	406406 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4063f4:	4b08      	ldr	r3, [pc, #32]	; (406418 <xTaskGetSchedulerState+0x38>)
  4063f6:	681b      	ldr	r3, [r3, #0]
  4063f8:	2b00      	cmp	r3, #0
  4063fa:	d102      	bne.n	406402 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  4063fc:	2301      	movs	r3, #1
  4063fe:	607b      	str	r3, [r7, #4]
  406400:	e001      	b.n	406406 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  406402:	2302      	movs	r3, #2
  406404:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  406406:	687b      	ldr	r3, [r7, #4]
	}
  406408:	4618      	mov	r0, r3
  40640a:	370c      	adds	r7, #12
  40640c:	46bd      	mov	sp, r7
  40640e:	f85d 7b04 	ldr.w	r7, [sp], #4
  406412:	4770      	bx	lr
  406414:	20003e08 	.word	0x20003e08
  406418:	20003e0c 	.word	0x20003e0c

0040641c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  40641c:	b580      	push	{r7, lr}
  40641e:	b084      	sub	sp, #16
  406420:	af00      	add	r7, sp, #0
  406422:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  406424:	687b      	ldr	r3, [r7, #4]
  406426:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  406428:	687b      	ldr	r3, [r7, #4]
  40642a:	2b00      	cmp	r3, #0
  40642c:	d041      	beq.n	4064b2 <vTaskPriorityInherit+0x96>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  40642e:	68fb      	ldr	r3, [r7, #12]
  406430:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406432:	4b21      	ldr	r3, [pc, #132]	; (4064b8 <vTaskPriorityInherit+0x9c>)
  406434:	681b      	ldr	r3, [r3, #0]
  406436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406438:	429a      	cmp	r2, r3
  40643a:	d23a      	bcs.n	4064b2 <vTaskPriorityInherit+0x96>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  40643c:	4b1e      	ldr	r3, [pc, #120]	; (4064b8 <vTaskPriorityInherit+0x9c>)
  40643e:	681b      	ldr	r3, [r3, #0]
  406440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406442:	f1c3 0206 	rsb	r2, r3, #6
  406446:	68fb      	ldr	r3, [r7, #12]
  406448:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  40644a:	68fb      	ldr	r3, [r7, #12]
  40644c:	6959      	ldr	r1, [r3, #20]
  40644e:	68fb      	ldr	r3, [r7, #12]
  406450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406452:	4613      	mov	r3, r2
  406454:	009b      	lsls	r3, r3, #2
  406456:	4413      	add	r3, r2
  406458:	009b      	lsls	r3, r3, #2
  40645a:	4a18      	ldr	r2, [pc, #96]	; (4064bc <vTaskPriorityInherit+0xa0>)
  40645c:	4413      	add	r3, r2
  40645e:	4299      	cmp	r1, r3
  406460:	d122      	bne.n	4064a8 <vTaskPriorityInherit+0x8c>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  406462:	68fb      	ldr	r3, [r7, #12]
  406464:	3304      	adds	r3, #4
  406466:	4618      	mov	r0, r3
  406468:	4b15      	ldr	r3, [pc, #84]	; (4064c0 <vTaskPriorityInherit+0xa4>)
  40646a:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40646c:	4b12      	ldr	r3, [pc, #72]	; (4064b8 <vTaskPriorityInherit+0x9c>)
  40646e:	681b      	ldr	r3, [r3, #0]
  406470:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406472:	68fb      	ldr	r3, [r7, #12]
  406474:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  406476:	68fb      	ldr	r3, [r7, #12]
  406478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40647a:	4b12      	ldr	r3, [pc, #72]	; (4064c4 <vTaskPriorityInherit+0xa8>)
  40647c:	681b      	ldr	r3, [r3, #0]
  40647e:	429a      	cmp	r2, r3
  406480:	d903      	bls.n	40648a <vTaskPriorityInherit+0x6e>
  406482:	68fb      	ldr	r3, [r7, #12]
  406484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406486:	4b0f      	ldr	r3, [pc, #60]	; (4064c4 <vTaskPriorityInherit+0xa8>)
  406488:	601a      	str	r2, [r3, #0]
  40648a:	68fb      	ldr	r3, [r7, #12]
  40648c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40648e:	4613      	mov	r3, r2
  406490:	009b      	lsls	r3, r3, #2
  406492:	4413      	add	r3, r2
  406494:	009b      	lsls	r3, r3, #2
  406496:	4a09      	ldr	r2, [pc, #36]	; (4064bc <vTaskPriorityInherit+0xa0>)
  406498:	441a      	add	r2, r3
  40649a:	68fb      	ldr	r3, [r7, #12]
  40649c:	3304      	adds	r3, #4
  40649e:	4610      	mov	r0, r2
  4064a0:	4619      	mov	r1, r3
  4064a2:	4b09      	ldr	r3, [pc, #36]	; (4064c8 <vTaskPriorityInherit+0xac>)
  4064a4:	4798      	blx	r3
  4064a6:	e004      	b.n	4064b2 <vTaskPriorityInherit+0x96>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4064a8:	4b03      	ldr	r3, [pc, #12]	; (4064b8 <vTaskPriorityInherit+0x9c>)
  4064aa:	681b      	ldr	r3, [r3, #0]
  4064ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4064ae:	68fb      	ldr	r3, [r7, #12]
  4064b0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  4064b2:	3710      	adds	r7, #16
  4064b4:	46bd      	mov	sp, r7
  4064b6:	bd80      	pop	{r7, pc}
  4064b8:	20003d0c 	.word	0x20003d0c
  4064bc:	20003d10 	.word	0x20003d10
  4064c0:	00404939 	.word	0x00404939
  4064c4:	20003e04 	.word	0x20003e04
  4064c8:	00404879 	.word	0x00404879

004064cc <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  4064cc:	b580      	push	{r7, lr}
  4064ce:	b084      	sub	sp, #16
  4064d0:	af00      	add	r7, sp, #0
  4064d2:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  4064d4:	687b      	ldr	r3, [r7, #4]
  4064d6:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
  4064d8:	687b      	ldr	r3, [r7, #4]
  4064da:	2b00      	cmp	r3, #0
  4064dc:	d02c      	beq.n	406538 <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  4064de:	68fb      	ldr	r3, [r7, #12]
  4064e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4064e2:	68fb      	ldr	r3, [r7, #12]
  4064e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4064e6:	429a      	cmp	r2, r3
  4064e8:	d026      	beq.n	406538 <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  4064ea:	68fb      	ldr	r3, [r7, #12]
  4064ec:	3304      	adds	r3, #4
  4064ee:	4618      	mov	r0, r3
  4064f0:	4b13      	ldr	r3, [pc, #76]	; (406540 <vTaskPriorityDisinherit+0x74>)
  4064f2:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  4064f4:	68fb      	ldr	r3, [r7, #12]
  4064f6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  4064f8:	68fb      	ldr	r3, [r7, #12]
  4064fa:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  4064fc:	68fb      	ldr	r3, [r7, #12]
  4064fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406500:	f1c3 0206 	rsb	r2, r3, #6
  406504:	68fb      	ldr	r3, [r7, #12]
  406506:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
  406508:	68fb      	ldr	r3, [r7, #12]
  40650a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40650c:	4b0d      	ldr	r3, [pc, #52]	; (406544 <vTaskPriorityDisinherit+0x78>)
  40650e:	681b      	ldr	r3, [r3, #0]
  406510:	429a      	cmp	r2, r3
  406512:	d903      	bls.n	40651c <vTaskPriorityDisinherit+0x50>
  406514:	68fb      	ldr	r3, [r7, #12]
  406516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406518:	4b0a      	ldr	r3, [pc, #40]	; (406544 <vTaskPriorityDisinherit+0x78>)
  40651a:	601a      	str	r2, [r3, #0]
  40651c:	68fb      	ldr	r3, [r7, #12]
  40651e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406520:	4613      	mov	r3, r2
  406522:	009b      	lsls	r3, r3, #2
  406524:	4413      	add	r3, r2
  406526:	009b      	lsls	r3, r3, #2
  406528:	4a07      	ldr	r2, [pc, #28]	; (406548 <vTaskPriorityDisinherit+0x7c>)
  40652a:	441a      	add	r2, r3
  40652c:	68fb      	ldr	r3, [r7, #12]
  40652e:	3304      	adds	r3, #4
  406530:	4610      	mov	r0, r2
  406532:	4619      	mov	r1, r3
  406534:	4b05      	ldr	r3, [pc, #20]	; (40654c <vTaskPriorityDisinherit+0x80>)
  406536:	4798      	blx	r3
			}
		}
	}
  406538:	3710      	adds	r7, #16
  40653a:	46bd      	mov	sp, r7
  40653c:	bd80      	pop	{r7, pc}
  40653e:	bf00      	nop
  406540:	00404939 	.word	0x00404939
  406544:	20003e04 	.word	0x20003e04
  406548:	20003d10 	.word	0x20003d10
  40654c:	00404879 	.word	0x00404879

00406550 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  406550:	b590      	push	{r4, r7, lr}
  406552:	b087      	sub	sp, #28
  406554:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
  406556:	2300      	movs	r3, #0
  406558:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  40655a:	4b10      	ldr	r3, [pc, #64]	; (40659c <xTimerCreateTimerTask+0x4c>)
  40655c:	4798      	blx	r3

	if( xTimerQueue != NULL )
  40655e:	4b10      	ldr	r3, [pc, #64]	; (4065a0 <xTimerCreateTimerTask+0x50>)
  406560:	681b      	ldr	r3, [r3, #0]
  406562:	2b00      	cmp	r3, #0
  406564:	d00e      	beq.n	406584 <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  406566:	2305      	movs	r3, #5
  406568:	9300      	str	r3, [sp, #0]
  40656a:	2300      	movs	r3, #0
  40656c:	9301      	str	r3, [sp, #4]
  40656e:	2300      	movs	r3, #0
  406570:	9302      	str	r3, [sp, #8]
  406572:	2300      	movs	r3, #0
  406574:	9303      	str	r3, [sp, #12]
  406576:	480b      	ldr	r0, [pc, #44]	; (4065a4 <xTimerCreateTimerTask+0x54>)
  406578:	490b      	ldr	r1, [pc, #44]	; (4065a8 <xTimerCreateTimerTask+0x58>)
  40657a:	228c      	movs	r2, #140	; 0x8c
  40657c:	2300      	movs	r3, #0
  40657e:	4c0b      	ldr	r4, [pc, #44]	; (4065ac <xTimerCreateTimerTask+0x5c>)
  406580:	47a0      	blx	r4
  406582:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
  406584:	687b      	ldr	r3, [r7, #4]
  406586:	2b00      	cmp	r3, #0
  406588:	d103      	bne.n	406592 <xTimerCreateTimerTask+0x42>
  40658a:	4b09      	ldr	r3, [pc, #36]	; (4065b0 <xTimerCreateTimerTask+0x60>)
  40658c:	4798      	blx	r3
  40658e:	bf00      	nop
  406590:	e7fd      	b.n	40658e <xTimerCreateTimerTask+0x3e>
	return xReturn;
  406592:	687b      	ldr	r3, [r7, #4]
}
  406594:	4618      	mov	r0, r3
  406596:	370c      	adds	r7, #12
  406598:	46bd      	mov	sp, r7
  40659a:	bd90      	pop	{r4, r7, pc}
  40659c:	00406af9 	.word	0x00406af9
  4065a0:	20003e50 	.word	0x20003e50
  4065a4:	0040674d 	.word	0x0040674d
  4065a8:	0040eac0 	.word	0x0040eac0
  4065ac:	0040578d 	.word	0x0040578d
  4065b0:	00404b51 	.word	0x00404b51

004065b4 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  4065b4:	b580      	push	{r7, lr}
  4065b6:	b086      	sub	sp, #24
  4065b8:	af00      	add	r7, sp, #0
  4065ba:	60f8      	str	r0, [r7, #12]
  4065bc:	60b9      	str	r1, [r7, #8]
  4065be:	607a      	str	r2, [r7, #4]
  4065c0:	603b      	str	r3, [r7, #0]
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  4065c2:	68bb      	ldr	r3, [r7, #8]
  4065c4:	2b00      	cmp	r3, #0
  4065c6:	d108      	bne.n	4065da <xTimerCreate+0x26>
	{
		pxNewTimer = NULL;
  4065c8:	2300      	movs	r3, #0
  4065ca:	617b      	str	r3, [r7, #20]
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  4065cc:	68bb      	ldr	r3, [r7, #8]
  4065ce:	2b00      	cmp	r3, #0
  4065d0:	d120      	bne.n	406614 <xTimerCreate+0x60>
  4065d2:	4b13      	ldr	r3, [pc, #76]	; (406620 <xTimerCreate+0x6c>)
  4065d4:	4798      	blx	r3
  4065d6:	bf00      	nop
  4065d8:	e7fd      	b.n	4065d6 <xTimerCreate+0x22>
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  4065da:	2028      	movs	r0, #40	; 0x28
  4065dc:	4b11      	ldr	r3, [pc, #68]	; (406624 <xTimerCreate+0x70>)
  4065de:	4798      	blx	r3
  4065e0:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
  4065e2:	697b      	ldr	r3, [r7, #20]
  4065e4:	2b00      	cmp	r3, #0
  4065e6:	d015      	beq.n	406614 <xTimerCreate+0x60>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  4065e8:	4b0f      	ldr	r3, [pc, #60]	; (406628 <xTimerCreate+0x74>)
  4065ea:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  4065ec:	697b      	ldr	r3, [r7, #20]
  4065ee:	68fa      	ldr	r2, [r7, #12]
  4065f0:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  4065f2:	697b      	ldr	r3, [r7, #20]
  4065f4:	68ba      	ldr	r2, [r7, #8]
  4065f6:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  4065f8:	697b      	ldr	r3, [r7, #20]
  4065fa:	687a      	ldr	r2, [r7, #4]
  4065fc:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  4065fe:	697b      	ldr	r3, [r7, #20]
  406600:	683a      	ldr	r2, [r7, #0]
  406602:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  406604:	697b      	ldr	r3, [r7, #20]
  406606:	6a3a      	ldr	r2, [r7, #32]
  406608:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  40660a:	697b      	ldr	r3, [r7, #20]
  40660c:	3304      	adds	r3, #4
  40660e:	4618      	mov	r0, r3
  406610:	4b06      	ldr	r3, [pc, #24]	; (40662c <xTimerCreate+0x78>)
  406612:	4798      	blx	r3
		{
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
  406614:	697b      	ldr	r3, [r7, #20]
}
  406616:	4618      	mov	r0, r3
  406618:	3718      	adds	r7, #24
  40661a:	46bd      	mov	sp, r7
  40661c:	bd80      	pop	{r7, pc}
  40661e:	bf00      	nop
  406620:	00404b51 	.word	0x00404b51
  406624:	00404c05 	.word	0x00404c05
  406628:	00406af9 	.word	0x00406af9
  40662c:	00404861 	.word	0x00404861

00406630 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  406630:	b590      	push	{r4, r7, lr}
  406632:	b089      	sub	sp, #36	; 0x24
  406634:	af00      	add	r7, sp, #0
  406636:	60f8      	str	r0, [r7, #12]
  406638:	60b9      	str	r1, [r7, #8]
  40663a:	607a      	str	r2, [r7, #4]
  40663c:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
  40663e:	2300      	movs	r3, #0
  406640:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  406642:	4b1d      	ldr	r3, [pc, #116]	; (4066b8 <xTimerGenericCommand+0x88>)
  406644:	681b      	ldr	r3, [r3, #0]
  406646:	2b00      	cmp	r3, #0
  406648:	d030      	beq.n	4066ac <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  40664a:	68bb      	ldr	r3, [r7, #8]
  40664c:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
  40664e:	687b      	ldr	r3, [r7, #4]
  406650:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  406652:	68fb      	ldr	r3, [r7, #12]
  406654:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
  406656:	683b      	ldr	r3, [r7, #0]
  406658:	2b00      	cmp	r3, #0
  40665a:	d11c      	bne.n	406696 <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  40665c:	4b17      	ldr	r3, [pc, #92]	; (4066bc <xTimerGenericCommand+0x8c>)
  40665e:	4798      	blx	r3
  406660:	4603      	mov	r3, r0
  406662:	2b01      	cmp	r3, #1
  406664:	d10b      	bne.n	40667e <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  406666:	4b14      	ldr	r3, [pc, #80]	; (4066b8 <xTimerGenericCommand+0x88>)
  406668:	681a      	ldr	r2, [r3, #0]
  40666a:	f107 0310 	add.w	r3, r7, #16
  40666e:	4610      	mov	r0, r2
  406670:	4619      	mov	r1, r3
  406672:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  406674:	2300      	movs	r3, #0
  406676:	4c12      	ldr	r4, [pc, #72]	; (4066c0 <xTimerGenericCommand+0x90>)
  406678:	47a0      	blx	r4
  40667a:	61f8      	str	r0, [r7, #28]
  40667c:	e016      	b.n	4066ac <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  40667e:	4b0e      	ldr	r3, [pc, #56]	; (4066b8 <xTimerGenericCommand+0x88>)
  406680:	681a      	ldr	r2, [r3, #0]
  406682:	f107 0310 	add.w	r3, r7, #16
  406686:	4610      	mov	r0, r2
  406688:	4619      	mov	r1, r3
  40668a:	2200      	movs	r2, #0
  40668c:	2300      	movs	r3, #0
  40668e:	4c0c      	ldr	r4, [pc, #48]	; (4066c0 <xTimerGenericCommand+0x90>)
  406690:	47a0      	blx	r4
  406692:	61f8      	str	r0, [r7, #28]
  406694:	e00a      	b.n	4066ac <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  406696:	4b08      	ldr	r3, [pc, #32]	; (4066b8 <xTimerGenericCommand+0x88>)
  406698:	681a      	ldr	r2, [r3, #0]
  40669a:	f107 0310 	add.w	r3, r7, #16
  40669e:	4610      	mov	r0, r2
  4066a0:	4619      	mov	r1, r3
  4066a2:	683a      	ldr	r2, [r7, #0]
  4066a4:	2300      	movs	r3, #0
  4066a6:	4c07      	ldr	r4, [pc, #28]	; (4066c4 <xTimerGenericCommand+0x94>)
  4066a8:	47a0      	blx	r4
  4066aa:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
  4066ac:	69fb      	ldr	r3, [r7, #28]
}
  4066ae:	4618      	mov	r0, r3
  4066b0:	3724      	adds	r7, #36	; 0x24
  4066b2:	46bd      	mov	sp, r7
  4066b4:	bd90      	pop	{r4, r7, pc}
  4066b6:	bf00      	nop
  4066b8:	20003e50 	.word	0x20003e50
  4066bc:	004063e1 	.word	0x004063e1
  4066c0:	00405101 	.word	0x00405101
  4066c4:	00405271 	.word	0x00405271

004066c8 <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
  4066c8:	b590      	push	{r4, r7, lr}
  4066ca:	b087      	sub	sp, #28
  4066cc:	af02      	add	r7, sp, #8
  4066ce:	6078      	str	r0, [r7, #4]
  4066d0:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4066d2:	4b19      	ldr	r3, [pc, #100]	; (406738 <prvProcessExpiredTimer+0x70>)
  4066d4:	681b      	ldr	r3, [r3, #0]
  4066d6:	68db      	ldr	r3, [r3, #12]
  4066d8:	68db      	ldr	r3, [r3, #12]
  4066da:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  4066dc:	68fb      	ldr	r3, [r7, #12]
  4066de:	3304      	adds	r3, #4
  4066e0:	4618      	mov	r0, r3
  4066e2:	4b16      	ldr	r3, [pc, #88]	; (40673c <prvProcessExpiredTimer+0x74>)
  4066e4:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4066e6:	68fb      	ldr	r3, [r7, #12]
  4066e8:	69db      	ldr	r3, [r3, #28]
  4066ea:	2b01      	cmp	r3, #1
  4066ec:	d11c      	bne.n	406728 <prvProcessExpiredTimer+0x60>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  4066ee:	68fb      	ldr	r3, [r7, #12]
  4066f0:	699a      	ldr	r2, [r3, #24]
  4066f2:	687b      	ldr	r3, [r7, #4]
  4066f4:	4413      	add	r3, r2
  4066f6:	68f8      	ldr	r0, [r7, #12]
  4066f8:	4619      	mov	r1, r3
  4066fa:	683a      	ldr	r2, [r7, #0]
  4066fc:	687b      	ldr	r3, [r7, #4]
  4066fe:	4c10      	ldr	r4, [pc, #64]	; (406740 <prvProcessExpiredTimer+0x78>)
  406700:	47a0      	blx	r4
  406702:	4603      	mov	r3, r0
  406704:	2b01      	cmp	r3, #1
  406706:	d10f      	bne.n	406728 <prvProcessExpiredTimer+0x60>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  406708:	2300      	movs	r3, #0
  40670a:	9300      	str	r3, [sp, #0]
  40670c:	68f8      	ldr	r0, [r7, #12]
  40670e:	2100      	movs	r1, #0
  406710:	687a      	ldr	r2, [r7, #4]
  406712:	2300      	movs	r3, #0
  406714:	4c0b      	ldr	r4, [pc, #44]	; (406744 <prvProcessExpiredTimer+0x7c>)
  406716:	47a0      	blx	r4
  406718:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
  40671a:	68bb      	ldr	r3, [r7, #8]
  40671c:	2b00      	cmp	r3, #0
  40671e:	d103      	bne.n	406728 <prvProcessExpiredTimer+0x60>
  406720:	4b09      	ldr	r3, [pc, #36]	; (406748 <prvProcessExpiredTimer+0x80>)
  406722:	4798      	blx	r3
  406724:	bf00      	nop
  406726:	e7fd      	b.n	406724 <prvProcessExpiredTimer+0x5c>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  406728:	68fb      	ldr	r3, [r7, #12]
  40672a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40672c:	68f8      	ldr	r0, [r7, #12]
  40672e:	4798      	blx	r3
}
  406730:	3714      	adds	r7, #20
  406732:	46bd      	mov	sp, r7
  406734:	bd90      	pop	{r4, r7, pc}
  406736:	bf00      	nop
  406738:	20003e48 	.word	0x20003e48
  40673c:	00404939 	.word	0x00404939
  406740:	00406895 	.word	0x00406895
  406744:	00406631 	.word	0x00406631
  406748:	00404b51 	.word	0x00404b51

0040674c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  40674c:	b580      	push	{r7, lr}
  40674e:	b084      	sub	sp, #16
  406750:	af00      	add	r7, sp, #0
  406752:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  406754:	f107 0308 	add.w	r3, r7, #8
  406758:	4618      	mov	r0, r3
  40675a:	4b05      	ldr	r3, [pc, #20]	; (406770 <prvTimerTask+0x24>)
  40675c:	4798      	blx	r3
  40675e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  406760:	68bb      	ldr	r3, [r7, #8]
  406762:	68f8      	ldr	r0, [r7, #12]
  406764:	4619      	mov	r1, r3
  406766:	4b03      	ldr	r3, [pc, #12]	; (406774 <prvTimerTask+0x28>)
  406768:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  40676a:	4b03      	ldr	r3, [pc, #12]	; (406778 <prvTimerTask+0x2c>)
  40676c:	4798      	blx	r3
	}
  40676e:	e7f1      	b.n	406754 <prvTimerTask+0x8>
  406770:	00406801 	.word	0x00406801
  406774:	0040677d 	.word	0x0040677d
  406778:	0040691d 	.word	0x0040691d

0040677c <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
  40677c:	b580      	push	{r7, lr}
  40677e:	b084      	sub	sp, #16
  406780:	af00      	add	r7, sp, #0
  406782:	6078      	str	r0, [r7, #4]
  406784:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  406786:	4b17      	ldr	r3, [pc, #92]	; (4067e4 <prvProcessTimerOrBlockTask+0x68>)
  406788:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40678a:	f107 0308 	add.w	r3, r7, #8
  40678e:	4618      	mov	r0, r3
  406790:	4b15      	ldr	r3, [pc, #84]	; (4067e8 <prvProcessTimerOrBlockTask+0x6c>)
  406792:	4798      	blx	r3
  406794:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  406796:	68bb      	ldr	r3, [r7, #8]
  406798:	2b00      	cmp	r3, #0
  40679a:	d11e      	bne.n	4067da <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  40679c:	683b      	ldr	r3, [r7, #0]
  40679e:	2b00      	cmp	r3, #0
  4067a0:	d10a      	bne.n	4067b8 <prvProcessTimerOrBlockTask+0x3c>
  4067a2:	687a      	ldr	r2, [r7, #4]
  4067a4:	68fb      	ldr	r3, [r7, #12]
  4067a6:	429a      	cmp	r2, r3
  4067a8:	d806      	bhi.n	4067b8 <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
  4067aa:	4b10      	ldr	r3, [pc, #64]	; (4067ec <prvProcessTimerOrBlockTask+0x70>)
  4067ac:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  4067ae:	6878      	ldr	r0, [r7, #4]
  4067b0:	68f9      	ldr	r1, [r7, #12]
  4067b2:	4b0f      	ldr	r3, [pc, #60]	; (4067f0 <prvProcessTimerOrBlockTask+0x74>)
  4067b4:	4798      	blx	r3
  4067b6:	e012      	b.n	4067de <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  4067b8:	4b0e      	ldr	r3, [pc, #56]	; (4067f4 <prvProcessTimerOrBlockTask+0x78>)
  4067ba:	681a      	ldr	r2, [r3, #0]
  4067bc:	6879      	ldr	r1, [r7, #4]
  4067be:	68fb      	ldr	r3, [r7, #12]
  4067c0:	1acb      	subs	r3, r1, r3
  4067c2:	4610      	mov	r0, r2
  4067c4:	4619      	mov	r1, r3
  4067c6:	4b0c      	ldr	r3, [pc, #48]	; (4067f8 <prvProcessTimerOrBlockTask+0x7c>)
  4067c8:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  4067ca:	4b08      	ldr	r3, [pc, #32]	; (4067ec <prvProcessTimerOrBlockTask+0x70>)
  4067cc:	4798      	blx	r3
  4067ce:	4603      	mov	r3, r0
  4067d0:	2b00      	cmp	r3, #0
  4067d2:	d104      	bne.n	4067de <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  4067d4:	4b09      	ldr	r3, [pc, #36]	; (4067fc <prvProcessTimerOrBlockTask+0x80>)
  4067d6:	4798      	blx	r3
  4067d8:	e001      	b.n	4067de <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  4067da:	4b04      	ldr	r3, [pc, #16]	; (4067ec <prvProcessTimerOrBlockTask+0x70>)
  4067dc:	4798      	blx	r3
		}
	}
}
  4067de:	3710      	adds	r7, #16
  4067e0:	46bd      	mov	sp, r7
  4067e2:	bd80      	pop	{r7, pc}
  4067e4:	00405add 	.word	0x00405add
  4067e8:	00406849 	.word	0x00406849
  4067ec:	00405af9 	.word	0x00405af9
  4067f0:	004066c9 	.word	0x004066c9
  4067f4:	20003e50 	.word	0x20003e50
  4067f8:	00405729 	.word	0x00405729
  4067fc:	00404af5 	.word	0x00404af5

00406800 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
  406800:	b480      	push	{r7}
  406802:	b085      	sub	sp, #20
  406804:	af00      	add	r7, sp, #0
  406806:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  406808:	4b0e      	ldr	r3, [pc, #56]	; (406844 <prvGetNextExpireTime+0x44>)
  40680a:	681b      	ldr	r3, [r3, #0]
  40680c:	681b      	ldr	r3, [r3, #0]
  40680e:	2b00      	cmp	r3, #0
  406810:	bf14      	ite	ne
  406812:	2300      	movne	r3, #0
  406814:	2301      	moveq	r3, #1
  406816:	b2db      	uxtb	r3, r3
  406818:	461a      	mov	r2, r3
  40681a:	687b      	ldr	r3, [r7, #4]
  40681c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  40681e:	687b      	ldr	r3, [r7, #4]
  406820:	681b      	ldr	r3, [r3, #0]
  406822:	2b00      	cmp	r3, #0
  406824:	d105      	bne.n	406832 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  406826:	4b07      	ldr	r3, [pc, #28]	; (406844 <prvGetNextExpireTime+0x44>)
  406828:	681b      	ldr	r3, [r3, #0]
  40682a:	68db      	ldr	r3, [r3, #12]
  40682c:	681b      	ldr	r3, [r3, #0]
  40682e:	60fb      	str	r3, [r7, #12]
  406830:	e001      	b.n	406836 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  406832:	2300      	movs	r3, #0
  406834:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  406836:	68fb      	ldr	r3, [r7, #12]
}
  406838:	4618      	mov	r0, r3
  40683a:	3714      	adds	r7, #20
  40683c:	46bd      	mov	sp, r7
  40683e:	f85d 7b04 	ldr.w	r7, [sp], #4
  406842:	4770      	bx	lr
  406844:	20003e48 	.word	0x20003e48

00406848 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  406848:	b580      	push	{r7, lr}
  40684a:	b084      	sub	sp, #16
  40684c:	af00      	add	r7, sp, #0
  40684e:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  406850:	4b0d      	ldr	r3, [pc, #52]	; (406888 <prvSampleTimeNow+0x40>)
  406852:	4798      	blx	r3
  406854:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  406856:	4b0d      	ldr	r3, [pc, #52]	; (40688c <prvSampleTimeNow+0x44>)
  406858:	681b      	ldr	r3, [r3, #0]
  40685a:	68fa      	ldr	r2, [r7, #12]
  40685c:	429a      	cmp	r2, r3
  40685e:	d208      	bcs.n	406872 <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
  406860:	4b0a      	ldr	r3, [pc, #40]	; (40688c <prvSampleTimeNow+0x44>)
  406862:	681b      	ldr	r3, [r3, #0]
  406864:	4618      	mov	r0, r3
  406866:	4b0a      	ldr	r3, [pc, #40]	; (406890 <prvSampleTimeNow+0x48>)
  406868:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  40686a:	687b      	ldr	r3, [r7, #4]
  40686c:	2201      	movs	r2, #1
  40686e:	601a      	str	r2, [r3, #0]
  406870:	e002      	b.n	406878 <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  406872:	687b      	ldr	r3, [r7, #4]
  406874:	2200      	movs	r2, #0
  406876:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  406878:	4b04      	ldr	r3, [pc, #16]	; (40688c <prvSampleTimeNow+0x44>)
  40687a:	68fa      	ldr	r2, [r7, #12]
  40687c:	601a      	str	r2, [r3, #0]

	return xTimeNow;
  40687e:	68fb      	ldr	r3, [r7, #12]
}
  406880:	4618      	mov	r0, r3
  406882:	3710      	adds	r7, #16
  406884:	46bd      	mov	sp, r7
  406886:	bd80      	pop	{r7, pc}
  406888:	00405c19 	.word	0x00405c19
  40688c:	20003e54 	.word	0x20003e54
  406890:	00406a35 	.word	0x00406a35

00406894 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  406894:	b580      	push	{r7, lr}
  406896:	b086      	sub	sp, #24
  406898:	af00      	add	r7, sp, #0
  40689a:	60f8      	str	r0, [r7, #12]
  40689c:	60b9      	str	r1, [r7, #8]
  40689e:	607a      	str	r2, [r7, #4]
  4068a0:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
  4068a2:	2300      	movs	r3, #0
  4068a4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4068a6:	68fb      	ldr	r3, [r7, #12]
  4068a8:	68ba      	ldr	r2, [r7, #8]
  4068aa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4068ac:	68fb      	ldr	r3, [r7, #12]
  4068ae:	68fa      	ldr	r2, [r7, #12]
  4068b0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  4068b2:	68ba      	ldr	r2, [r7, #8]
  4068b4:	687b      	ldr	r3, [r7, #4]
  4068b6:	429a      	cmp	r2, r3
  4068b8:	d812      	bhi.n	4068e0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  4068ba:	687a      	ldr	r2, [r7, #4]
  4068bc:	683b      	ldr	r3, [r7, #0]
  4068be:	1ad2      	subs	r2, r2, r3
  4068c0:	68fb      	ldr	r3, [r7, #12]
  4068c2:	699b      	ldr	r3, [r3, #24]
  4068c4:	429a      	cmp	r2, r3
  4068c6:	d302      	bcc.n	4068ce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  4068c8:	2301      	movs	r3, #1
  4068ca:	617b      	str	r3, [r7, #20]
  4068cc:	e01b      	b.n	406906 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  4068ce:	4b10      	ldr	r3, [pc, #64]	; (406910 <prvInsertTimerInActiveList+0x7c>)
  4068d0:	681a      	ldr	r2, [r3, #0]
  4068d2:	68fb      	ldr	r3, [r7, #12]
  4068d4:	3304      	adds	r3, #4
  4068d6:	4610      	mov	r0, r2
  4068d8:	4619      	mov	r1, r3
  4068da:	4b0e      	ldr	r3, [pc, #56]	; (406914 <prvInsertTimerInActiveList+0x80>)
  4068dc:	4798      	blx	r3
  4068de:	e012      	b.n	406906 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  4068e0:	687a      	ldr	r2, [r7, #4]
  4068e2:	683b      	ldr	r3, [r7, #0]
  4068e4:	429a      	cmp	r2, r3
  4068e6:	d206      	bcs.n	4068f6 <prvInsertTimerInActiveList+0x62>
  4068e8:	68ba      	ldr	r2, [r7, #8]
  4068ea:	683b      	ldr	r3, [r7, #0]
  4068ec:	429a      	cmp	r2, r3
  4068ee:	d302      	bcc.n	4068f6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  4068f0:	2301      	movs	r3, #1
  4068f2:	617b      	str	r3, [r7, #20]
  4068f4:	e007      	b.n	406906 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4068f6:	4b08      	ldr	r3, [pc, #32]	; (406918 <prvInsertTimerInActiveList+0x84>)
  4068f8:	681a      	ldr	r2, [r3, #0]
  4068fa:	68fb      	ldr	r3, [r7, #12]
  4068fc:	3304      	adds	r3, #4
  4068fe:	4610      	mov	r0, r2
  406900:	4619      	mov	r1, r3
  406902:	4b04      	ldr	r3, [pc, #16]	; (406914 <prvInsertTimerInActiveList+0x80>)
  406904:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  406906:	697b      	ldr	r3, [r7, #20]
}
  406908:	4618      	mov	r0, r3
  40690a:	3718      	adds	r7, #24
  40690c:	46bd      	mov	sp, r7
  40690e:	bd80      	pop	{r7, pc}
  406910:	20003e4c 	.word	0x20003e4c
  406914:	004048c9 	.word	0x004048c9
  406918:	20003e48 	.word	0x20003e48

0040691c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  40691c:	b590      	push	{r4, r7, lr}
  40691e:	b08b      	sub	sp, #44	; 0x2c
  406920:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  406922:	1d3b      	adds	r3, r7, #4
  406924:	4618      	mov	r0, r3
  406926:	4b3b      	ldr	r3, [pc, #236]	; (406a14 <prvProcessReceivedCommands+0xf8>)
  406928:	4798      	blx	r3
  40692a:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  40692c:	e061      	b.n	4069f2 <prvProcessReceivedCommands+0xd6>
	{
		pxTimer = xMessage.pxTimer;
  40692e:	693b      	ldr	r3, [r7, #16]
  406930:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  406932:	69bb      	ldr	r3, [r7, #24]
  406934:	2b00      	cmp	r3, #0
  406936:	d008      	beq.n	40694a <prvProcessReceivedCommands+0x2e>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  406938:	69bb      	ldr	r3, [r7, #24]
  40693a:	695b      	ldr	r3, [r3, #20]
  40693c:	2b00      	cmp	r3, #0
  40693e:	d004      	beq.n	40694a <prvProcessReceivedCommands+0x2e>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  406940:	69bb      	ldr	r3, [r7, #24]
  406942:	3304      	adds	r3, #4
  406944:	4618      	mov	r0, r3
  406946:	4b34      	ldr	r3, [pc, #208]	; (406a18 <prvProcessReceivedCommands+0xfc>)
  406948:	4798      	blx	r3
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  40694a:	68bb      	ldr	r3, [r7, #8]
  40694c:	2b03      	cmp	r3, #3
  40694e:	d84f      	bhi.n	4069f0 <prvProcessReceivedCommands+0xd4>
  406950:	a201      	add	r2, pc, #4	; (adr r2, 406958 <prvProcessReceivedCommands+0x3c>)
  406952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  406956:	bf00      	nop
  406958:	00406969 	.word	0x00406969
  40695c:	004069f1 	.word	0x004069f1
  406960:	004069bd 	.word	0x004069bd
  406964:	004069e9 	.word	0x004069e9
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  406968:	68fa      	ldr	r2, [r7, #12]
  40696a:	69bb      	ldr	r3, [r7, #24]
  40696c:	699b      	ldr	r3, [r3, #24]
  40696e:	441a      	add	r2, r3
  406970:	68fb      	ldr	r3, [r7, #12]
  406972:	69b8      	ldr	r0, [r7, #24]
  406974:	4611      	mov	r1, r2
  406976:	69fa      	ldr	r2, [r7, #28]
  406978:	4c28      	ldr	r4, [pc, #160]	; (406a1c <prvProcessReceivedCommands+0x100>)
  40697a:	47a0      	blx	r4
  40697c:	4603      	mov	r3, r0
  40697e:	2b01      	cmp	r3, #1
  406980:	d11b      	bne.n	4069ba <prvProcessReceivedCommands+0x9e>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  406982:	69bb      	ldr	r3, [r7, #24]
  406984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406986:	69b8      	ldr	r0, [r7, #24]
  406988:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40698a:	69bb      	ldr	r3, [r7, #24]
  40698c:	69db      	ldr	r3, [r3, #28]
  40698e:	2b01      	cmp	r3, #1
  406990:	d113      	bne.n	4069ba <prvProcessReceivedCommands+0x9e>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  406992:	68fa      	ldr	r2, [r7, #12]
  406994:	69bb      	ldr	r3, [r7, #24]
  406996:	699b      	ldr	r3, [r3, #24]
  406998:	4413      	add	r3, r2
  40699a:	2200      	movs	r2, #0
  40699c:	9200      	str	r2, [sp, #0]
  40699e:	69b8      	ldr	r0, [r7, #24]
  4069a0:	2100      	movs	r1, #0
  4069a2:	461a      	mov	r2, r3
  4069a4:	2300      	movs	r3, #0
  4069a6:	4c1e      	ldr	r4, [pc, #120]	; (406a20 <prvProcessReceivedCommands+0x104>)
  4069a8:	47a0      	blx	r4
  4069aa:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
  4069ac:	697b      	ldr	r3, [r7, #20]
  4069ae:	2b00      	cmp	r3, #0
  4069b0:	d103      	bne.n	4069ba <prvProcessReceivedCommands+0x9e>
  4069b2:	4b1c      	ldr	r3, [pc, #112]	; (406a24 <prvProcessReceivedCommands+0x108>)
  4069b4:	4798      	blx	r3
  4069b6:	bf00      	nop
  4069b8:	e7fd      	b.n	4069b6 <prvProcessReceivedCommands+0x9a>
						( void ) xResult;
					}
				}
				break;
  4069ba:	e01a      	b.n	4069f2 <prvProcessReceivedCommands+0xd6>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  4069bc:	68fa      	ldr	r2, [r7, #12]
  4069be:	69bb      	ldr	r3, [r7, #24]
  4069c0:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  4069c2:	69bb      	ldr	r3, [r7, #24]
  4069c4:	699b      	ldr	r3, [r3, #24]
  4069c6:	2b00      	cmp	r3, #0
  4069c8:	d103      	bne.n	4069d2 <prvProcessReceivedCommands+0xb6>
  4069ca:	4b16      	ldr	r3, [pc, #88]	; (406a24 <prvProcessReceivedCommands+0x108>)
  4069cc:	4798      	blx	r3
  4069ce:	bf00      	nop
  4069d0:	e7fd      	b.n	4069ce <prvProcessReceivedCommands+0xb2>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4069d2:	69bb      	ldr	r3, [r7, #24]
  4069d4:	699a      	ldr	r2, [r3, #24]
  4069d6:	69fb      	ldr	r3, [r7, #28]
  4069d8:	4413      	add	r3, r2
  4069da:	69b8      	ldr	r0, [r7, #24]
  4069dc:	4619      	mov	r1, r3
  4069de:	69fa      	ldr	r2, [r7, #28]
  4069e0:	69fb      	ldr	r3, [r7, #28]
  4069e2:	4c0e      	ldr	r4, [pc, #56]	; (406a1c <prvProcessReceivedCommands+0x100>)
  4069e4:	47a0      	blx	r4
				break;
  4069e6:	e004      	b.n	4069f2 <prvProcessReceivedCommands+0xd6>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  4069e8:	69b8      	ldr	r0, [r7, #24]
  4069ea:	4b0f      	ldr	r3, [pc, #60]	; (406a28 <prvProcessReceivedCommands+0x10c>)
  4069ec:	4798      	blx	r3
				break;
  4069ee:	e000      	b.n	4069f2 <prvProcessReceivedCommands+0xd6>

			default	:
				/* Don't expect to get here. */
				break;
  4069f0:	bf00      	nop

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4069f2:	4b0e      	ldr	r3, [pc, #56]	; (406a2c <prvProcessReceivedCommands+0x110>)
  4069f4:	681a      	ldr	r2, [r3, #0]
  4069f6:	f107 0308 	add.w	r3, r7, #8
  4069fa:	4610      	mov	r0, r2
  4069fc:	4619      	mov	r1, r3
  4069fe:	2200      	movs	r2, #0
  406a00:	2300      	movs	r3, #0
  406a02:	4c0b      	ldr	r4, [pc, #44]	; (406a30 <prvProcessReceivedCommands+0x114>)
  406a04:	47a0      	blx	r4
  406a06:	4603      	mov	r3, r0
  406a08:	2b00      	cmp	r3, #0
  406a0a:	d190      	bne.n	40692e <prvProcessReceivedCommands+0x12>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
  406a0c:	3724      	adds	r7, #36	; 0x24
  406a0e:	46bd      	mov	sp, r7
  406a10:	bd90      	pop	{r4, r7, pc}
  406a12:	bf00      	nop
  406a14:	00406849 	.word	0x00406849
  406a18:	00404939 	.word	0x00404939
  406a1c:	00406895 	.word	0x00406895
  406a20:	00406631 	.word	0x00406631
  406a24:	00404b51 	.word	0x00404b51
  406a28:	00404d0d 	.word	0x00404d0d
  406a2c:	20003e50 	.word	0x20003e50
  406a30:	0040532d 	.word	0x0040532d

00406a34 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
  406a34:	b590      	push	{r4, r7, lr}
  406a36:	b08b      	sub	sp, #44	; 0x2c
  406a38:	af02      	add	r7, sp, #8
  406a3a:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  406a3c:	e03e      	b.n	406abc <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  406a3e:	4b28      	ldr	r3, [pc, #160]	; (406ae0 <prvSwitchTimerLists+0xac>)
  406a40:	681b      	ldr	r3, [r3, #0]
  406a42:	68db      	ldr	r3, [r3, #12]
  406a44:	681b      	ldr	r3, [r3, #0]
  406a46:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  406a48:	4b25      	ldr	r3, [pc, #148]	; (406ae0 <prvSwitchTimerLists+0xac>)
  406a4a:	681b      	ldr	r3, [r3, #0]
  406a4c:	68db      	ldr	r3, [r3, #12]
  406a4e:	68db      	ldr	r3, [r3, #12]
  406a50:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  406a52:	69bb      	ldr	r3, [r7, #24]
  406a54:	3304      	adds	r3, #4
  406a56:	4618      	mov	r0, r3
  406a58:	4b22      	ldr	r3, [pc, #136]	; (406ae4 <prvSwitchTimerLists+0xb0>)
  406a5a:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  406a5c:	69bb      	ldr	r3, [r7, #24]
  406a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406a60:	69b8      	ldr	r0, [r7, #24]
  406a62:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  406a64:	69bb      	ldr	r3, [r7, #24]
  406a66:	69db      	ldr	r3, [r3, #28]
  406a68:	2b01      	cmp	r3, #1
  406a6a:	d127      	bne.n	406abc <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  406a6c:	69bb      	ldr	r3, [r7, #24]
  406a6e:	699a      	ldr	r2, [r3, #24]
  406a70:	69fb      	ldr	r3, [r7, #28]
  406a72:	4413      	add	r3, r2
  406a74:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
  406a76:	697a      	ldr	r2, [r7, #20]
  406a78:	69fb      	ldr	r3, [r7, #28]
  406a7a:	429a      	cmp	r2, r3
  406a7c:	d90e      	bls.n	406a9c <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  406a7e:	69bb      	ldr	r3, [r7, #24]
  406a80:	697a      	ldr	r2, [r7, #20]
  406a82:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  406a84:	69bb      	ldr	r3, [r7, #24]
  406a86:	69ba      	ldr	r2, [r7, #24]
  406a88:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  406a8a:	4b15      	ldr	r3, [pc, #84]	; (406ae0 <prvSwitchTimerLists+0xac>)
  406a8c:	681a      	ldr	r2, [r3, #0]
  406a8e:	69bb      	ldr	r3, [r7, #24]
  406a90:	3304      	adds	r3, #4
  406a92:	4610      	mov	r0, r2
  406a94:	4619      	mov	r1, r3
  406a96:	4b14      	ldr	r3, [pc, #80]	; (406ae8 <prvSwitchTimerLists+0xb4>)
  406a98:	4798      	blx	r3
  406a9a:	e00f      	b.n	406abc <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  406a9c:	2300      	movs	r3, #0
  406a9e:	9300      	str	r3, [sp, #0]
  406aa0:	69b8      	ldr	r0, [r7, #24]
  406aa2:	2100      	movs	r1, #0
  406aa4:	69fa      	ldr	r2, [r7, #28]
  406aa6:	2300      	movs	r3, #0
  406aa8:	4c10      	ldr	r4, [pc, #64]	; (406aec <prvSwitchTimerLists+0xb8>)
  406aaa:	47a0      	blx	r4
  406aac:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
  406aae:	693b      	ldr	r3, [r7, #16]
  406ab0:	2b00      	cmp	r3, #0
  406ab2:	d103      	bne.n	406abc <prvSwitchTimerLists+0x88>
  406ab4:	4b0e      	ldr	r3, [pc, #56]	; (406af0 <prvSwitchTimerLists+0xbc>)
  406ab6:	4798      	blx	r3
  406ab8:	bf00      	nop
  406aba:	e7fd      	b.n	406ab8 <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  406abc:	4b08      	ldr	r3, [pc, #32]	; (406ae0 <prvSwitchTimerLists+0xac>)
  406abe:	681b      	ldr	r3, [r3, #0]
  406ac0:	681b      	ldr	r3, [r3, #0]
  406ac2:	2b00      	cmp	r3, #0
  406ac4:	d1bb      	bne.n	406a3e <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
  406ac6:	4b06      	ldr	r3, [pc, #24]	; (406ae0 <prvSwitchTimerLists+0xac>)
  406ac8:	681b      	ldr	r3, [r3, #0]
  406aca:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  406acc:	4b09      	ldr	r3, [pc, #36]	; (406af4 <prvSwitchTimerLists+0xc0>)
  406ace:	681a      	ldr	r2, [r3, #0]
  406ad0:	4b03      	ldr	r3, [pc, #12]	; (406ae0 <prvSwitchTimerLists+0xac>)
  406ad2:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
  406ad4:	4b07      	ldr	r3, [pc, #28]	; (406af4 <prvSwitchTimerLists+0xc0>)
  406ad6:	68fa      	ldr	r2, [r7, #12]
  406ad8:	601a      	str	r2, [r3, #0]
}
  406ada:	3724      	adds	r7, #36	; 0x24
  406adc:	46bd      	mov	sp, r7
  406ade:	bd90      	pop	{r4, r7, pc}
  406ae0:	20003e48 	.word	0x20003e48
  406ae4:	00404939 	.word	0x00404939
  406ae8:	004048c9 	.word	0x004048c9
  406aec:	00406631 	.word	0x00406631
  406af0:	00404b51 	.word	0x00404b51
  406af4:	20003e4c 	.word	0x20003e4c

00406af8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  406af8:	b580      	push	{r7, lr}
  406afa:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  406afc:	4b0e      	ldr	r3, [pc, #56]	; (406b38 <prvCheckForValidListAndQueue+0x40>)
  406afe:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  406b00:	4b0e      	ldr	r3, [pc, #56]	; (406b3c <prvCheckForValidListAndQueue+0x44>)
  406b02:	681b      	ldr	r3, [r3, #0]
  406b04:	2b00      	cmp	r3, #0
  406b06:	d113      	bne.n	406b30 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
  406b08:	480d      	ldr	r0, [pc, #52]	; (406b40 <prvCheckForValidListAndQueue+0x48>)
  406b0a:	4b0e      	ldr	r3, [pc, #56]	; (406b44 <prvCheckForValidListAndQueue+0x4c>)
  406b0c:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  406b0e:	480e      	ldr	r0, [pc, #56]	; (406b48 <prvCheckForValidListAndQueue+0x50>)
  406b10:	4b0c      	ldr	r3, [pc, #48]	; (406b44 <prvCheckForValidListAndQueue+0x4c>)
  406b12:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  406b14:	4b0d      	ldr	r3, [pc, #52]	; (406b4c <prvCheckForValidListAndQueue+0x54>)
  406b16:	4a0a      	ldr	r2, [pc, #40]	; (406b40 <prvCheckForValidListAndQueue+0x48>)
  406b18:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  406b1a:	4b0d      	ldr	r3, [pc, #52]	; (406b50 <prvCheckForValidListAndQueue+0x58>)
  406b1c:	4a0a      	ldr	r2, [pc, #40]	; (406b48 <prvCheckForValidListAndQueue+0x50>)
  406b1e:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  406b20:	2005      	movs	r0, #5
  406b22:	210c      	movs	r1, #12
  406b24:	2200      	movs	r2, #0
  406b26:	4b0b      	ldr	r3, [pc, #44]	; (406b54 <prvCheckForValidListAndQueue+0x5c>)
  406b28:	4798      	blx	r3
  406b2a:	4602      	mov	r2, r0
  406b2c:	4b03      	ldr	r3, [pc, #12]	; (406b3c <prvCheckForValidListAndQueue+0x44>)
  406b2e:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  406b30:	4b09      	ldr	r3, [pc, #36]	; (406b58 <prvCheckForValidListAndQueue+0x60>)
  406b32:	4798      	blx	r3
}
  406b34:	bd80      	pop	{r7, pc}
  406b36:	bf00      	nop
  406b38:	00404b0d 	.word	0x00404b0d
  406b3c:	20003e50 	.word	0x20003e50
  406b40:	20003e20 	.word	0x20003e20
  406b44:	00404821 	.word	0x00404821
  406b48:	20003e34 	.word	0x20003e34
  406b4c:	20003e48 	.word	0x20003e48
  406b50:	20003e4c 	.word	0x20003e4c
  406b54:	00404f81 	.word	0x00404f81
  406b58:	00404b29 	.word	0x00404b29

00406b5c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  406b5c:	b480      	push	{r7}
  406b5e:	b083      	sub	sp, #12
  406b60:	af00      	add	r7, sp, #0
  406b62:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  406b64:	687b      	ldr	r3, [r7, #4]
  406b66:	2b07      	cmp	r3, #7
  406b68:	d825      	bhi.n	406bb6 <osc_get_rate+0x5a>
  406b6a:	a201      	add	r2, pc, #4	; (adr r2, 406b70 <osc_get_rate+0x14>)
  406b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  406b70:	00406b91 	.word	0x00406b91
  406b74:	00406b97 	.word	0x00406b97
  406b78:	00406b9d 	.word	0x00406b9d
  406b7c:	00406ba3 	.word	0x00406ba3
  406b80:	00406ba7 	.word	0x00406ba7
  406b84:	00406bab 	.word	0x00406bab
  406b88:	00406baf 	.word	0x00406baf
  406b8c:	00406bb3 	.word	0x00406bb3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  406b90:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  406b94:	e010      	b.n	406bb8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  406b96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  406b9a:	e00d      	b.n	406bb8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  406b9c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  406ba0:	e00a      	b.n	406bb8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  406ba2:	4b08      	ldr	r3, [pc, #32]	; (406bc4 <osc_get_rate+0x68>)
  406ba4:	e008      	b.n	406bb8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  406ba6:	4b08      	ldr	r3, [pc, #32]	; (406bc8 <osc_get_rate+0x6c>)
  406ba8:	e006      	b.n	406bb8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  406baa:	4b08      	ldr	r3, [pc, #32]	; (406bcc <osc_get_rate+0x70>)
  406bac:	e004      	b.n	406bb8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  406bae:	4b07      	ldr	r3, [pc, #28]	; (406bcc <osc_get_rate+0x70>)
  406bb0:	e002      	b.n	406bb8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  406bb2:	4b06      	ldr	r3, [pc, #24]	; (406bcc <osc_get_rate+0x70>)
  406bb4:	e000      	b.n	406bb8 <osc_get_rate+0x5c>
	}

	return 0;
  406bb6:	2300      	movs	r3, #0
}
  406bb8:	4618      	mov	r0, r3
  406bba:	370c      	adds	r7, #12
  406bbc:	46bd      	mov	sp, r7
  406bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
  406bc2:	4770      	bx	lr
  406bc4:	003d0900 	.word	0x003d0900
  406bc8:	007a1200 	.word	0x007a1200
  406bcc:	00b71b00 	.word	0x00b71b00

00406bd0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  406bd0:	b580      	push	{r7, lr}
  406bd2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  406bd4:	2006      	movs	r0, #6
  406bd6:	4b03      	ldr	r3, [pc, #12]	; (406be4 <sysclk_get_main_hz+0x14>)
  406bd8:	4798      	blx	r3
  406bda:	4603      	mov	r3, r0
  406bdc:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  406bde:	4618      	mov	r0, r3
  406be0:	bd80      	pop	{r7, pc}
  406be2:	bf00      	nop
  406be4:	00406b5d 	.word	0x00406b5d

00406be8 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  406be8:	b580      	push	{r7, lr}
  406bea:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  406bec:	4b02      	ldr	r3, [pc, #8]	; (406bf8 <sysclk_get_cpu_hz+0x10>)
  406bee:	4798      	blx	r3
  406bf0:	4603      	mov	r3, r0
  406bf2:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  406bf4:	4618      	mov	r0, r3
  406bf6:	bd80      	pop	{r7, pc}
  406bf8:	00406bd1 	.word	0x00406bd1

00406bfc <vTimerIMU>:

xSemaphoreHandle xseIMU;
xSemaphoreHandle xSemIMUTimer;
xTimerHandle xTimerIMU;

static void vTimerIMU(void *pvParameters){
  406bfc:	b590      	push	{r4, r7, lr}
  406bfe:	b083      	sub	sp, #12
  406c00:	af00      	add	r7, sp, #0
  406c02:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(xSemIMUTimer);
  406c04:	4b05      	ldr	r3, [pc, #20]	; (406c1c <vTimerIMU+0x20>)
  406c06:	681b      	ldr	r3, [r3, #0]
  406c08:	4618      	mov	r0, r3
  406c0a:	2100      	movs	r1, #0
  406c0c:	2200      	movs	r2, #0
  406c0e:	2300      	movs	r3, #0
  406c10:	4c03      	ldr	r4, [pc, #12]	; (406c20 <vTimerIMU+0x24>)
  406c12:	47a0      	blx	r4
}
  406c14:	370c      	adds	r7, #12
  406c16:	46bd      	mov	sp, r7
  406c18:	bd90      	pop	{r4, r7, pc}
  406c1a:	bf00      	nop
  406c1c:	20003f1c 	.word	0x20003f1c
  406c20:	00405101 	.word	0x00405101

00406c24 <IMUTask>:

void IMUTask(void *pvParameters){
  406c24:	b590      	push	{r4, r7, lr}
  406c26:	b08d      	sub	sp, #52	; 0x34
  406c28:	af02      	add	r7, sp, #8
  406c2a:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	status_code_t status;
	
	vSemaphoreCreateBinary(xseIMUValues);
  406c2c:	2001      	movs	r0, #1
  406c2e:	2100      	movs	r1, #0
  406c30:	2203      	movs	r2, #3
  406c32:	4b76      	ldr	r3, [pc, #472]	; (406e0c <IMUTask+0x1e8>)
  406c34:	4798      	blx	r3
  406c36:	4602      	mov	r2, r0
  406c38:	4b75      	ldr	r3, [pc, #468]	; (406e10 <IMUTask+0x1ec>)
  406c3a:	601a      	str	r2, [r3, #0]
  406c3c:	4b74      	ldr	r3, [pc, #464]	; (406e10 <IMUTask+0x1ec>)
  406c3e:	681b      	ldr	r3, [r3, #0]
  406c40:	2b00      	cmp	r3, #0
  406c42:	d007      	beq.n	406c54 <IMUTask+0x30>
  406c44:	4b72      	ldr	r3, [pc, #456]	; (406e10 <IMUTask+0x1ec>)
  406c46:	681b      	ldr	r3, [r3, #0]
  406c48:	4618      	mov	r0, r3
  406c4a:	2100      	movs	r1, #0
  406c4c:	2200      	movs	r2, #0
  406c4e:	2300      	movs	r3, #0
  406c50:	4c70      	ldr	r4, [pc, #448]	; (406e14 <IMUTask+0x1f0>)
  406c52:	47a0      	blx	r4
	configASSERT(xseIMUValues);
  406c54:	4b6e      	ldr	r3, [pc, #440]	; (406e10 <IMUTask+0x1ec>)
  406c56:	681b      	ldr	r3, [r3, #0]
  406c58:	2b00      	cmp	r3, #0
  406c5a:	d103      	bne.n	406c64 <IMUTask+0x40>
  406c5c:	4b6e      	ldr	r3, [pc, #440]	; (406e18 <IMUTask+0x1f4>)
  406c5e:	4798      	blx	r3
  406c60:	bf00      	nop
  406c62:	e7fd      	b.n	406c60 <IMUTask+0x3c>
	xSemaphoreTake(xseIMUValues, 0);
  406c64:	4b6a      	ldr	r3, [pc, #424]	; (406e10 <IMUTask+0x1ec>)
  406c66:	681b      	ldr	r3, [r3, #0]
  406c68:	4618      	mov	r0, r3
  406c6a:	2100      	movs	r1, #0
  406c6c:	2200      	movs	r2, #0
  406c6e:	2300      	movs	r3, #0
  406c70:	4c6a      	ldr	r4, [pc, #424]	; (406e1c <IMUTask+0x1f8>)
  406c72:	47a0      	blx	r4
	
	vSemaphoreCreateBinary(xSemIMUTimer);
  406c74:	2001      	movs	r0, #1
  406c76:	2100      	movs	r1, #0
  406c78:	2203      	movs	r2, #3
  406c7a:	4b64      	ldr	r3, [pc, #400]	; (406e0c <IMUTask+0x1e8>)
  406c7c:	4798      	blx	r3
  406c7e:	4602      	mov	r2, r0
  406c80:	4b67      	ldr	r3, [pc, #412]	; (406e20 <IMUTask+0x1fc>)
  406c82:	601a      	str	r2, [r3, #0]
  406c84:	4b66      	ldr	r3, [pc, #408]	; (406e20 <IMUTask+0x1fc>)
  406c86:	681b      	ldr	r3, [r3, #0]
  406c88:	2b00      	cmp	r3, #0
  406c8a:	d007      	beq.n	406c9c <IMUTask+0x78>
  406c8c:	4b64      	ldr	r3, [pc, #400]	; (406e20 <IMUTask+0x1fc>)
  406c8e:	681b      	ldr	r3, [r3, #0]
  406c90:	4618      	mov	r0, r3
  406c92:	2100      	movs	r1, #0
  406c94:	2200      	movs	r2, #0
  406c96:	2300      	movs	r3, #0
  406c98:	4c5e      	ldr	r4, [pc, #376]	; (406e14 <IMUTask+0x1f0>)
  406c9a:	47a0      	blx	r4
	configASSERT(xSemIMUTimer);
  406c9c:	4b60      	ldr	r3, [pc, #384]	; (406e20 <IMUTask+0x1fc>)
  406c9e:	681b      	ldr	r3, [r3, #0]
  406ca0:	2b00      	cmp	r3, #0
  406ca2:	d103      	bne.n	406cac <IMUTask+0x88>
  406ca4:	4b5c      	ldr	r3, [pc, #368]	; (406e18 <IMUTask+0x1f4>)
  406ca6:	4798      	blx	r3
  406ca8:	bf00      	nop
  406caa:	e7fd      	b.n	406ca8 <IMUTask+0x84>
	xSemaphoreTake(xSemIMUTimer, 0);
  406cac:	4b5c      	ldr	r3, [pc, #368]	; (406e20 <IMUTask+0x1fc>)
  406cae:	681b      	ldr	r3, [r3, #0]
  406cb0:	4618      	mov	r0, r3
  406cb2:	2100      	movs	r1, #0
  406cb4:	2200      	movs	r2, #0
  406cb6:	2300      	movs	r3, #0
  406cb8:	4c58      	ldr	r4, [pc, #352]	; (406e1c <IMUTask+0x1f8>)
  406cba:	47a0      	blx	r4
	xTimerIMU = xTimerCreate("TimerIMU", TWI_TASK_DELAY , pdTRUE, NULL, vTimerIMU);
  406cbc:	4b59      	ldr	r3, [pc, #356]	; (406e24 <IMUTask+0x200>)
  406cbe:	9300      	str	r3, [sp, #0]
  406cc0:	4859      	ldr	r0, [pc, #356]	; (406e28 <IMUTask+0x204>)
  406cc2:	2164      	movs	r1, #100	; 0x64
  406cc4:	2201      	movs	r2, #1
  406cc6:	2300      	movs	r3, #0
  406cc8:	4c58      	ldr	r4, [pc, #352]	; (406e2c <IMUTask+0x208>)
  406cca:	47a0      	blx	r4
  406ccc:	4602      	mov	r2, r0
  406cce:	4b58      	ldr	r3, [pc, #352]	; (406e30 <IMUTask+0x20c>)
  406cd0:	601a      	str	r2, [r3, #0]
	xTimerStart(xTimerIMU, 0);
  406cd2:	4b57      	ldr	r3, [pc, #348]	; (406e30 <IMUTask+0x20c>)
  406cd4:	681c      	ldr	r4, [r3, #0]
  406cd6:	4b57      	ldr	r3, [pc, #348]	; (406e34 <IMUTask+0x210>)
  406cd8:	4798      	blx	r3
  406cda:	4603      	mov	r3, r0
  406cdc:	2200      	movs	r2, #0
  406cde:	9200      	str	r2, [sp, #0]
  406ce0:	4620      	mov	r0, r4
  406ce2:	2100      	movs	r1, #0
  406ce4:	461a      	mov	r2, r3
  406ce6:	2300      	movs	r3, #0
  406ce8:	4c53      	ldr	r4, [pc, #332]	; (406e38 <IMUTask+0x214>)
  406cea:	47a0      	blx	r4
	
	status = configIMU();
  406cec:	4b53      	ldr	r3, [pc, #332]	; (406e3c <IMUTask+0x218>)
  406cee:	4798      	blx	r3
  406cf0:	4603      	mov	r3, r0
  406cf2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (status != STATUS_OK){
  406cf6:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
  406cfa:	2b00      	cmp	r3, #0
  406cfc:	d008      	beq.n	406d10 <IMUTask+0xec>
		printf_mux("Error IMU!");
  406cfe:	4850      	ldr	r0, [pc, #320]	; (406e40 <IMUTask+0x21c>)
  406d00:	4b50      	ldr	r3, [pc, #320]	; (406e44 <IMUTask+0x220>)
  406d02:	4798      	blx	r3
		LED_On(LED2_GPIO);
  406d04:	2019      	movs	r0, #25
  406d06:	4b50      	ldr	r3, [pc, #320]	; (406e48 <IMUTask+0x224>)
  406d08:	4798      	blx	r3
		vTaskDelete(NULL);
  406d0a:	2000      	movs	r0, #0
  406d0c:	4b4f      	ldr	r3, [pc, #316]	; (406e4c <IMUTask+0x228>)
  406d0e:	4798      	blx	r3
	}
	
	float acel[3];
	float gyro[3];
	uint8_t i = 0;
  406d10:	2300      	movs	r3, #0
  406d12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	
	for (;;){
		xSemaphoreTake(xSemIMUTimer, portMAX_DELAY);
  406d16:	4b42      	ldr	r3, [pc, #264]	; (406e20 <IMUTask+0x1fc>)
  406d18:	681b      	ldr	r3, [r3, #0]
  406d1a:	4618      	mov	r0, r3
  406d1c:	2100      	movs	r1, #0
  406d1e:	f04f 32ff 	mov.w	r2, #4294967295
  406d22:	2300      	movs	r3, #0
  406d24:	4c3d      	ldr	r4, [pc, #244]	; (406e1c <IMUTask+0x1f8>)
  406d26:	47a0      	blx	r4
		
		memset(acel, 0, sizeof(acel));
  406d28:	f107 0318 	add.w	r3, r7, #24
  406d2c:	4618      	mov	r0, r3
  406d2e:	2100      	movs	r1, #0
  406d30:	220c      	movs	r2, #12
  406d32:	4b47      	ldr	r3, [pc, #284]	; (406e50 <IMUTask+0x22c>)
  406d34:	4798      	blx	r3
		getAllAcelValue(ADXL_Low, acel);
  406d36:	f107 0318 	add.w	r3, r7, #24
  406d3a:	2053      	movs	r0, #83	; 0x53
  406d3c:	4619      	mov	r1, r3
  406d3e:	4b45      	ldr	r3, [pc, #276]	; (406e54 <IMUTask+0x230>)
  406d40:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  406d42:	2300      	movs	r3, #0
  406d44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  406d48:	e01e      	b.n	406d88 <IMUTask+0x164>
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
  406d4a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
  406d4e:	4b42      	ldr	r3, [pc, #264]	; (406e58 <IMUTask+0x234>)
  406d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  406d54:	4618      	mov	r0, r3
  406d56:	2100      	movs	r1, #0
  406d58:	4b40      	ldr	r3, [pc, #256]	; (406e5c <IMUTask+0x238>)
  406d5a:	4798      	blx	r3
  406d5c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
  406d60:	4b3d      	ldr	r3, [pc, #244]	; (406e58 <IMUTask+0x234>)
  406d62:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  406d66:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  406d6a:	f107 0118 	add.w	r1, r7, #24
  406d6e:	009b      	lsls	r3, r3, #2
  406d70:	440b      	add	r3, r1
  406d72:	4610      	mov	r0, r2
  406d74:	4619      	mov	r1, r3
  406d76:	2200      	movs	r2, #0
  406d78:	2301      	movs	r3, #1
  406d7a:	4c26      	ldr	r4, [pc, #152]	; (406e14 <IMUTask+0x1f0>)
  406d7c:	47a0      	blx	r4
	for (;;){
		xSemaphoreTake(xSemIMUTimer, portMAX_DELAY);
		
		memset(acel, 0, sizeof(acel));
		getAllAcelValue(ADXL_Low, acel);
		for (i = 0; i < NUM_AXIS; i++){
  406d7e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  406d82:	3301      	adds	r3, #1
  406d84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  406d88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  406d8c:	2b02      	cmp	r3, #2
  406d8e:	d9dc      	bls.n	406d4a <IMUTask+0x126>
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
		}
		
		memset(gyro, 0, sizeof(gyro));		
  406d90:	f107 030c 	add.w	r3, r7, #12
  406d94:	4618      	mov	r0, r3
  406d96:	2100      	movs	r1, #0
  406d98:	220c      	movs	r2, #12
  406d9a:	4b2d      	ldr	r3, [pc, #180]	; (406e50 <IMUTask+0x22c>)
  406d9c:	4798      	blx	r3
		getAllGyroValue(ITG_Low, gyro);
  406d9e:	f107 030c 	add.w	r3, r7, #12
  406da2:	2068      	movs	r0, #104	; 0x68
  406da4:	4619      	mov	r1, r3
  406da6:	4b2e      	ldr	r3, [pc, #184]	; (406e60 <IMUTask+0x23c>)
  406da8:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  406daa:	2300      	movs	r3, #0
  406dac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  406db0:	e01e      	b.n	406df0 <IMUTask+0x1cc>
			xQueueOverwrite(xQueueGyro[i], (void * ) &gyro[i]);
  406db2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
  406db6:	4b2b      	ldr	r3, [pc, #172]	; (406e64 <IMUTask+0x240>)
  406db8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  406dbc:	4618      	mov	r0, r3
  406dbe:	2100      	movs	r1, #0
  406dc0:	4b26      	ldr	r3, [pc, #152]	; (406e5c <IMUTask+0x238>)
  406dc2:	4798      	blx	r3
  406dc4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
  406dc8:	4b26      	ldr	r3, [pc, #152]	; (406e64 <IMUTask+0x240>)
  406dca:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  406dce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  406dd2:	f107 010c 	add.w	r1, r7, #12
  406dd6:	009b      	lsls	r3, r3, #2
  406dd8:	440b      	add	r3, r1
  406dda:	4610      	mov	r0, r2
  406ddc:	4619      	mov	r1, r3
  406dde:	2200      	movs	r2, #0
  406de0:	2301      	movs	r3, #1
  406de2:	4c0c      	ldr	r4, [pc, #48]	; (406e14 <IMUTask+0x1f0>)
  406de4:	47a0      	blx	r4
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
		}
		
		memset(gyro, 0, sizeof(gyro));		
		getAllGyroValue(ITG_Low, gyro);
		for (i = 0; i < NUM_AXIS; i++){
  406de6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  406dea:	3301      	adds	r3, #1
  406dec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  406df0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  406df4:	2b02      	cmp	r3, #2
  406df6:	d9dc      	bls.n	406db2 <IMUTask+0x18e>
			xQueueOverwrite(xQueueGyro[i], (void * ) &gyro[i]);
		}
		
		//Give Semaphore to UART Transfer:
		xSemaphoreGive(xseIMUValues);
  406df8:	4b05      	ldr	r3, [pc, #20]	; (406e10 <IMUTask+0x1ec>)
  406dfa:	681b      	ldr	r3, [r3, #0]
  406dfc:	4618      	mov	r0, r3
  406dfe:	2100      	movs	r1, #0
  406e00:	2200      	movs	r2, #0
  406e02:	2300      	movs	r3, #0
  406e04:	4c03      	ldr	r4, [pc, #12]	; (406e14 <IMUTask+0x1f0>)
  406e06:	47a0      	blx	r4
	}
  406e08:	e785      	b.n	406d16 <IMUTask+0xf2>
  406e0a:	bf00      	nop
  406e0c:	00404f81 	.word	0x00404f81
  406e10:	20003e98 	.word	0x20003e98
  406e14:	00405101 	.word	0x00405101
  406e18:	00404b51 	.word	0x00404b51
  406e1c:	0040532d 	.word	0x0040532d
  406e20:	20003f1c 	.word	0x20003f1c
  406e24:	00406bfd 	.word	0x00406bfd
  406e28:	0040eae0 	.word	0x0040eae0
  406e2c:	004065b5 	.word	0x004065b5
  406e30:	20003f58 	.word	0x20003f58
  406e34:	00405c19 	.word	0x00405c19
  406e38:	00406631 	.word	0x00406631
  406e3c:	004070f9 	.word	0x004070f9
  406e40:	0040eaec 	.word	0x0040eaec
  406e44:	00400749 	.word	0x00400749
  406e48:	00402699 	.word	0x00402699
  406e4c:	0040594d 	.word	0x0040594d
  406e50:	0040856d 	.word	0x0040856d
  406e54:	00406e69 	.word	0x00406e69
  406e58:	20003e9c 	.word	0x20003e9c
  406e5c:	00404eb9 	.word	0x00404eb9
  406e60:	00406fd9 	.word	0x00406fd9
  406e64:	20003e8c 	.word	0x20003e8c

00406e68 <getAllAcelValue>:
}

static void getAllAcelValue(ADXL_Addr_Dev dev, float *acel){
  406e68:	b5b0      	push	{r4, r5, r7, lr}
  406e6a:	b086      	sub	sp, #24
  406e6c:	af00      	add	r7, sp, #0
  406e6e:	4603      	mov	r3, r0
  406e70:	6039      	str	r1, [r7, #0]
  406e72:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	memset(acel, (-16000), NUM_AXIS);
  406e74:	6838      	ldr	r0, [r7, #0]
  406e76:	494e      	ldr	r1, [pc, #312]	; (406fb0 <getAllAcelValue+0x148>)
  406e78:	2203      	movs	r2, #3
  406e7a:	4b4e      	ldr	r3, [pc, #312]	; (406fb4 <getAllAcelValue+0x14c>)
  406e7c:	4798      	blx	r3
	uint8_t b[6] = {0};
  406e7e:	2300      	movs	r3, #0
  406e80:	60fb      	str	r3, [r7, #12]
  406e82:	2300      	movs	r3, #0
  406e84:	823b      	strh	r3, [r7, #16]
	uint16_t adxl = 0;
  406e86:	2300      	movs	r3, #0
  406e88:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  406e8a:	2300      	movs	r3, #0
  406e8c:	75fb      	strb	r3, [r7, #23]
	
	//Read all axis address:
	result = adxl_read(dev, b, ADXL_DataX0, sizeof(b));
  406e8e:	79fa      	ldrb	r2, [r7, #7]
  406e90:	f107 030c 	add.w	r3, r7, #12
  406e94:	4610      	mov	r0, r2
  406e96:	4619      	mov	r1, r3
  406e98:	2232      	movs	r2, #50	; 0x32
  406e9a:	2306      	movs	r3, #6
  406e9c:	4c46      	ldr	r4, [pc, #280]	; (406fb8 <getAllAcelValue+0x150>)
  406e9e:	47a0      	blx	r4
  406ea0:	4603      	mov	r3, r0
  406ea2:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  406ea4:	f997 3013 	ldrsb.w	r3, [r7, #19]
  406ea8:	2b00      	cmp	r3, #0
  406eaa:	d177      	bne.n	406f9c <getAllAcelValue+0x134>
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  406eac:	2300      	movs	r3, #0
  406eae:	75fb      	strb	r3, [r7, #23]
  406eb0:	e071      	b.n	406f96 <getAllAcelValue+0x12e>
		adxl = (uint16_t)( (b[(2*i)+1] << 8) | b[(2*i)] );
  406eb2:	7dfb      	ldrb	r3, [r7, #23]
  406eb4:	005b      	lsls	r3, r3, #1
  406eb6:	3301      	adds	r3, #1
  406eb8:	f107 0118 	add.w	r1, r7, #24
  406ebc:	440b      	add	r3, r1
  406ebe:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  406ec2:	021b      	lsls	r3, r3, #8
  406ec4:	b29a      	uxth	r2, r3
  406ec6:	7dfb      	ldrb	r3, [r7, #23]
  406ec8:	005b      	lsls	r3, r3, #1
  406eca:	f107 0118 	add.w	r1, r7, #24
  406ece:	440b      	add	r3, r1
  406ed0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  406ed4:	4313      	orrs	r3, r2
  406ed6:	b29b      	uxth	r3, r3
  406ed8:	82bb      	strh	r3, [r7, #20]
		if ( !(adxl & 0xFC00) ){
  406eda:	8abb      	ldrh	r3, [r7, #20]
  406edc:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  406ee0:	2b00      	cmp	r3, #0
  406ee2:	d11d      	bne.n	406f20 <getAllAcelValue+0xb8>
			acel[i] = CONST_ADXL * ((float) adxl);
  406ee4:	7dfb      	ldrb	r3, [r7, #23]
  406ee6:	009b      	lsls	r3, r3, #2
  406ee8:	683a      	ldr	r2, [r7, #0]
  406eea:	18d4      	adds	r4, r2, r3
  406eec:	8aba      	ldrh	r2, [r7, #20]
  406eee:	4b33      	ldr	r3, [pc, #204]	; (406fbc <getAllAcelValue+0x154>)
  406ef0:	4610      	mov	r0, r2
  406ef2:	4798      	blx	r3
  406ef4:	4602      	mov	r2, r0
  406ef6:	4b32      	ldr	r3, [pc, #200]	; (406fc0 <getAllAcelValue+0x158>)
  406ef8:	4610      	mov	r0, r2
  406efa:	4798      	blx	r3
  406efc:	4602      	mov	r2, r0
  406efe:	460b      	mov	r3, r1
  406f00:	4d30      	ldr	r5, [pc, #192]	; (406fc4 <getAllAcelValue+0x15c>)
  406f02:	4610      	mov	r0, r2
  406f04:	4619      	mov	r1, r3
  406f06:	a328      	add	r3, pc, #160	; (adr r3, 406fa8 <getAllAcelValue+0x140>)
  406f08:	e9d3 2300 	ldrd	r2, r3, [r3]
  406f0c:	47a8      	blx	r5
  406f0e:	4602      	mov	r2, r0
  406f10:	460b      	mov	r3, r1
  406f12:	4d2d      	ldr	r5, [pc, #180]	; (406fc8 <getAllAcelValue+0x160>)
  406f14:	4610      	mov	r0, r2
  406f16:	4619      	mov	r1, r3
  406f18:	47a8      	blx	r5
  406f1a:	4603      	mov	r3, r0
  406f1c:	6023      	str	r3, [r4, #0]
  406f1e:	e024      	b.n	406f6a <getAllAcelValue+0x102>
		} else {
			adxl = ( ( (~adxl) +1 ) & 0x03FF);
  406f20:	8abb      	ldrh	r3, [r7, #20]
  406f22:	425b      	negs	r3, r3
  406f24:	b29b      	uxth	r3, r3
  406f26:	f3c3 0309 	ubfx	r3, r3, #0, #10
  406f2a:	82bb      	strh	r3, [r7, #20]
			acel[i] = -(CONST_ADXL * ((float) adxl) );
  406f2c:	7dfb      	ldrb	r3, [r7, #23]
  406f2e:	009b      	lsls	r3, r3, #2
  406f30:	683a      	ldr	r2, [r7, #0]
  406f32:	18d4      	adds	r4, r2, r3
  406f34:	8aba      	ldrh	r2, [r7, #20]
  406f36:	4b21      	ldr	r3, [pc, #132]	; (406fbc <getAllAcelValue+0x154>)
  406f38:	4610      	mov	r0, r2
  406f3a:	4798      	blx	r3
  406f3c:	4602      	mov	r2, r0
  406f3e:	4b20      	ldr	r3, [pc, #128]	; (406fc0 <getAllAcelValue+0x158>)
  406f40:	4610      	mov	r0, r2
  406f42:	4798      	blx	r3
  406f44:	4602      	mov	r2, r0
  406f46:	460b      	mov	r3, r1
  406f48:	4d1e      	ldr	r5, [pc, #120]	; (406fc4 <getAllAcelValue+0x15c>)
  406f4a:	4610      	mov	r0, r2
  406f4c:	4619      	mov	r1, r3
  406f4e:	a316      	add	r3, pc, #88	; (adr r3, 406fa8 <getAllAcelValue+0x140>)
  406f50:	e9d3 2300 	ldrd	r2, r3, [r3]
  406f54:	47a8      	blx	r5
  406f56:	4602      	mov	r2, r0
  406f58:	460b      	mov	r3, r1
  406f5a:	4d1b      	ldr	r5, [pc, #108]	; (406fc8 <getAllAcelValue+0x160>)
  406f5c:	4610      	mov	r0, r2
  406f5e:	4619      	mov	r1, r3
  406f60:	47a8      	blx	r5
  406f62:	4603      	mov	r3, r0
  406f64:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
  406f68:	6023      	str	r3, [r4, #0]
		}
		acel[i] += offsetAcel[i];	//Apply Offset
  406f6a:	7dfb      	ldrb	r3, [r7, #23]
  406f6c:	009b      	lsls	r3, r3, #2
  406f6e:	683a      	ldr	r2, [r7, #0]
  406f70:	18d4      	adds	r4, r2, r3
  406f72:	7dfb      	ldrb	r3, [r7, #23]
  406f74:	009b      	lsls	r3, r3, #2
  406f76:	683a      	ldr	r2, [r7, #0]
  406f78:	4413      	add	r3, r2
  406f7a:	6819      	ldr	r1, [r3, #0]
  406f7c:	7dfa      	ldrb	r2, [r7, #23]
  406f7e:	4b13      	ldr	r3, [pc, #76]	; (406fcc <getAllAcelValue+0x164>)
  406f80:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  406f84:	4b12      	ldr	r3, [pc, #72]	; (406fd0 <getAllAcelValue+0x168>)
  406f86:	4608      	mov	r0, r1
  406f88:	4611      	mov	r1, r2
  406f8a:	4798      	blx	r3
  406f8c:	4603      	mov	r3, r0
  406f8e:	6023      	str	r3, [r4, #0]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  406f90:	7dfb      	ldrb	r3, [r7, #23]
  406f92:	3301      	adds	r3, #1
  406f94:	75fb      	strb	r3, [r7, #23]
  406f96:	7dfb      	ldrb	r3, [r7, #23]
  406f98:	2b02      	cmp	r3, #2
  406f9a:	d98a      	bls.n	406eb2 <getAllAcelValue+0x4a>
			adxl = ( ( (~adxl) +1 ) & 0x03FF);
			acel[i] = -(CONST_ADXL * ((float) adxl) );
		}
		acel[i] += offsetAcel[i];	//Apply Offset
	}
}
  406f9c:	3718      	adds	r7, #24
  406f9e:	46bd      	mov	sp, r7
  406fa0:	bdb0      	pop	{r4, r5, r7, pc}
  406fa2:	bf00      	nop
  406fa4:	f3af 8000 	nop.w
  406fa8:	33333333 	.word	0x33333333
  406fac:	400f3333 	.word	0x400f3333
  406fb0:	ffffc180 	.word	0xffffc180
  406fb4:	0040856d 	.word	0x0040856d
  406fb8:	00407435 	.word	0x00407435
  406fbc:	00408051 	.word	0x00408051
  406fc0:	00407979 	.word	0x00407979
  406fc4:	00407a21 	.word	0x00407a21
  406fc8:	00407e45 	.word	0x00407e45
  406fcc:	0040eac8 	.word	0x0040eac8
  406fd0:	00407ef1 	.word	0x00407ef1
  406fd4:	f3af 8000 	nop.w

00406fd8 <getAllGyroValue>:

static void getAllGyroValue(ITG_Addr_Dev dev, float *gyro){
  406fd8:	b590      	push	{r4, r7, lr}
  406fda:	b087      	sub	sp, #28
  406fdc:	af00      	add	r7, sp, #0
  406fde:	4603      	mov	r3, r0
  406fe0:	6039      	str	r1, [r7, #0]
  406fe2:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	memset(gyro, (-16000), NUM_AXIS);
  406fe4:	6838      	ldr	r0, [r7, #0]
  406fe6:	493c      	ldr	r1, [pc, #240]	; (4070d8 <getAllGyroValue+0x100>)
  406fe8:	2203      	movs	r2, #3
  406fea:	4b3c      	ldr	r3, [pc, #240]	; (4070dc <getAllGyroValue+0x104>)
  406fec:	4798      	blx	r3
	uint8_t b[6] = {0};
  406fee:	2300      	movs	r3, #0
  406ff0:	60fb      	str	r3, [r7, #12]
  406ff2:	2300      	movs	r3, #0
  406ff4:	823b      	strh	r3, [r7, #16]
	uint16_t itg = 0;
  406ff6:	2300      	movs	r3, #0
  406ff8:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  406ffa:	2300      	movs	r3, #0
  406ffc:	75fb      	strb	r3, [r7, #23]
	
	//Read all axis address:
	result = itg_read(dev, b, ITG_DataX1, sizeof(b));
  406ffe:	79fa      	ldrb	r2, [r7, #7]
  407000:	f107 030c 	add.w	r3, r7, #12
  407004:	4610      	mov	r0, r2
  407006:	4619      	mov	r1, r3
  407008:	221d      	movs	r2, #29
  40700a:	2306      	movs	r3, #6
  40700c:	4c34      	ldr	r4, [pc, #208]	; (4070e0 <getAllGyroValue+0x108>)
  40700e:	47a0      	blx	r4
  407010:	4603      	mov	r3, r0
  407012:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  407014:	f997 3013 	ldrsb.w	r3, [r7, #19]
  407018:	2b00      	cmp	r3, #0
  40701a:	d15a      	bne.n	4070d2 <getAllGyroValue+0xfa>
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  40701c:	2300      	movs	r3, #0
  40701e:	75fb      	strb	r3, [r7, #23]
  407020:	e054      	b.n	4070cc <getAllGyroValue+0xf4>
		itg = (uint16_t)( (b[(2*i)] << 8) | b[(2*i)+1] );
  407022:	7dfb      	ldrb	r3, [r7, #23]
  407024:	005b      	lsls	r3, r3, #1
  407026:	f107 0118 	add.w	r1, r7, #24
  40702a:	440b      	add	r3, r1
  40702c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  407030:	021b      	lsls	r3, r3, #8
  407032:	b29a      	uxth	r2, r3
  407034:	7dfb      	ldrb	r3, [r7, #23]
  407036:	005b      	lsls	r3, r3, #1
  407038:	3301      	adds	r3, #1
  40703a:	f107 0118 	add.w	r1, r7, #24
  40703e:	440b      	add	r3, r1
  407040:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  407044:	4313      	orrs	r3, r2
  407046:	b29b      	uxth	r3, r3
  407048:	82bb      	strh	r3, [r7, #20]
		if ( !(itg & 0x8000) ){
  40704a:	8abb      	ldrh	r3, [r7, #20]
  40704c:	b21b      	sxth	r3, r3
  40704e:	2b00      	cmp	r3, #0
  407050:	db0f      	blt.n	407072 <getAllGyroValue+0x9a>
			gyro[i] = ((float) itg) / CONST_ITG;
  407052:	7dfb      	ldrb	r3, [r7, #23]
  407054:	009b      	lsls	r3, r3, #2
  407056:	683a      	ldr	r2, [r7, #0]
  407058:	18d4      	adds	r4, r2, r3
  40705a:	8aba      	ldrh	r2, [r7, #20]
  40705c:	4b21      	ldr	r3, [pc, #132]	; (4070e4 <getAllGyroValue+0x10c>)
  40705e:	4610      	mov	r0, r2
  407060:	4798      	blx	r3
  407062:	4602      	mov	r2, r0
  407064:	4b20      	ldr	r3, [pc, #128]	; (4070e8 <getAllGyroValue+0x110>)
  407066:	4610      	mov	r0, r2
  407068:	4920      	ldr	r1, [pc, #128]	; (4070ec <getAllGyroValue+0x114>)
  40706a:	4798      	blx	r3
  40706c:	4603      	mov	r3, r0
  40706e:	6023      	str	r3, [r4, #0]
  407070:	e016      	b.n	4070a0 <getAllGyroValue+0xc8>
			} else {
			itg = ( ( (~itg) +1 ) & 0x7FFF);
  407072:	8abb      	ldrh	r3, [r7, #20]
  407074:	425b      	negs	r3, r3
  407076:	b29b      	uxth	r3, r3
  407078:	f3c3 030e 	ubfx	r3, r3, #0, #15
  40707c:	82bb      	strh	r3, [r7, #20]
			gyro[i] = -( ((float) itg) / CONST_ITG );
  40707e:	7dfb      	ldrb	r3, [r7, #23]
  407080:	009b      	lsls	r3, r3, #2
  407082:	683a      	ldr	r2, [r7, #0]
  407084:	18d4      	adds	r4, r2, r3
  407086:	8aba      	ldrh	r2, [r7, #20]
  407088:	4b16      	ldr	r3, [pc, #88]	; (4070e4 <getAllGyroValue+0x10c>)
  40708a:	4610      	mov	r0, r2
  40708c:	4798      	blx	r3
  40708e:	4602      	mov	r2, r0
  407090:	4b15      	ldr	r3, [pc, #84]	; (4070e8 <getAllGyroValue+0x110>)
  407092:	4610      	mov	r0, r2
  407094:	4915      	ldr	r1, [pc, #84]	; (4070ec <getAllGyroValue+0x114>)
  407096:	4798      	blx	r3
  407098:	4603      	mov	r3, r0
  40709a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
  40709e:	6023      	str	r3, [r4, #0]
		}
		gyro[i] += offsetGyro[i];	//Apply Offset
  4070a0:	7dfb      	ldrb	r3, [r7, #23]
  4070a2:	009b      	lsls	r3, r3, #2
  4070a4:	683a      	ldr	r2, [r7, #0]
  4070a6:	18d4      	adds	r4, r2, r3
  4070a8:	7dfb      	ldrb	r3, [r7, #23]
  4070aa:	009b      	lsls	r3, r3, #2
  4070ac:	683a      	ldr	r2, [r7, #0]
  4070ae:	4413      	add	r3, r2
  4070b0:	6819      	ldr	r1, [r3, #0]
  4070b2:	7dfa      	ldrb	r2, [r7, #23]
  4070b4:	4b0e      	ldr	r3, [pc, #56]	; (4070f0 <getAllGyroValue+0x118>)
  4070b6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4070ba:	4b0e      	ldr	r3, [pc, #56]	; (4070f4 <getAllGyroValue+0x11c>)
  4070bc:	4608      	mov	r0, r1
  4070be:	4611      	mov	r1, r2
  4070c0:	4798      	blx	r3
  4070c2:	4603      	mov	r3, r0
  4070c4:	6023      	str	r3, [r4, #0]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  4070c6:	7dfb      	ldrb	r3, [r7, #23]
  4070c8:	3301      	adds	r3, #1
  4070ca:	75fb      	strb	r3, [r7, #23]
  4070cc:	7dfb      	ldrb	r3, [r7, #23]
  4070ce:	2b02      	cmp	r3, #2
  4070d0:	d9a7      	bls.n	407022 <getAllGyroValue+0x4a>
			itg = ( ( (~itg) +1 ) & 0x7FFF);
			gyro[i] = -( ((float) itg) / CONST_ITG );
		}
		gyro[i] += offsetGyro[i];	//Apply Offset
	}
}
  4070d2:	371c      	adds	r7, #28
  4070d4:	46bd      	mov	sp, r7
  4070d6:	bd90      	pop	{r4, r7, pc}
  4070d8:	ffffc180 	.word	0xffffc180
  4070dc:	0040856d 	.word	0x0040856d
  4070e0:	00407341 	.word	0x00407341
  4070e4:	00408051 	.word	0x00408051
  4070e8:	00408269 	.word	0x00408269
  4070ec:	41660000 	.word	0x41660000
  4070f0:	0040ead4 	.word	0x0040ead4
  4070f4:	00407ef1 	.word	0x00407ef1

004070f8 <configIMU>:
	}
	
	return acel_value;
}

static status_code_t configIMU(){
  4070f8:	b580      	push	{r7, lr}
  4070fa:	b082      	sub	sp, #8
  4070fc:	af00      	add	r7, sp, #0
	status_code_t status;
	
	if (twi_init() != TWI_SUCCESS){
  4070fe:	4b16      	ldr	r3, [pc, #88]	; (407158 <configIMU+0x60>)
  407100:	4798      	blx	r3
  407102:	4603      	mov	r3, r0
  407104:	2b00      	cmp	r3, #0
  407106:	d004      	beq.n	407112 <configIMU+0x1a>
		printf_mux("TWI init Error!");
  407108:	4814      	ldr	r0, [pc, #80]	; (40715c <configIMU+0x64>)
  40710a:	4b15      	ldr	r3, [pc, #84]	; (407160 <configIMU+0x68>)
  40710c:	4798      	blx	r3
		return -1;
  40710e:	23ff      	movs	r3, #255	; 0xff
  407110:	e01c      	b.n	40714c <configIMU+0x54>
	}
	
	status = adxl_init(ADXL_Low);
  407112:	2053      	movs	r0, #83	; 0x53
  407114:	4b13      	ldr	r3, [pc, #76]	; (407164 <configIMU+0x6c>)
  407116:	4798      	blx	r3
  407118:	4603      	mov	r3, r0
  40711a:	71fb      	strb	r3, [r7, #7]
	if (status != STATUS_OK){
  40711c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  407120:	2b00      	cmp	r3, #0
  407122:	d004      	beq.n	40712e <configIMU+0x36>
		printf_mux("ADXL init Error!");
  407124:	4810      	ldr	r0, [pc, #64]	; (407168 <configIMU+0x70>)
  407126:	4b0e      	ldr	r3, [pc, #56]	; (407160 <configIMU+0x68>)
  407128:	4798      	blx	r3
		return status;
  40712a:	79fb      	ldrb	r3, [r7, #7]
  40712c:	e00e      	b.n	40714c <configIMU+0x54>
	}
	
	status = itg_init(ITG_Low);
  40712e:	2068      	movs	r0, #104	; 0x68
  407130:	4b0e      	ldr	r3, [pc, #56]	; (40716c <configIMU+0x74>)
  407132:	4798      	blx	r3
  407134:	4603      	mov	r3, r0
  407136:	71fb      	strb	r3, [r7, #7]
	if (status != STATUS_OK){
  407138:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40713c:	2b00      	cmp	r3, #0
  40713e:	d004      	beq.n	40714a <configIMU+0x52>
		printf_mux("ITG init Error!");
  407140:	480b      	ldr	r0, [pc, #44]	; (407170 <configIMU+0x78>)
  407142:	4b07      	ldr	r3, [pc, #28]	; (407160 <configIMU+0x68>)
  407144:	4798      	blx	r3
		return status;
  407146:	79fb      	ldrb	r3, [r7, #7]
  407148:	e000      	b.n	40714c <configIMU+0x54>
	}
	
	return status;
  40714a:	79fb      	ldrb	r3, [r7, #7]
  40714c:	b25b      	sxtb	r3, r3
}
  40714e:	4618      	mov	r0, r3
  407150:	3708      	adds	r7, #8
  407152:	46bd      	mov	sp, r7
  407154:	bd80      	pop	{r7, pc}
  407156:	bf00      	nop
  407158:	00407175 	.word	0x00407175
  40715c:	0040eaf8 	.word	0x0040eaf8
  407160:	00400749 	.word	0x00400749
  407164:	004071e5 	.word	0x004071e5
  407168:	0040eb08 	.word	0x0040eb08
  40716c:	00407255 	.word	0x00407255
  407170:	0040eb1c 	.word	0x0040eb1c

00407174 <twi_init>:

uint8_t twi_init(){	
  407174:	b590      	push	{r4, r7, lr}
  407176:	b087      	sub	sp, #28
  407178:	af00      	add	r7, sp, #0
	freertos_peripheral_options_t driver_options = {
  40717a:	4b12      	ldr	r3, [pc, #72]	; (4071c4 <twi_init+0x50>)
  40717c:	1d3c      	adds	r4, r7, #4
  40717e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  407180:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		(configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY),
		TWI_I2C_MASTER,
		( USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX | WAIT_TX_COMPLETE | WAIT_RX_COMPLETE)
	};
	
	freertos_twi = freertos_twi_master_init(TWI0, &driver_options);
  407184:	1d3b      	adds	r3, r7, #4
  407186:	4810      	ldr	r0, [pc, #64]	; (4071c8 <twi_init+0x54>)
  407188:	4619      	mov	r1, r3
  40718a:	4b10      	ldr	r3, [pc, #64]	; (4071cc <twi_init+0x58>)
  40718c:	4798      	blx	r3
  40718e:	4602      	mov	r2, r0
  407190:	4b0f      	ldr	r3, [pc, #60]	; (4071d0 <twi_init+0x5c>)
  407192:	601a      	str	r2, [r3, #0]
	
	configASSERT(freertos_twi);
  407194:	4b0e      	ldr	r3, [pc, #56]	; (4071d0 <twi_init+0x5c>)
  407196:	681b      	ldr	r3, [r3, #0]
  407198:	2b00      	cmp	r3, #0
  40719a:	d103      	bne.n	4071a4 <twi_init+0x30>
  40719c:	4b0d      	ldr	r3, [pc, #52]	; (4071d4 <twi_init+0x60>)
  40719e:	4798      	blx	r3
  4071a0:	bf00      	nop
  4071a2:	e7fd      	b.n	4071a0 <twi_init+0x2c>
	uint8_t twi_flag = twi_set_speed(TWI0, TWI_SPEED, sysclk_get_cpu_hz());
  4071a4:	4b0c      	ldr	r3, [pc, #48]	; (4071d8 <twi_init+0x64>)
  4071a6:	4798      	blx	r3
  4071a8:	4603      	mov	r3, r0
  4071aa:	4807      	ldr	r0, [pc, #28]	; (4071c8 <twi_init+0x54>)
  4071ac:	490b      	ldr	r1, [pc, #44]	; (4071dc <twi_init+0x68>)
  4071ae:	461a      	mov	r2, r3
  4071b0:	4b0b      	ldr	r3, [pc, #44]	; (4071e0 <twi_init+0x6c>)
  4071b2:	4798      	blx	r3
  4071b4:	4603      	mov	r3, r0
  4071b6:	75fb      	strb	r3, [r7, #23]
	return twi_flag;
  4071b8:	7dfb      	ldrb	r3, [r7, #23]
}
  4071ba:	4618      	mov	r0, r3
  4071bc:	371c      	adds	r7, #28
  4071be:	46bd      	mov	sp, r7
  4071c0:	bd90      	pop	{r4, r7, pc}
  4071c2:	bf00      	nop
  4071c4:	0040eb2c 	.word	0x0040eb2c
  4071c8:	40018000 	.word	0x40018000
  4071cc:	00401159 	.word	0x00401159
  4071d0:	20003f18 	.word	0x20003f18
  4071d4:	00404b51 	.word	0x00404b51
  4071d8:	00406be9 	.word	0x00406be9
  4071dc:	00061a80 	.word	0x00061a80
  4071e0:	0040400d 	.word	0x0040400d

004071e4 <adxl_init>:

static status_code_t adxl_init(ADXL_Addr_Dev ADXL_Dev){
  4071e4:	b580      	push	{r7, lr}
  4071e6:	b084      	sub	sp, #16
  4071e8:	af00      	add	r7, sp, #0
  4071ea:	4603      	mov	r3, r0
  4071ec:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	//result = adxl_write(ADXL_Dev, 0x0B, ADXL_DataFormat, xSem);	//16g, 13-bit mode
	result = adxl_write(ADXL_Dev, 0x08, ADXL_DataFormat);	//2g, 10-bit mode
  4071ee:	79fb      	ldrb	r3, [r7, #7]
  4071f0:	4618      	mov	r0, r3
  4071f2:	2108      	movs	r1, #8
  4071f4:	2231      	movs	r2, #49	; 0x31
  4071f6:	4b16      	ldr	r3, [pc, #88]	; (407250 <adxl_init+0x6c>)
  4071f8:	4798      	blx	r3
  4071fa:	4603      	mov	r3, r0
  4071fc:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4071fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
  407202:	2b00      	cmp	r3, #0
  407204:	d001      	beq.n	40720a <adxl_init+0x26>
  407206:	7bfb      	ldrb	r3, [r7, #15]
  407208:	e01c      	b.n	407244 <adxl_init+0x60>
	
	result = adxl_write(ADXL_Dev, 0x09, ADXL_BWRate);		//Sample rate = 50Hz = 20ms LPF = 25Hz
  40720a:	79fb      	ldrb	r3, [r7, #7]
  40720c:	4618      	mov	r0, r3
  40720e:	2109      	movs	r1, #9
  407210:	222c      	movs	r2, #44	; 0x2c
  407212:	4b0f      	ldr	r3, [pc, #60]	; (407250 <adxl_init+0x6c>)
  407214:	4798      	blx	r3
  407216:	4603      	mov	r3, r0
  407218:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  40721a:	f997 300f 	ldrsb.w	r3, [r7, #15]
  40721e:	2b00      	cmp	r3, #0
  407220:	d001      	beq.n	407226 <adxl_init+0x42>
  407222:	7bfb      	ldrb	r3, [r7, #15]
  407224:	e00e      	b.n	407244 <adxl_init+0x60>
	
	result = adxl_write(ADXL_Dev, 0x08, ADXL_PowerCtl);	//Start Measurement
  407226:	79fb      	ldrb	r3, [r7, #7]
  407228:	4618      	mov	r0, r3
  40722a:	2108      	movs	r1, #8
  40722c:	222d      	movs	r2, #45	; 0x2d
  40722e:	4b08      	ldr	r3, [pc, #32]	; (407250 <adxl_init+0x6c>)
  407230:	4798      	blx	r3
  407232:	4603      	mov	r3, r0
  407234:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  407236:	f997 300f 	ldrsb.w	r3, [r7, #15]
  40723a:	2b00      	cmp	r3, #0
  40723c:	d001      	beq.n	407242 <adxl_init+0x5e>
  40723e:	7bfb      	ldrb	r3, [r7, #15]
  407240:	e000      	b.n	407244 <adxl_init+0x60>
	
	return result;
  407242:	7bfb      	ldrb	r3, [r7, #15]
  407244:	b25b      	sxtb	r3, r3
}
  407246:	4618      	mov	r0, r3
  407248:	3710      	adds	r7, #16
  40724a:	46bd      	mov	sp, r7
  40724c:	bd80      	pop	{r7, pc}
  40724e:	bf00      	nop
  407250:	004073b9 	.word	0x004073b9

00407254 <itg_init>:

static status_code_t itg_init(ITG_Addr_Dev ITG_Dev){
  407254:	b580      	push	{r7, lr}
  407256:	b084      	sub	sp, #16
  407258:	af00      	add	r7, sp, #0
  40725a:	4603      	mov	r3, r0
  40725c:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	result = itg_write(ITG_Dev, 0x1B, ITG_DLPF_FS);		//2000/s - Sample Rate: 1KHz - LPF: 42Hz
  40725e:	79fb      	ldrb	r3, [r7, #7]
  407260:	4618      	mov	r0, r3
  407262:	211b      	movs	r1, #27
  407264:	2216      	movs	r2, #22
  407266:	4b16      	ldr	r3, [pc, #88]	; (4072c0 <itg_init+0x6c>)
  407268:	4798      	blx	r3
  40726a:	4603      	mov	r3, r0
  40726c:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  40726e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  407272:	2b00      	cmp	r3, #0
  407274:	d001      	beq.n	40727a <itg_init+0x26>
  407276:	7bfb      	ldrb	r3, [r7, #15]
  407278:	e01c      	b.n	4072b4 <itg_init+0x60>
	
	result = itg_write(ITG_Dev, 0, ITG_SMPLRT_Div);		//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  40727a:	79fb      	ldrb	r3, [r7, #7]
  40727c:	4618      	mov	r0, r3
  40727e:	2100      	movs	r1, #0
  407280:	2215      	movs	r2, #21
  407282:	4b0f      	ldr	r3, [pc, #60]	; (4072c0 <itg_init+0x6c>)
  407284:	4798      	blx	r3
  407286:	4603      	mov	r3, r0
  407288:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  40728a:	f997 300f 	ldrsb.w	r3, [r7, #15]
  40728e:	2b00      	cmp	r3, #0
  407290:	d001      	beq.n	407296 <itg_init+0x42>
  407292:	7bfb      	ldrb	r3, [r7, #15]
  407294:	e00e      	b.n	4072b4 <itg_init+0x60>
	
	result = itg_write(ITG_Dev, 0x00, ITG_PWR_Mgm);		//Clock Source: Internal Oscillator
  407296:	79fb      	ldrb	r3, [r7, #7]
  407298:	4618      	mov	r0, r3
  40729a:	2100      	movs	r1, #0
  40729c:	223e      	movs	r2, #62	; 0x3e
  40729e:	4b08      	ldr	r3, [pc, #32]	; (4072c0 <itg_init+0x6c>)
  4072a0:	4798      	blx	r3
  4072a2:	4603      	mov	r3, r0
  4072a4:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4072a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4072aa:	2b00      	cmp	r3, #0
  4072ac:	d001      	beq.n	4072b2 <itg_init+0x5e>
  4072ae:	7bfb      	ldrb	r3, [r7, #15]
  4072b0:	e000      	b.n	4072b4 <itg_init+0x60>
	
	return result;
  4072b2:	7bfb      	ldrb	r3, [r7, #15]
  4072b4:	b25b      	sxtb	r3, r3
}
  4072b6:	4618      	mov	r0, r3
  4072b8:	3710      	adds	r7, #16
  4072ba:	46bd      	mov	sp, r7
  4072bc:	bd80      	pop	{r7, pc}
  4072be:	bf00      	nop
  4072c0:	004072c5 	.word	0x004072c5

004072c4 <itg_write>:

static status_code_t itg_write(ITG_Addr_Dev itg_addr, uint8_t value, ITG_Addr_Reg itg_reg){
  4072c4:	b590      	push	{r4, r7, lr}
  4072c6:	b089      	sub	sp, #36	; 0x24
  4072c8:	af00      	add	r7, sp, #0
  4072ca:	4613      	mov	r3, r2
  4072cc:	4602      	mov	r2, r0
  4072ce:	71fa      	strb	r2, [r7, #7]
  4072d0:	460a      	mov	r2, r1
  4072d2:	71ba      	strb	r2, [r7, #6]
  4072d4:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  4072d6:	f107 0308 	add.w	r3, r7, #8
  4072da:	2200      	movs	r2, #0
  4072dc:	601a      	str	r2, [r3, #0]
  4072de:	3304      	adds	r3, #4
  4072e0:	2200      	movs	r2, #0
  4072e2:	601a      	str	r2, [r3, #0]
  4072e4:	3304      	adds	r3, #4
  4072e6:	2200      	movs	r2, #0
  4072e8:	601a      	str	r2, [r3, #0]
  4072ea:	3304      	adds	r3, #4
  4072ec:	2200      	movs	r2, #0
  4072ee:	601a      	str	r2, [r3, #0]
  4072f0:	3304      	adds	r3, #4
  4072f2:	2200      	movs	r2, #0
  4072f4:	601a      	str	r2, [r3, #0]
  4072f6:	3304      	adds	r3, #4
  4072f8:	797b      	ldrb	r3, [r7, #5]
  4072fa:	723b      	strb	r3, [r7, #8]
  4072fc:	2301      	movs	r3, #1
  4072fe:	60fb      	str	r3, [r7, #12]
  407300:	1dbb      	adds	r3, r7, #6
  407302:	613b      	str	r3, [r7, #16]
  407304:	2301      	movs	r3, #1
  407306:	617b      	str	r3, [r7, #20]
  407308:	79fb      	ldrb	r3, [r7, #7]
  40730a:	763b      	strb	r3, [r7, #24]
		.buffer			= &value,
		.length			= 1,
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  40730c:	2312      	movs	r3, #18
  40730e:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  407310:	4b09      	ldr	r3, [pc, #36]	; (407338 <itg_write+0x74>)
  407312:	681a      	ldr	r2, [r3, #0]
  407314:	f107 0308 	add.w	r3, r7, #8
  407318:	4610      	mov	r0, r2
  40731a:	4619      	mov	r1, r3
  40731c:	f04f 32ff 	mov.w	r2, #4294967295
  407320:	2300      	movs	r3, #0
  407322:	4c06      	ldr	r4, [pc, #24]	; (40733c <itg_write+0x78>)
  407324:	47a0      	blx	r4
  407326:	4603      	mov	r3, r0
  407328:	77fb      	strb	r3, [r7, #31]
	
	return result;
  40732a:	7ffb      	ldrb	r3, [r7, #31]
  40732c:	b25b      	sxtb	r3, r3
}
  40732e:	4618      	mov	r0, r3
  407330:	3724      	adds	r7, #36	; 0x24
  407332:	46bd      	mov	sp, r7
  407334:	bd90      	pop	{r4, r7, pc}
  407336:	bf00      	nop
  407338:	20003f18 	.word	0x20003f18
  40733c:	004012dd 	.word	0x004012dd

00407340 <itg_read>:

static status_code_t itg_read (ITG_Addr_Dev itg_addr, uint8_t *value, ITG_Addr_Reg itg_reg, uint8_t len){
  407340:	b590      	push	{r4, r7, lr}
  407342:	b089      	sub	sp, #36	; 0x24
  407344:	af00      	add	r7, sp, #0
  407346:	6039      	str	r1, [r7, #0]
  407348:	4601      	mov	r1, r0
  40734a:	71f9      	strb	r1, [r7, #7]
  40734c:	71ba      	strb	r2, [r7, #6]
  40734e:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  407350:	f107 0308 	add.w	r3, r7, #8
  407354:	2200      	movs	r2, #0
  407356:	601a      	str	r2, [r3, #0]
  407358:	3304      	adds	r3, #4
  40735a:	2200      	movs	r2, #0
  40735c:	601a      	str	r2, [r3, #0]
  40735e:	3304      	adds	r3, #4
  407360:	2200      	movs	r2, #0
  407362:	601a      	str	r2, [r3, #0]
  407364:	3304      	adds	r3, #4
  407366:	2200      	movs	r2, #0
  407368:	601a      	str	r2, [r3, #0]
  40736a:	3304      	adds	r3, #4
  40736c:	2200      	movs	r2, #0
  40736e:	601a      	str	r2, [r3, #0]
  407370:	3304      	adds	r3, #4
  407372:	79bb      	ldrb	r3, [r7, #6]
  407374:	723b      	strb	r3, [r7, #8]
  407376:	2301      	movs	r3, #1
  407378:	60fb      	str	r3, [r7, #12]
  40737a:	683b      	ldr	r3, [r7, #0]
  40737c:	613b      	str	r3, [r7, #16]
  40737e:	797b      	ldrb	r3, [r7, #5]
  407380:	617b      	str	r3, [r7, #20]
  407382:	79fb      	ldrb	r3, [r7, #7]
  407384:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  407386:	2312      	movs	r3, #18
  407388:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  40738a:	4b09      	ldr	r3, [pc, #36]	; (4073b0 <itg_read+0x70>)
  40738c:	681a      	ldr	r2, [r3, #0]
  40738e:	f107 0308 	add.w	r3, r7, #8
  407392:	4610      	mov	r0, r2
  407394:	4619      	mov	r1, r3
  407396:	f04f 32ff 	mov.w	r2, #4294967295
  40739a:	2300      	movs	r3, #0
  40739c:	4c05      	ldr	r4, [pc, #20]	; (4073b4 <itg_read+0x74>)
  40739e:	47a0      	blx	r4
  4073a0:	4603      	mov	r3, r0
  4073a2:	77fb      	strb	r3, [r7, #31]
	
	return result;
  4073a4:	7ffb      	ldrb	r3, [r7, #31]
  4073a6:	b25b      	sxtb	r3, r3
}
  4073a8:	4618      	mov	r0, r3
  4073aa:	3724      	adds	r7, #36	; 0x24
  4073ac:	46bd      	mov	sp, r7
  4073ae:	bd90      	pop	{r4, r7, pc}
  4073b0:	20003f18 	.word	0x20003f18
  4073b4:	00401521 	.word	0x00401521

004073b8 <adxl_write>:

static status_code_t adxl_write(ADXL_Addr_Dev adxl_addr, uint8_t value, ADXL_Addr_Reg adxl_reg){
  4073b8:	b590      	push	{r4, r7, lr}
  4073ba:	b089      	sub	sp, #36	; 0x24
  4073bc:	af00      	add	r7, sp, #0
  4073be:	4613      	mov	r3, r2
  4073c0:	4602      	mov	r2, r0
  4073c2:	71fa      	strb	r2, [r7, #7]
  4073c4:	460a      	mov	r2, r1
  4073c6:	71ba      	strb	r2, [r7, #6]
  4073c8:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  4073ca:	f107 0308 	add.w	r3, r7, #8
  4073ce:	2200      	movs	r2, #0
  4073d0:	601a      	str	r2, [r3, #0]
  4073d2:	3304      	adds	r3, #4
  4073d4:	2200      	movs	r2, #0
  4073d6:	601a      	str	r2, [r3, #0]
  4073d8:	3304      	adds	r3, #4
  4073da:	2200      	movs	r2, #0
  4073dc:	601a      	str	r2, [r3, #0]
  4073de:	3304      	adds	r3, #4
  4073e0:	2200      	movs	r2, #0
  4073e2:	601a      	str	r2, [r3, #0]
  4073e4:	3304      	adds	r3, #4
  4073e6:	2200      	movs	r2, #0
  4073e8:	601a      	str	r2, [r3, #0]
  4073ea:	3304      	adds	r3, #4
  4073ec:	797b      	ldrb	r3, [r7, #5]
  4073ee:	723b      	strb	r3, [r7, #8]
  4073f0:	2301      	movs	r3, #1
  4073f2:	60fb      	str	r3, [r7, #12]
  4073f4:	1dbb      	adds	r3, r7, #6
  4073f6:	613b      	str	r3, [r7, #16]
  4073f8:	2301      	movs	r3, #1
  4073fa:	617b      	str	r3, [r7, #20]
  4073fc:	79fb      	ldrb	r3, [r7, #7]
  4073fe:	763b      	strb	r3, [r7, #24]
		.buffer			= &value,
		.length			= 1,
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  407400:	2312      	movs	r3, #18
  407402:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  407404:	4b09      	ldr	r3, [pc, #36]	; (40742c <adxl_write+0x74>)
  407406:	681a      	ldr	r2, [r3, #0]
  407408:	f107 0308 	add.w	r3, r7, #8
  40740c:	4610      	mov	r0, r2
  40740e:	4619      	mov	r1, r3
  407410:	f04f 32ff 	mov.w	r2, #4294967295
  407414:	2300      	movs	r3, #0
  407416:	4c06      	ldr	r4, [pc, #24]	; (407430 <adxl_write+0x78>)
  407418:	47a0      	blx	r4
  40741a:	4603      	mov	r3, r0
  40741c:	77fb      	strb	r3, [r7, #31]
	
	return result;
  40741e:	7ffb      	ldrb	r3, [r7, #31]
  407420:	b25b      	sxtb	r3, r3
}
  407422:	4618      	mov	r0, r3
  407424:	3724      	adds	r7, #36	; 0x24
  407426:	46bd      	mov	sp, r7
  407428:	bd90      	pop	{r4, r7, pc}
  40742a:	bf00      	nop
  40742c:	20003f18 	.word	0x20003f18
  407430:	004012dd 	.word	0x004012dd

00407434 <adxl_read>:

static status_code_t adxl_read (ADXL_Addr_Dev adxl_addr, uint8_t *value, ADXL_Addr_Reg adxl_reg, uint8_t len){
  407434:	b590      	push	{r4, r7, lr}
  407436:	b089      	sub	sp, #36	; 0x24
  407438:	af00      	add	r7, sp, #0
  40743a:	6039      	str	r1, [r7, #0]
  40743c:	4601      	mov	r1, r0
  40743e:	71f9      	strb	r1, [r7, #7]
  407440:	71ba      	strb	r2, [r7, #6]
  407442:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  407444:	f107 0308 	add.w	r3, r7, #8
  407448:	2200      	movs	r2, #0
  40744a:	601a      	str	r2, [r3, #0]
  40744c:	3304      	adds	r3, #4
  40744e:	2200      	movs	r2, #0
  407450:	601a      	str	r2, [r3, #0]
  407452:	3304      	adds	r3, #4
  407454:	2200      	movs	r2, #0
  407456:	601a      	str	r2, [r3, #0]
  407458:	3304      	adds	r3, #4
  40745a:	2200      	movs	r2, #0
  40745c:	601a      	str	r2, [r3, #0]
  40745e:	3304      	adds	r3, #4
  407460:	2200      	movs	r2, #0
  407462:	601a      	str	r2, [r3, #0]
  407464:	3304      	adds	r3, #4
  407466:	79bb      	ldrb	r3, [r7, #6]
  407468:	723b      	strb	r3, [r7, #8]
  40746a:	2301      	movs	r3, #1
  40746c:	60fb      	str	r3, [r7, #12]
  40746e:	683b      	ldr	r3, [r7, #0]
  407470:	613b      	str	r3, [r7, #16]
  407472:	797b      	ldrb	r3, [r7, #5]
  407474:	617b      	str	r3, [r7, #20]
  407476:	79fb      	ldrb	r3, [r7, #7]
  407478:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  40747a:	2312      	movs	r3, #18
  40747c:	77fb      	strb	r3, [r7, #31]

	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  40747e:	4b09      	ldr	r3, [pc, #36]	; (4074a4 <adxl_read+0x70>)
  407480:	681a      	ldr	r2, [r3, #0]
  407482:	f107 0308 	add.w	r3, r7, #8
  407486:	4610      	mov	r0, r2
  407488:	4619      	mov	r1, r3
  40748a:	f04f 32ff 	mov.w	r2, #4294967295
  40748e:	2300      	movs	r3, #0
  407490:	4c05      	ldr	r4, [pc, #20]	; (4074a8 <adxl_read+0x74>)
  407492:	47a0      	blx	r4
  407494:	4603      	mov	r3, r0
  407496:	77fb      	strb	r3, [r7, #31]
	
	return result;
  407498:	7ffb      	ldrb	r3, [r7, #31]
  40749a:	b25b      	sxtb	r3, r3
  40749c:	4618      	mov	r0, r3
  40749e:	3724      	adds	r7, #36	; 0x24
  4074a0:	46bd      	mov	sp, r7
  4074a2:	bd90      	pop	{r4, r7, pc}
  4074a4:	20003f18 	.word	0x20003f18
  4074a8:	00401521 	.word	0x00401521

004074ac <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  4074ac:	b480      	push	{r7}
  4074ae:	b085      	sub	sp, #20
  4074b0:	af00      	add	r7, sp, #0
  4074b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
  4074b4:	687b      	ldr	r3, [r7, #4]
  4074b6:	f003 0307 	and.w	r3, r3, #7
  4074ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  4074bc:	4b0c      	ldr	r3, [pc, #48]	; (4074f0 <NVIC_SetPriorityGrouping+0x44>)
  4074be:	68db      	ldr	r3, [r3, #12]
  4074c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  4074c2:	68ba      	ldr	r2, [r7, #8]
  4074c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
  4074c8:	4013      	ands	r3, r2
  4074ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  4074cc:	68fb      	ldr	r3, [r7, #12]
  4074ce:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
  4074d0:	68bb      	ldr	r3, [r7, #8]
  4074d2:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
  4074d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  4074d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4074dc:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
  4074de:	4b04      	ldr	r3, [pc, #16]	; (4074f0 <NVIC_SetPriorityGrouping+0x44>)
  4074e0:	68ba      	ldr	r2, [r7, #8]
  4074e2:	60da      	str	r2, [r3, #12]
}
  4074e4:	3714      	adds	r7, #20
  4074e6:	46bd      	mov	sp, r7
  4074e8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4074ec:	4770      	bx	lr
  4074ee:	bf00      	nop
  4074f0:	e000ed00 	.word	0xe000ed00

004074f4 <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  4074f4:	b580      	push	{r7, lr}
  4074f6:	b082      	sub	sp, #8
  4074f8:	af00      	add	r7, sp, #0
  4074fa:	6078      	str	r0, [r7, #4]
  4074fc:	6039      	str	r1, [r7, #0]
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  4074fe:	4804      	ldr	r0, [pc, #16]	; (407510 <vApplicationStackOverflowHook+0x1c>)
  407500:	6879      	ldr	r1, [r7, #4]
  407502:	683a      	ldr	r2, [r7, #0]
  407504:	4b03      	ldr	r3, [pc, #12]	; (407514 <vApplicationStackOverflowHook+0x20>)
  407506:	4798      	blx	r3
	/* If the parameters have been corrupted then inspect pxCurrentTCB to
	 * identify which task has overflowed its stack.
	 */
	for (;;) {
		LED_On(LED2_GPIO);
  407508:	2019      	movs	r0, #25
  40750a:	4b03      	ldr	r3, [pc, #12]	; (407518 <vApplicationStackOverflowHook+0x24>)
  40750c:	4798      	blx	r3
	}
  40750e:	e7fb      	b.n	407508 <vApplicationStackOverflowHook+0x14>
  407510:	0040eb3c 	.word	0x0040eb3c
  407514:	004083f1 	.word	0x004083f1
  407518:	00402699 	.word	0x00402699

0040751c <vApplicationIdleHook>:

/**
 * \brief This function is called by FreeRTOS idle task
 */
extern void vApplicationIdleHook(void)
{
  40751c:	b480      	push	{r7}
  40751e:	af00      	add	r7, sp, #0
}
  407520:	46bd      	mov	sp, r7
  407522:	f85d 7b04 	ldr.w	r7, [sp], #4
  407526:	4770      	bx	lr

00407528 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  407528:	b480      	push	{r7}
  40752a:	af00      	add	r7, sp, #0
}
  40752c:	46bd      	mov	sp, r7
  40752e:	f85d 7b04 	ldr.w	r7, [sp], #4
  407532:	4770      	bx	lr

00407534 <vApplicationMallocFailedHook>:

void vApplicationMallocFailedHook(void)
{
  407534:	b580      	push	{r7, lr}
  407536:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
  407538:	4b01      	ldr	r3, [pc, #4]	; (407540 <vApplicationMallocFailedHook+0xc>)
  40753a:	4798      	blx	r3
	for (;;) {
	}
  40753c:	e7fe      	b.n	40753c <vApplicationMallocFailedHook+0x8>
  40753e:	bf00      	nop
  407540:	00404b51 	.word	0x00404b51

00407544 <task_led0>:
		printf_mux("Free Heap: %u\n", freeHeap);
	}
}

static void task_led0(void *pvParameters)
{
  407544:	b580      	push	{r7, lr}
  407546:	b082      	sub	sp, #8
  407548:	af00      	add	r7, sp, #0
  40754a:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	for (;;) {
		LED_Toggle(LED0_GPIO);
  40754c:	2017      	movs	r0, #23
  40754e:	4b03      	ldr	r3, [pc, #12]	; (40755c <task_led0+0x18>)
  407550:	4798      	blx	r3
		vTaskDelay(DELAY_500MS);
  407552:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  407556:	4b02      	ldr	r3, [pc, #8]	; (407560 <task_led0+0x1c>)
  407558:	4798      	blx	r3
	}
  40755a:	e7f7      	b.n	40754c <task_led0+0x8>
  40755c:	00403581 	.word	0x00403581
  407560:	004059f9 	.word	0x004059f9

00407564 <main>:
}

int main (void)
{
  407564:	b590      	push	{r4, r7, lr}
  407566:	b085      	sub	sp, #20
  407568:	af04      	add	r7, sp, #16
	/* Initialize Board and Clock */
	sysclk_init();
  40756a:	4b3b      	ldr	r3, [pc, #236]	; (407658 <main+0xf4>)
  40756c:	4798      	blx	r3
	NVIC_SetPriorityGrouping(0);
  40756e:	2000      	movs	r0, #0
  407570:	4b3a      	ldr	r3, [pc, #232]	; (40765c <main+0xf8>)
  407572:	4798      	blx	r3
	board_init();
  407574:	4b3a      	ldr	r3, [pc, #232]	; (407660 <main+0xfc>)
  407576:	4798      	blx	r3

	/* Initialize the console uart */
	configure_console();
  407578:	4b3a      	ldr	r3, [pc, #232]	; (407664 <main+0x100>)
  40757a:	4798      	blx	r3
	printf("Console OK!\n");
  40757c:	483a      	ldr	r0, [pc, #232]	; (407668 <main+0x104>)
  40757e:	4b3b      	ldr	r3, [pc, #236]	; (40766c <main+0x108>)
  407580:	4798      	blx	r3
	
	config_lcd();
  407582:	4b3b      	ldr	r3, [pc, #236]	; (407670 <main+0x10c>)
  407584:	4798      	blx	r3
		printf("Failed to create Monitor task\r\n");
		LED_On(LED2_GPIO);
	}
#endif
	
	if (xTaskCreate(task_led0, "Led0", TASK_LED_STACK_SIZE, NULL,
  407586:	2301      	movs	r3, #1
  407588:	9300      	str	r3, [sp, #0]
  40758a:	2300      	movs	r3, #0
  40758c:	9301      	str	r3, [sp, #4]
  40758e:	2300      	movs	r3, #0
  407590:	9302      	str	r3, [sp, #8]
  407592:	2300      	movs	r3, #0
  407594:	9303      	str	r3, [sp, #12]
  407596:	4837      	ldr	r0, [pc, #220]	; (407674 <main+0x110>)
  407598:	4937      	ldr	r1, [pc, #220]	; (407678 <main+0x114>)
  40759a:	2246      	movs	r2, #70	; 0x46
  40759c:	2300      	movs	r3, #0
  40759e:	4c37      	ldr	r4, [pc, #220]	; (40767c <main+0x118>)
  4075a0:	47a0      	blx	r4
  4075a2:	4603      	mov	r3, r0
  4075a4:	2b01      	cmp	r3, #1
  4075a6:	d005      	beq.n	4075b4 <main+0x50>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  4075a8:	4835      	ldr	r0, [pc, #212]	; (407680 <main+0x11c>)
  4075aa:	4b30      	ldr	r3, [pc, #192]	; (40766c <main+0x108>)
  4075ac:	4798      	blx	r3
		LED_On(LED2_GPIO);
  4075ae:	2019      	movs	r0, #25
  4075b0:	4b34      	ldr	r3, [pc, #208]	; (407684 <main+0x120>)
  4075b2:	4798      	blx	r3
	}
	
	if (xTaskCreate(IMUTask, "IMU_T", TASK_IMU_STACK_SIZE, NULL,
  4075b4:	2304      	movs	r3, #4
  4075b6:	9300      	str	r3, [sp, #0]
  4075b8:	2300      	movs	r3, #0
  4075ba:	9301      	str	r3, [sp, #4]
  4075bc:	2300      	movs	r3, #0
  4075be:	9302      	str	r3, [sp, #8]
  4075c0:	2300      	movs	r3, #0
  4075c2:	9303      	str	r3, [sp, #12]
  4075c4:	4830      	ldr	r0, [pc, #192]	; (407688 <main+0x124>)
  4075c6:	4931      	ldr	r1, [pc, #196]	; (40768c <main+0x128>)
  4075c8:	f44f 7200 	mov.w	r2, #512	; 0x200
  4075cc:	2300      	movs	r3, #0
  4075ce:	4c2b      	ldr	r4, [pc, #172]	; (40767c <main+0x118>)
  4075d0:	47a0      	blx	r4
  4075d2:	4603      	mov	r3, r0
  4075d4:	2b01      	cmp	r3, #1
  4075d6:	d005      	beq.n	4075e4 <main+0x80>
	TASK_IMU_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test IMUTask\r\n");
  4075d8:	482d      	ldr	r0, [pc, #180]	; (407690 <main+0x12c>)
  4075da:	4b24      	ldr	r3, [pc, #144]	; (40766c <main+0x108>)
  4075dc:	4798      	blx	r3
		LED_On(LED2_GPIO);
  4075de:	2019      	movs	r0, #25
  4075e0:	4b28      	ldr	r3, [pc, #160]	; (407684 <main+0x120>)
  4075e2:	4798      	blx	r3
	}

	if (xTaskCreate(LCDTask, "LCD_T", TASK_LCD_STACK_SIZE, NULL,
  4075e4:	2302      	movs	r3, #2
  4075e6:	9300      	str	r3, [sp, #0]
  4075e8:	2300      	movs	r3, #0
  4075ea:	9301      	str	r3, [sp, #4]
  4075ec:	2300      	movs	r3, #0
  4075ee:	9302      	str	r3, [sp, #8]
  4075f0:	2300      	movs	r3, #0
  4075f2:	9303      	str	r3, [sp, #12]
  4075f4:	4827      	ldr	r0, [pc, #156]	; (407694 <main+0x130>)
  4075f6:	4928      	ldr	r1, [pc, #160]	; (407698 <main+0x134>)
  4075f8:	f44f 7280 	mov.w	r2, #256	; 0x100
  4075fc:	2300      	movs	r3, #0
  4075fe:	4c1f      	ldr	r4, [pc, #124]	; (40767c <main+0x118>)
  407600:	47a0      	blx	r4
  407602:	4603      	mov	r3, r0
  407604:	2b01      	cmp	r3, #1
  407606:	d005      	beq.n	407614 <main+0xb0>
	TASK_LCD_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test LCDTask\r\n");
  407608:	4824      	ldr	r0, [pc, #144]	; (40769c <main+0x138>)
  40760a:	4b18      	ldr	r3, [pc, #96]	; (40766c <main+0x108>)
  40760c:	4798      	blx	r3
		LED_On(LED2_GPIO);
  40760e:	2019      	movs	r0, #25
  407610:	4b1c      	ldr	r3, [pc, #112]	; (407684 <main+0x120>)
  407612:	4798      	blx	r3
	}
	
	if (xTaskCreate(UARTTXTask, "TX_Task", TASK_UART_STACK_SIZE, NULL,
  407614:	2303      	movs	r3, #3
  407616:	9300      	str	r3, [sp, #0]
  407618:	2300      	movs	r3, #0
  40761a:	9301      	str	r3, [sp, #4]
  40761c:	2300      	movs	r3, #0
  40761e:	9302      	str	r3, [sp, #8]
  407620:	2300      	movs	r3, #0
  407622:	9303      	str	r3, [sp, #12]
  407624:	481e      	ldr	r0, [pc, #120]	; (4076a0 <main+0x13c>)
  407626:	491f      	ldr	r1, [pc, #124]	; (4076a4 <main+0x140>)
  407628:	f44f 7200 	mov.w	r2, #512	; 0x200
  40762c:	2300      	movs	r3, #0
  40762e:	4c13      	ldr	r4, [pc, #76]	; (40767c <main+0x118>)
  407630:	47a0      	blx	r4
  407632:	4603      	mov	r3, r0
  407634:	2b01      	cmp	r3, #1
  407636:	d005      	beq.n	407644 <main+0xe0>
	TASK_UART_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test TX_Task\r\n");
  407638:	481b      	ldr	r0, [pc, #108]	; (4076a8 <main+0x144>)
  40763a:	4b0c      	ldr	r3, [pc, #48]	; (40766c <main+0x108>)
  40763c:	4798      	blx	r3
		LED_On(LED2_GPIO);
  40763e:	2019      	movs	r0, #25
  407640:	4b10      	ldr	r3, [pc, #64]	; (407684 <main+0x120>)
  407642:	4798      	blx	r3
	}
	
	/* Start the scheduler. */
	vTaskStartScheduler();
  407644:	4b19      	ldr	r3, [pc, #100]	; (4076ac <main+0x148>)
  407646:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	LED_On(LED2_GPIO);
  407648:	2019      	movs	r0, #25
  40764a:	4b0e      	ldr	r3, [pc, #56]	; (407684 <main+0x120>)
  40764c:	4798      	blx	r3
	return 0;
  40764e:	2300      	movs	r3, #0
}
  407650:	4618      	mov	r0, r3
  407652:	3704      	adds	r7, #4
  407654:	46bd      	mov	sp, r7
  407656:	bd90      	pop	{r4, r7, pc}
  407658:	00400ce9 	.word	0x00400ce9
  40765c:	004074ad 	.word	0x004074ad
  407660:	0040258d 	.word	0x0040258d
  407664:	004007a5 	.word	0x004007a5
  407668:	0040eba0 	.word	0x0040eba0
  40766c:	004083f1 	.word	0x004083f1
  407670:	00400129 	.word	0x00400129
  407674:	00407545 	.word	0x00407545
  407678:	0040ebb0 	.word	0x0040ebb0
  40767c:	0040578d 	.word	0x0040578d
  407680:	0040ebb8 	.word	0x0040ebb8
  407684:	00402699 	.word	0x00402699
  407688:	00406c25 	.word	0x00406c25
  40768c:	0040ebdc 	.word	0x0040ebdc
  407690:	0040ebe4 	.word	0x0040ebe4
  407694:	004001f5 	.word	0x004001f5
  407698:	0040ec04 	.word	0x0040ec04
  40769c:	0040ec0c 	.word	0x0040ec0c
  4076a0:	0040083d 	.word	0x0040083d
  4076a4:	0040ec2c 	.word	0x0040ec2c
  4076a8:	0040ec34 	.word	0x0040ec34
  4076ac:	00405a5d 	.word	0x00405a5d

004076b0 <__aeabi_drsub>:
  4076b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4076b4:	e002      	b.n	4076bc <__adddf3>
  4076b6:	bf00      	nop

004076b8 <__aeabi_dsub>:
  4076b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004076bc <__adddf3>:
  4076bc:	b530      	push	{r4, r5, lr}
  4076be:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4076c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4076c6:	ea94 0f05 	teq	r4, r5
  4076ca:	bf08      	it	eq
  4076cc:	ea90 0f02 	teqeq	r0, r2
  4076d0:	bf1f      	itttt	ne
  4076d2:	ea54 0c00 	orrsne.w	ip, r4, r0
  4076d6:	ea55 0c02 	orrsne.w	ip, r5, r2
  4076da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4076de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4076e2:	f000 80e2 	beq.w	4078aa <__adddf3+0x1ee>
  4076e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4076ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4076ee:	bfb8      	it	lt
  4076f0:	426d      	neglt	r5, r5
  4076f2:	dd0c      	ble.n	40770e <__adddf3+0x52>
  4076f4:	442c      	add	r4, r5
  4076f6:	ea80 0202 	eor.w	r2, r0, r2
  4076fa:	ea81 0303 	eor.w	r3, r1, r3
  4076fe:	ea82 0000 	eor.w	r0, r2, r0
  407702:	ea83 0101 	eor.w	r1, r3, r1
  407706:	ea80 0202 	eor.w	r2, r0, r2
  40770a:	ea81 0303 	eor.w	r3, r1, r3
  40770e:	2d36      	cmp	r5, #54	; 0x36
  407710:	bf88      	it	hi
  407712:	bd30      	pophi	{r4, r5, pc}
  407714:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407718:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40771c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407720:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407724:	d002      	beq.n	40772c <__adddf3+0x70>
  407726:	4240      	negs	r0, r0
  407728:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40772c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407730:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407734:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407738:	d002      	beq.n	407740 <__adddf3+0x84>
  40773a:	4252      	negs	r2, r2
  40773c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407740:	ea94 0f05 	teq	r4, r5
  407744:	f000 80a7 	beq.w	407896 <__adddf3+0x1da>
  407748:	f1a4 0401 	sub.w	r4, r4, #1
  40774c:	f1d5 0e20 	rsbs	lr, r5, #32
  407750:	db0d      	blt.n	40776e <__adddf3+0xb2>
  407752:	fa02 fc0e 	lsl.w	ip, r2, lr
  407756:	fa22 f205 	lsr.w	r2, r2, r5
  40775a:	1880      	adds	r0, r0, r2
  40775c:	f141 0100 	adc.w	r1, r1, #0
  407760:	fa03 f20e 	lsl.w	r2, r3, lr
  407764:	1880      	adds	r0, r0, r2
  407766:	fa43 f305 	asr.w	r3, r3, r5
  40776a:	4159      	adcs	r1, r3
  40776c:	e00e      	b.n	40778c <__adddf3+0xd0>
  40776e:	f1a5 0520 	sub.w	r5, r5, #32
  407772:	f10e 0e20 	add.w	lr, lr, #32
  407776:	2a01      	cmp	r2, #1
  407778:	fa03 fc0e 	lsl.w	ip, r3, lr
  40777c:	bf28      	it	cs
  40777e:	f04c 0c02 	orrcs.w	ip, ip, #2
  407782:	fa43 f305 	asr.w	r3, r3, r5
  407786:	18c0      	adds	r0, r0, r3
  407788:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40778c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407790:	d507      	bpl.n	4077a2 <__adddf3+0xe6>
  407792:	f04f 0e00 	mov.w	lr, #0
  407796:	f1dc 0c00 	rsbs	ip, ip, #0
  40779a:	eb7e 0000 	sbcs.w	r0, lr, r0
  40779e:	eb6e 0101 	sbc.w	r1, lr, r1
  4077a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4077a6:	d31b      	bcc.n	4077e0 <__adddf3+0x124>
  4077a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4077ac:	d30c      	bcc.n	4077c8 <__adddf3+0x10c>
  4077ae:	0849      	lsrs	r1, r1, #1
  4077b0:	ea5f 0030 	movs.w	r0, r0, rrx
  4077b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4077b8:	f104 0401 	add.w	r4, r4, #1
  4077bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4077c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4077c4:	f080 809a 	bcs.w	4078fc <__adddf3+0x240>
  4077c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4077cc:	bf08      	it	eq
  4077ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4077d2:	f150 0000 	adcs.w	r0, r0, #0
  4077d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4077da:	ea41 0105 	orr.w	r1, r1, r5
  4077de:	bd30      	pop	{r4, r5, pc}
  4077e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4077e4:	4140      	adcs	r0, r0
  4077e6:	eb41 0101 	adc.w	r1, r1, r1
  4077ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4077ee:	f1a4 0401 	sub.w	r4, r4, #1
  4077f2:	d1e9      	bne.n	4077c8 <__adddf3+0x10c>
  4077f4:	f091 0f00 	teq	r1, #0
  4077f8:	bf04      	itt	eq
  4077fa:	4601      	moveq	r1, r0
  4077fc:	2000      	moveq	r0, #0
  4077fe:	fab1 f381 	clz	r3, r1
  407802:	bf08      	it	eq
  407804:	3320      	addeq	r3, #32
  407806:	f1a3 030b 	sub.w	r3, r3, #11
  40780a:	f1b3 0220 	subs.w	r2, r3, #32
  40780e:	da0c      	bge.n	40782a <__adddf3+0x16e>
  407810:	320c      	adds	r2, #12
  407812:	dd08      	ble.n	407826 <__adddf3+0x16a>
  407814:	f102 0c14 	add.w	ip, r2, #20
  407818:	f1c2 020c 	rsb	r2, r2, #12
  40781c:	fa01 f00c 	lsl.w	r0, r1, ip
  407820:	fa21 f102 	lsr.w	r1, r1, r2
  407824:	e00c      	b.n	407840 <__adddf3+0x184>
  407826:	f102 0214 	add.w	r2, r2, #20
  40782a:	bfd8      	it	le
  40782c:	f1c2 0c20 	rsble	ip, r2, #32
  407830:	fa01 f102 	lsl.w	r1, r1, r2
  407834:	fa20 fc0c 	lsr.w	ip, r0, ip
  407838:	bfdc      	itt	le
  40783a:	ea41 010c 	orrle.w	r1, r1, ip
  40783e:	4090      	lslle	r0, r2
  407840:	1ae4      	subs	r4, r4, r3
  407842:	bfa2      	ittt	ge
  407844:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407848:	4329      	orrge	r1, r5
  40784a:	bd30      	popge	{r4, r5, pc}
  40784c:	ea6f 0404 	mvn.w	r4, r4
  407850:	3c1f      	subs	r4, #31
  407852:	da1c      	bge.n	40788e <__adddf3+0x1d2>
  407854:	340c      	adds	r4, #12
  407856:	dc0e      	bgt.n	407876 <__adddf3+0x1ba>
  407858:	f104 0414 	add.w	r4, r4, #20
  40785c:	f1c4 0220 	rsb	r2, r4, #32
  407860:	fa20 f004 	lsr.w	r0, r0, r4
  407864:	fa01 f302 	lsl.w	r3, r1, r2
  407868:	ea40 0003 	orr.w	r0, r0, r3
  40786c:	fa21 f304 	lsr.w	r3, r1, r4
  407870:	ea45 0103 	orr.w	r1, r5, r3
  407874:	bd30      	pop	{r4, r5, pc}
  407876:	f1c4 040c 	rsb	r4, r4, #12
  40787a:	f1c4 0220 	rsb	r2, r4, #32
  40787e:	fa20 f002 	lsr.w	r0, r0, r2
  407882:	fa01 f304 	lsl.w	r3, r1, r4
  407886:	ea40 0003 	orr.w	r0, r0, r3
  40788a:	4629      	mov	r1, r5
  40788c:	bd30      	pop	{r4, r5, pc}
  40788e:	fa21 f004 	lsr.w	r0, r1, r4
  407892:	4629      	mov	r1, r5
  407894:	bd30      	pop	{r4, r5, pc}
  407896:	f094 0f00 	teq	r4, #0
  40789a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40789e:	bf06      	itte	eq
  4078a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4078a4:	3401      	addeq	r4, #1
  4078a6:	3d01      	subne	r5, #1
  4078a8:	e74e      	b.n	407748 <__adddf3+0x8c>
  4078aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4078ae:	bf18      	it	ne
  4078b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4078b4:	d029      	beq.n	40790a <__adddf3+0x24e>
  4078b6:	ea94 0f05 	teq	r4, r5
  4078ba:	bf08      	it	eq
  4078bc:	ea90 0f02 	teqeq	r0, r2
  4078c0:	d005      	beq.n	4078ce <__adddf3+0x212>
  4078c2:	ea54 0c00 	orrs.w	ip, r4, r0
  4078c6:	bf04      	itt	eq
  4078c8:	4619      	moveq	r1, r3
  4078ca:	4610      	moveq	r0, r2
  4078cc:	bd30      	pop	{r4, r5, pc}
  4078ce:	ea91 0f03 	teq	r1, r3
  4078d2:	bf1e      	ittt	ne
  4078d4:	2100      	movne	r1, #0
  4078d6:	2000      	movne	r0, #0
  4078d8:	bd30      	popne	{r4, r5, pc}
  4078da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4078de:	d105      	bne.n	4078ec <__adddf3+0x230>
  4078e0:	0040      	lsls	r0, r0, #1
  4078e2:	4149      	adcs	r1, r1
  4078e4:	bf28      	it	cs
  4078e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4078ea:	bd30      	pop	{r4, r5, pc}
  4078ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4078f0:	bf3c      	itt	cc
  4078f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4078f6:	bd30      	popcc	{r4, r5, pc}
  4078f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4078fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407900:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407904:	f04f 0000 	mov.w	r0, #0
  407908:	bd30      	pop	{r4, r5, pc}
  40790a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40790e:	bf1a      	itte	ne
  407910:	4619      	movne	r1, r3
  407912:	4610      	movne	r0, r2
  407914:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407918:	bf1c      	itt	ne
  40791a:	460b      	movne	r3, r1
  40791c:	4602      	movne	r2, r0
  40791e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407922:	bf06      	itte	eq
  407924:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407928:	ea91 0f03 	teqeq	r1, r3
  40792c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407930:	bd30      	pop	{r4, r5, pc}
  407932:	bf00      	nop

00407934 <__aeabi_ui2d>:
  407934:	f090 0f00 	teq	r0, #0
  407938:	bf04      	itt	eq
  40793a:	2100      	moveq	r1, #0
  40793c:	4770      	bxeq	lr
  40793e:	b530      	push	{r4, r5, lr}
  407940:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407944:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407948:	f04f 0500 	mov.w	r5, #0
  40794c:	f04f 0100 	mov.w	r1, #0
  407950:	e750      	b.n	4077f4 <__adddf3+0x138>
  407952:	bf00      	nop

00407954 <__aeabi_i2d>:
  407954:	f090 0f00 	teq	r0, #0
  407958:	bf04      	itt	eq
  40795a:	2100      	moveq	r1, #0
  40795c:	4770      	bxeq	lr
  40795e:	b530      	push	{r4, r5, lr}
  407960:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407964:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407968:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40796c:	bf48      	it	mi
  40796e:	4240      	negmi	r0, r0
  407970:	f04f 0100 	mov.w	r1, #0
  407974:	e73e      	b.n	4077f4 <__adddf3+0x138>
  407976:	bf00      	nop

00407978 <__aeabi_f2d>:
  407978:	0042      	lsls	r2, r0, #1
  40797a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40797e:	ea4f 0131 	mov.w	r1, r1, rrx
  407982:	ea4f 7002 	mov.w	r0, r2, lsl #28
  407986:	bf1f      	itttt	ne
  407988:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40798c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407990:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407994:	4770      	bxne	lr
  407996:	f092 0f00 	teq	r2, #0
  40799a:	bf14      	ite	ne
  40799c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4079a0:	4770      	bxeq	lr
  4079a2:	b530      	push	{r4, r5, lr}
  4079a4:	f44f 7460 	mov.w	r4, #896	; 0x380
  4079a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4079ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4079b0:	e720      	b.n	4077f4 <__adddf3+0x138>
  4079b2:	bf00      	nop

004079b4 <__aeabi_ul2d>:
  4079b4:	ea50 0201 	orrs.w	r2, r0, r1
  4079b8:	bf08      	it	eq
  4079ba:	4770      	bxeq	lr
  4079bc:	b530      	push	{r4, r5, lr}
  4079be:	f04f 0500 	mov.w	r5, #0
  4079c2:	e00a      	b.n	4079da <__aeabi_l2d+0x16>

004079c4 <__aeabi_l2d>:
  4079c4:	ea50 0201 	orrs.w	r2, r0, r1
  4079c8:	bf08      	it	eq
  4079ca:	4770      	bxeq	lr
  4079cc:	b530      	push	{r4, r5, lr}
  4079ce:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4079d2:	d502      	bpl.n	4079da <__aeabi_l2d+0x16>
  4079d4:	4240      	negs	r0, r0
  4079d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4079da:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4079de:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4079e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4079e6:	f43f aedc 	beq.w	4077a2 <__adddf3+0xe6>
  4079ea:	f04f 0203 	mov.w	r2, #3
  4079ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4079f2:	bf18      	it	ne
  4079f4:	3203      	addne	r2, #3
  4079f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4079fa:	bf18      	it	ne
  4079fc:	3203      	addne	r2, #3
  4079fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407a02:	f1c2 0320 	rsb	r3, r2, #32
  407a06:	fa00 fc03 	lsl.w	ip, r0, r3
  407a0a:	fa20 f002 	lsr.w	r0, r0, r2
  407a0e:	fa01 fe03 	lsl.w	lr, r1, r3
  407a12:	ea40 000e 	orr.w	r0, r0, lr
  407a16:	fa21 f102 	lsr.w	r1, r1, r2
  407a1a:	4414      	add	r4, r2
  407a1c:	e6c1      	b.n	4077a2 <__adddf3+0xe6>
  407a1e:	bf00      	nop

00407a20 <__aeabi_dmul>:
  407a20:	b570      	push	{r4, r5, r6, lr}
  407a22:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407a26:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407a2a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407a2e:	bf1d      	ittte	ne
  407a30:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407a34:	ea94 0f0c 	teqne	r4, ip
  407a38:	ea95 0f0c 	teqne	r5, ip
  407a3c:	f000 f8de 	bleq	407bfc <__aeabi_dmul+0x1dc>
  407a40:	442c      	add	r4, r5
  407a42:	ea81 0603 	eor.w	r6, r1, r3
  407a46:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  407a4a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407a4e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407a52:	bf18      	it	ne
  407a54:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  407a58:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407a5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407a60:	d038      	beq.n	407ad4 <__aeabi_dmul+0xb4>
  407a62:	fba0 ce02 	umull	ip, lr, r0, r2
  407a66:	f04f 0500 	mov.w	r5, #0
  407a6a:	fbe1 e502 	umlal	lr, r5, r1, r2
  407a6e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407a72:	fbe0 e503 	umlal	lr, r5, r0, r3
  407a76:	f04f 0600 	mov.w	r6, #0
  407a7a:	fbe1 5603 	umlal	r5, r6, r1, r3
  407a7e:	f09c 0f00 	teq	ip, #0
  407a82:	bf18      	it	ne
  407a84:	f04e 0e01 	orrne.w	lr, lr, #1
  407a88:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407a8c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407a90:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407a94:	d204      	bcs.n	407aa0 <__aeabi_dmul+0x80>
  407a96:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  407a9a:	416d      	adcs	r5, r5
  407a9c:	eb46 0606 	adc.w	r6, r6, r6
  407aa0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407aa4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  407aa8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407aac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407ab0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407ab4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407ab8:	bf88      	it	hi
  407aba:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407abe:	d81e      	bhi.n	407afe <__aeabi_dmul+0xde>
  407ac0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407ac4:	bf08      	it	eq
  407ac6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  407aca:	f150 0000 	adcs.w	r0, r0, #0
  407ace:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407ad2:	bd70      	pop	{r4, r5, r6, pc}
  407ad4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407ad8:	ea46 0101 	orr.w	r1, r6, r1
  407adc:	ea40 0002 	orr.w	r0, r0, r2
  407ae0:	ea81 0103 	eor.w	r1, r1, r3
  407ae4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407ae8:	bfc2      	ittt	gt
  407aea:	ebd4 050c 	rsbsgt	r5, r4, ip
  407aee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407af2:	bd70      	popgt	{r4, r5, r6, pc}
  407af4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407af8:	f04f 0e00 	mov.w	lr, #0
  407afc:	3c01      	subs	r4, #1
  407afe:	f300 80ab 	bgt.w	407c58 <__aeabi_dmul+0x238>
  407b02:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407b06:	bfde      	ittt	le
  407b08:	2000      	movle	r0, #0
  407b0a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407b0e:	bd70      	pople	{r4, r5, r6, pc}
  407b10:	f1c4 0400 	rsb	r4, r4, #0
  407b14:	3c20      	subs	r4, #32
  407b16:	da35      	bge.n	407b84 <__aeabi_dmul+0x164>
  407b18:	340c      	adds	r4, #12
  407b1a:	dc1b      	bgt.n	407b54 <__aeabi_dmul+0x134>
  407b1c:	f104 0414 	add.w	r4, r4, #20
  407b20:	f1c4 0520 	rsb	r5, r4, #32
  407b24:	fa00 f305 	lsl.w	r3, r0, r5
  407b28:	fa20 f004 	lsr.w	r0, r0, r4
  407b2c:	fa01 f205 	lsl.w	r2, r1, r5
  407b30:	ea40 0002 	orr.w	r0, r0, r2
  407b34:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407b38:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407b3c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407b40:	fa21 f604 	lsr.w	r6, r1, r4
  407b44:	eb42 0106 	adc.w	r1, r2, r6
  407b48:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407b4c:	bf08      	it	eq
  407b4e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407b52:	bd70      	pop	{r4, r5, r6, pc}
  407b54:	f1c4 040c 	rsb	r4, r4, #12
  407b58:	f1c4 0520 	rsb	r5, r4, #32
  407b5c:	fa00 f304 	lsl.w	r3, r0, r4
  407b60:	fa20 f005 	lsr.w	r0, r0, r5
  407b64:	fa01 f204 	lsl.w	r2, r1, r4
  407b68:	ea40 0002 	orr.w	r0, r0, r2
  407b6c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407b70:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407b74:	f141 0100 	adc.w	r1, r1, #0
  407b78:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407b7c:	bf08      	it	eq
  407b7e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407b82:	bd70      	pop	{r4, r5, r6, pc}
  407b84:	f1c4 0520 	rsb	r5, r4, #32
  407b88:	fa00 f205 	lsl.w	r2, r0, r5
  407b8c:	ea4e 0e02 	orr.w	lr, lr, r2
  407b90:	fa20 f304 	lsr.w	r3, r0, r4
  407b94:	fa01 f205 	lsl.w	r2, r1, r5
  407b98:	ea43 0302 	orr.w	r3, r3, r2
  407b9c:	fa21 f004 	lsr.w	r0, r1, r4
  407ba0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407ba4:	fa21 f204 	lsr.w	r2, r1, r4
  407ba8:	ea20 0002 	bic.w	r0, r0, r2
  407bac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407bb0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407bb4:	bf08      	it	eq
  407bb6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407bba:	bd70      	pop	{r4, r5, r6, pc}
  407bbc:	f094 0f00 	teq	r4, #0
  407bc0:	d10f      	bne.n	407be2 <__aeabi_dmul+0x1c2>
  407bc2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  407bc6:	0040      	lsls	r0, r0, #1
  407bc8:	eb41 0101 	adc.w	r1, r1, r1
  407bcc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407bd0:	bf08      	it	eq
  407bd2:	3c01      	subeq	r4, #1
  407bd4:	d0f7      	beq.n	407bc6 <__aeabi_dmul+0x1a6>
  407bd6:	ea41 0106 	orr.w	r1, r1, r6
  407bda:	f095 0f00 	teq	r5, #0
  407bde:	bf18      	it	ne
  407be0:	4770      	bxne	lr
  407be2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407be6:	0052      	lsls	r2, r2, #1
  407be8:	eb43 0303 	adc.w	r3, r3, r3
  407bec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407bf0:	bf08      	it	eq
  407bf2:	3d01      	subeq	r5, #1
  407bf4:	d0f7      	beq.n	407be6 <__aeabi_dmul+0x1c6>
  407bf6:	ea43 0306 	orr.w	r3, r3, r6
  407bfa:	4770      	bx	lr
  407bfc:	ea94 0f0c 	teq	r4, ip
  407c00:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407c04:	bf18      	it	ne
  407c06:	ea95 0f0c 	teqne	r5, ip
  407c0a:	d00c      	beq.n	407c26 <__aeabi_dmul+0x206>
  407c0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407c10:	bf18      	it	ne
  407c12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407c16:	d1d1      	bne.n	407bbc <__aeabi_dmul+0x19c>
  407c18:	ea81 0103 	eor.w	r1, r1, r3
  407c1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407c20:	f04f 0000 	mov.w	r0, #0
  407c24:	bd70      	pop	{r4, r5, r6, pc}
  407c26:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407c2a:	bf06      	itte	eq
  407c2c:	4610      	moveq	r0, r2
  407c2e:	4619      	moveq	r1, r3
  407c30:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407c34:	d019      	beq.n	407c6a <__aeabi_dmul+0x24a>
  407c36:	ea94 0f0c 	teq	r4, ip
  407c3a:	d102      	bne.n	407c42 <__aeabi_dmul+0x222>
  407c3c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  407c40:	d113      	bne.n	407c6a <__aeabi_dmul+0x24a>
  407c42:	ea95 0f0c 	teq	r5, ip
  407c46:	d105      	bne.n	407c54 <__aeabi_dmul+0x234>
  407c48:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407c4c:	bf1c      	itt	ne
  407c4e:	4610      	movne	r0, r2
  407c50:	4619      	movne	r1, r3
  407c52:	d10a      	bne.n	407c6a <__aeabi_dmul+0x24a>
  407c54:	ea81 0103 	eor.w	r1, r1, r3
  407c58:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407c5c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407c60:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407c64:	f04f 0000 	mov.w	r0, #0
  407c68:	bd70      	pop	{r4, r5, r6, pc}
  407c6a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407c6e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407c72:	bd70      	pop	{r4, r5, r6, pc}

00407c74 <__aeabi_ddiv>:
  407c74:	b570      	push	{r4, r5, r6, lr}
  407c76:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407c7a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407c7e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407c82:	bf1d      	ittte	ne
  407c84:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407c88:	ea94 0f0c 	teqne	r4, ip
  407c8c:	ea95 0f0c 	teqne	r5, ip
  407c90:	f000 f8a7 	bleq	407de2 <__aeabi_ddiv+0x16e>
  407c94:	eba4 0405 	sub.w	r4, r4, r5
  407c98:	ea81 0e03 	eor.w	lr, r1, r3
  407c9c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407ca0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407ca4:	f000 8088 	beq.w	407db8 <__aeabi_ddiv+0x144>
  407ca8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407cac:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407cb0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407cb4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  407cb8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407cbc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407cc0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407cc4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  407cc8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407ccc:	429d      	cmp	r5, r3
  407cce:	bf08      	it	eq
  407cd0:	4296      	cmpeq	r6, r2
  407cd2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  407cd6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  407cda:	d202      	bcs.n	407ce2 <__aeabi_ddiv+0x6e>
  407cdc:	085b      	lsrs	r3, r3, #1
  407cde:	ea4f 0232 	mov.w	r2, r2, rrx
  407ce2:	1ab6      	subs	r6, r6, r2
  407ce4:	eb65 0503 	sbc.w	r5, r5, r3
  407ce8:	085b      	lsrs	r3, r3, #1
  407cea:	ea4f 0232 	mov.w	r2, r2, rrx
  407cee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  407cf2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  407cf6:	ebb6 0e02 	subs.w	lr, r6, r2
  407cfa:	eb75 0e03 	sbcs.w	lr, r5, r3
  407cfe:	bf22      	ittt	cs
  407d00:	1ab6      	subcs	r6, r6, r2
  407d02:	4675      	movcs	r5, lr
  407d04:	ea40 000c 	orrcs.w	r0, r0, ip
  407d08:	085b      	lsrs	r3, r3, #1
  407d0a:	ea4f 0232 	mov.w	r2, r2, rrx
  407d0e:	ebb6 0e02 	subs.w	lr, r6, r2
  407d12:	eb75 0e03 	sbcs.w	lr, r5, r3
  407d16:	bf22      	ittt	cs
  407d18:	1ab6      	subcs	r6, r6, r2
  407d1a:	4675      	movcs	r5, lr
  407d1c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  407d20:	085b      	lsrs	r3, r3, #1
  407d22:	ea4f 0232 	mov.w	r2, r2, rrx
  407d26:	ebb6 0e02 	subs.w	lr, r6, r2
  407d2a:	eb75 0e03 	sbcs.w	lr, r5, r3
  407d2e:	bf22      	ittt	cs
  407d30:	1ab6      	subcs	r6, r6, r2
  407d32:	4675      	movcs	r5, lr
  407d34:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  407d38:	085b      	lsrs	r3, r3, #1
  407d3a:	ea4f 0232 	mov.w	r2, r2, rrx
  407d3e:	ebb6 0e02 	subs.w	lr, r6, r2
  407d42:	eb75 0e03 	sbcs.w	lr, r5, r3
  407d46:	bf22      	ittt	cs
  407d48:	1ab6      	subcs	r6, r6, r2
  407d4a:	4675      	movcs	r5, lr
  407d4c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  407d50:	ea55 0e06 	orrs.w	lr, r5, r6
  407d54:	d018      	beq.n	407d88 <__aeabi_ddiv+0x114>
  407d56:	ea4f 1505 	mov.w	r5, r5, lsl #4
  407d5a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  407d5e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  407d62:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  407d66:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  407d6a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407d6e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  407d72:	d1c0      	bne.n	407cf6 <__aeabi_ddiv+0x82>
  407d74:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407d78:	d10b      	bne.n	407d92 <__aeabi_ddiv+0x11e>
  407d7a:	ea41 0100 	orr.w	r1, r1, r0
  407d7e:	f04f 0000 	mov.w	r0, #0
  407d82:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  407d86:	e7b6      	b.n	407cf6 <__aeabi_ddiv+0x82>
  407d88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407d8c:	bf04      	itt	eq
  407d8e:	4301      	orreq	r1, r0
  407d90:	2000      	moveq	r0, #0
  407d92:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407d96:	bf88      	it	hi
  407d98:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407d9c:	f63f aeaf 	bhi.w	407afe <__aeabi_dmul+0xde>
  407da0:	ebb5 0c03 	subs.w	ip, r5, r3
  407da4:	bf04      	itt	eq
  407da6:	ebb6 0c02 	subseq.w	ip, r6, r2
  407daa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407dae:	f150 0000 	adcs.w	r0, r0, #0
  407db2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407db6:	bd70      	pop	{r4, r5, r6, pc}
  407db8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407dbc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407dc0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407dc4:	bfc2      	ittt	gt
  407dc6:	ebd4 050c 	rsbsgt	r5, r4, ip
  407dca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407dce:	bd70      	popgt	{r4, r5, r6, pc}
  407dd0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407dd4:	f04f 0e00 	mov.w	lr, #0
  407dd8:	3c01      	subs	r4, #1
  407dda:	e690      	b.n	407afe <__aeabi_dmul+0xde>
  407ddc:	ea45 0e06 	orr.w	lr, r5, r6
  407de0:	e68d      	b.n	407afe <__aeabi_dmul+0xde>
  407de2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407de6:	ea94 0f0c 	teq	r4, ip
  407dea:	bf08      	it	eq
  407dec:	ea95 0f0c 	teqeq	r5, ip
  407df0:	f43f af3b 	beq.w	407c6a <__aeabi_dmul+0x24a>
  407df4:	ea94 0f0c 	teq	r4, ip
  407df8:	d10a      	bne.n	407e10 <__aeabi_ddiv+0x19c>
  407dfa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407dfe:	f47f af34 	bne.w	407c6a <__aeabi_dmul+0x24a>
  407e02:	ea95 0f0c 	teq	r5, ip
  407e06:	f47f af25 	bne.w	407c54 <__aeabi_dmul+0x234>
  407e0a:	4610      	mov	r0, r2
  407e0c:	4619      	mov	r1, r3
  407e0e:	e72c      	b.n	407c6a <__aeabi_dmul+0x24a>
  407e10:	ea95 0f0c 	teq	r5, ip
  407e14:	d106      	bne.n	407e24 <__aeabi_ddiv+0x1b0>
  407e16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407e1a:	f43f aefd 	beq.w	407c18 <__aeabi_dmul+0x1f8>
  407e1e:	4610      	mov	r0, r2
  407e20:	4619      	mov	r1, r3
  407e22:	e722      	b.n	407c6a <__aeabi_dmul+0x24a>
  407e24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407e28:	bf18      	it	ne
  407e2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407e2e:	f47f aec5 	bne.w	407bbc <__aeabi_dmul+0x19c>
  407e32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  407e36:	f47f af0d 	bne.w	407c54 <__aeabi_dmul+0x234>
  407e3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  407e3e:	f47f aeeb 	bne.w	407c18 <__aeabi_dmul+0x1f8>
  407e42:	e712      	b.n	407c6a <__aeabi_dmul+0x24a>

00407e44 <__aeabi_d2f>:
  407e44:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407e48:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  407e4c:	bf24      	itt	cs
  407e4e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  407e52:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  407e56:	d90d      	bls.n	407e74 <__aeabi_d2f+0x30>
  407e58:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  407e5c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  407e60:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  407e64:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  407e68:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  407e6c:	bf08      	it	eq
  407e6e:	f020 0001 	biceq.w	r0, r0, #1
  407e72:	4770      	bx	lr
  407e74:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  407e78:	d121      	bne.n	407ebe <__aeabi_d2f+0x7a>
  407e7a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  407e7e:	bfbc      	itt	lt
  407e80:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  407e84:	4770      	bxlt	lr
  407e86:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407e8a:	ea4f 5252 	mov.w	r2, r2, lsr #21
  407e8e:	f1c2 0218 	rsb	r2, r2, #24
  407e92:	f1c2 0c20 	rsb	ip, r2, #32
  407e96:	fa10 f30c 	lsls.w	r3, r0, ip
  407e9a:	fa20 f002 	lsr.w	r0, r0, r2
  407e9e:	bf18      	it	ne
  407ea0:	f040 0001 	orrne.w	r0, r0, #1
  407ea4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407ea8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  407eac:	fa03 fc0c 	lsl.w	ip, r3, ip
  407eb0:	ea40 000c 	orr.w	r0, r0, ip
  407eb4:	fa23 f302 	lsr.w	r3, r3, r2
  407eb8:	ea4f 0343 	mov.w	r3, r3, lsl #1
  407ebc:	e7cc      	b.n	407e58 <__aeabi_d2f+0x14>
  407ebe:	ea7f 5362 	mvns.w	r3, r2, asr #21
  407ec2:	d107      	bne.n	407ed4 <__aeabi_d2f+0x90>
  407ec4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  407ec8:	bf1e      	ittt	ne
  407eca:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  407ece:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  407ed2:	4770      	bxne	lr
  407ed4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  407ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  407edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  407ee0:	4770      	bx	lr
  407ee2:	bf00      	nop

00407ee4 <__aeabi_frsub>:
  407ee4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  407ee8:	e002      	b.n	407ef0 <__addsf3>
  407eea:	bf00      	nop

00407eec <__aeabi_fsub>:
  407eec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00407ef0 <__addsf3>:
  407ef0:	0042      	lsls	r2, r0, #1
  407ef2:	bf1f      	itttt	ne
  407ef4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  407ef8:	ea92 0f03 	teqne	r2, r3
  407efc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  407f00:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  407f04:	d06a      	beq.n	407fdc <__addsf3+0xec>
  407f06:	ea4f 6212 	mov.w	r2, r2, lsr #24
  407f0a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  407f0e:	bfc1      	itttt	gt
  407f10:	18d2      	addgt	r2, r2, r3
  407f12:	4041      	eorgt	r1, r0
  407f14:	4048      	eorgt	r0, r1
  407f16:	4041      	eorgt	r1, r0
  407f18:	bfb8      	it	lt
  407f1a:	425b      	neglt	r3, r3
  407f1c:	2b19      	cmp	r3, #25
  407f1e:	bf88      	it	hi
  407f20:	4770      	bxhi	lr
  407f22:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  407f26:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  407f2a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  407f2e:	bf18      	it	ne
  407f30:	4240      	negne	r0, r0
  407f32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407f36:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  407f3a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  407f3e:	bf18      	it	ne
  407f40:	4249      	negne	r1, r1
  407f42:	ea92 0f03 	teq	r2, r3
  407f46:	d03f      	beq.n	407fc8 <__addsf3+0xd8>
  407f48:	f1a2 0201 	sub.w	r2, r2, #1
  407f4c:	fa41 fc03 	asr.w	ip, r1, r3
  407f50:	eb10 000c 	adds.w	r0, r0, ip
  407f54:	f1c3 0320 	rsb	r3, r3, #32
  407f58:	fa01 f103 	lsl.w	r1, r1, r3
  407f5c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  407f60:	d502      	bpl.n	407f68 <__addsf3+0x78>
  407f62:	4249      	negs	r1, r1
  407f64:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  407f68:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  407f6c:	d313      	bcc.n	407f96 <__addsf3+0xa6>
  407f6e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  407f72:	d306      	bcc.n	407f82 <__addsf3+0x92>
  407f74:	0840      	lsrs	r0, r0, #1
  407f76:	ea4f 0131 	mov.w	r1, r1, rrx
  407f7a:	f102 0201 	add.w	r2, r2, #1
  407f7e:	2afe      	cmp	r2, #254	; 0xfe
  407f80:	d251      	bcs.n	408026 <__addsf3+0x136>
  407f82:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  407f86:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  407f8a:	bf08      	it	eq
  407f8c:	f020 0001 	biceq.w	r0, r0, #1
  407f90:	ea40 0003 	orr.w	r0, r0, r3
  407f94:	4770      	bx	lr
  407f96:	0049      	lsls	r1, r1, #1
  407f98:	eb40 0000 	adc.w	r0, r0, r0
  407f9c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  407fa0:	f1a2 0201 	sub.w	r2, r2, #1
  407fa4:	d1ed      	bne.n	407f82 <__addsf3+0x92>
  407fa6:	fab0 fc80 	clz	ip, r0
  407faa:	f1ac 0c08 	sub.w	ip, ip, #8
  407fae:	ebb2 020c 	subs.w	r2, r2, ip
  407fb2:	fa00 f00c 	lsl.w	r0, r0, ip
  407fb6:	bfaa      	itet	ge
  407fb8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  407fbc:	4252      	neglt	r2, r2
  407fbe:	4318      	orrge	r0, r3
  407fc0:	bfbc      	itt	lt
  407fc2:	40d0      	lsrlt	r0, r2
  407fc4:	4318      	orrlt	r0, r3
  407fc6:	4770      	bx	lr
  407fc8:	f092 0f00 	teq	r2, #0
  407fcc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  407fd0:	bf06      	itte	eq
  407fd2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  407fd6:	3201      	addeq	r2, #1
  407fd8:	3b01      	subne	r3, #1
  407fda:	e7b5      	b.n	407f48 <__addsf3+0x58>
  407fdc:	ea4f 0341 	mov.w	r3, r1, lsl #1
  407fe0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  407fe4:	bf18      	it	ne
  407fe6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  407fea:	d021      	beq.n	408030 <__addsf3+0x140>
  407fec:	ea92 0f03 	teq	r2, r3
  407ff0:	d004      	beq.n	407ffc <__addsf3+0x10c>
  407ff2:	f092 0f00 	teq	r2, #0
  407ff6:	bf08      	it	eq
  407ff8:	4608      	moveq	r0, r1
  407ffa:	4770      	bx	lr
  407ffc:	ea90 0f01 	teq	r0, r1
  408000:	bf1c      	itt	ne
  408002:	2000      	movne	r0, #0
  408004:	4770      	bxne	lr
  408006:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40800a:	d104      	bne.n	408016 <__addsf3+0x126>
  40800c:	0040      	lsls	r0, r0, #1
  40800e:	bf28      	it	cs
  408010:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  408014:	4770      	bx	lr
  408016:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  40801a:	bf3c      	itt	cc
  40801c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  408020:	4770      	bxcc	lr
  408022:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  408026:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  40802a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40802e:	4770      	bx	lr
  408030:	ea7f 6222 	mvns.w	r2, r2, asr #24
  408034:	bf16      	itet	ne
  408036:	4608      	movne	r0, r1
  408038:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  40803c:	4601      	movne	r1, r0
  40803e:	0242      	lsls	r2, r0, #9
  408040:	bf06      	itte	eq
  408042:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  408046:	ea90 0f01 	teqeq	r0, r1
  40804a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  40804e:	4770      	bx	lr

00408050 <__aeabi_ui2f>:
  408050:	f04f 0300 	mov.w	r3, #0
  408054:	e004      	b.n	408060 <__aeabi_i2f+0x8>
  408056:	bf00      	nop

00408058 <__aeabi_i2f>:
  408058:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  40805c:	bf48      	it	mi
  40805e:	4240      	negmi	r0, r0
  408060:	ea5f 0c00 	movs.w	ip, r0
  408064:	bf08      	it	eq
  408066:	4770      	bxeq	lr
  408068:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  40806c:	4601      	mov	r1, r0
  40806e:	f04f 0000 	mov.w	r0, #0
  408072:	e01c      	b.n	4080ae <__aeabi_l2f+0x2a>

00408074 <__aeabi_ul2f>:
  408074:	ea50 0201 	orrs.w	r2, r0, r1
  408078:	bf08      	it	eq
  40807a:	4770      	bxeq	lr
  40807c:	f04f 0300 	mov.w	r3, #0
  408080:	e00a      	b.n	408098 <__aeabi_l2f+0x14>
  408082:	bf00      	nop

00408084 <__aeabi_l2f>:
  408084:	ea50 0201 	orrs.w	r2, r0, r1
  408088:	bf08      	it	eq
  40808a:	4770      	bxeq	lr
  40808c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  408090:	d502      	bpl.n	408098 <__aeabi_l2f+0x14>
  408092:	4240      	negs	r0, r0
  408094:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408098:	ea5f 0c01 	movs.w	ip, r1
  40809c:	bf02      	ittt	eq
  40809e:	4684      	moveq	ip, r0
  4080a0:	4601      	moveq	r1, r0
  4080a2:	2000      	moveq	r0, #0
  4080a4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  4080a8:	bf08      	it	eq
  4080aa:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  4080ae:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  4080b2:	fabc f28c 	clz	r2, ip
  4080b6:	3a08      	subs	r2, #8
  4080b8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  4080bc:	db10      	blt.n	4080e0 <__aeabi_l2f+0x5c>
  4080be:	fa01 fc02 	lsl.w	ip, r1, r2
  4080c2:	4463      	add	r3, ip
  4080c4:	fa00 fc02 	lsl.w	ip, r0, r2
  4080c8:	f1c2 0220 	rsb	r2, r2, #32
  4080cc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4080d0:	fa20 f202 	lsr.w	r2, r0, r2
  4080d4:	eb43 0002 	adc.w	r0, r3, r2
  4080d8:	bf08      	it	eq
  4080da:	f020 0001 	biceq.w	r0, r0, #1
  4080de:	4770      	bx	lr
  4080e0:	f102 0220 	add.w	r2, r2, #32
  4080e4:	fa01 fc02 	lsl.w	ip, r1, r2
  4080e8:	f1c2 0220 	rsb	r2, r2, #32
  4080ec:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  4080f0:	fa21 f202 	lsr.w	r2, r1, r2
  4080f4:	eb43 0002 	adc.w	r0, r3, r2
  4080f8:	bf08      	it	eq
  4080fa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4080fe:	4770      	bx	lr

00408100 <__aeabi_fmul>:
  408100:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408104:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  408108:	bf1e      	ittt	ne
  40810a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40810e:	ea92 0f0c 	teqne	r2, ip
  408112:	ea93 0f0c 	teqne	r3, ip
  408116:	d06f      	beq.n	4081f8 <__aeabi_fmul+0xf8>
  408118:	441a      	add	r2, r3
  40811a:	ea80 0c01 	eor.w	ip, r0, r1
  40811e:	0240      	lsls	r0, r0, #9
  408120:	bf18      	it	ne
  408122:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  408126:	d01e      	beq.n	408166 <__aeabi_fmul+0x66>
  408128:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40812c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  408130:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  408134:	fba0 3101 	umull	r3, r1, r0, r1
  408138:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40813c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  408140:	bf3e      	ittt	cc
  408142:	0049      	lslcc	r1, r1, #1
  408144:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  408148:	005b      	lslcc	r3, r3, #1
  40814a:	ea40 0001 	orr.w	r0, r0, r1
  40814e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  408152:	2afd      	cmp	r2, #253	; 0xfd
  408154:	d81d      	bhi.n	408192 <__aeabi_fmul+0x92>
  408156:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  40815a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40815e:	bf08      	it	eq
  408160:	f020 0001 	biceq.w	r0, r0, #1
  408164:	4770      	bx	lr
  408166:	f090 0f00 	teq	r0, #0
  40816a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40816e:	bf08      	it	eq
  408170:	0249      	lsleq	r1, r1, #9
  408172:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  408176:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40817a:	3a7f      	subs	r2, #127	; 0x7f
  40817c:	bfc2      	ittt	gt
  40817e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  408182:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  408186:	4770      	bxgt	lr
  408188:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40818c:	f04f 0300 	mov.w	r3, #0
  408190:	3a01      	subs	r2, #1
  408192:	dc5d      	bgt.n	408250 <__aeabi_fmul+0x150>
  408194:	f112 0f19 	cmn.w	r2, #25
  408198:	bfdc      	itt	le
  40819a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40819e:	4770      	bxle	lr
  4081a0:	f1c2 0200 	rsb	r2, r2, #0
  4081a4:	0041      	lsls	r1, r0, #1
  4081a6:	fa21 f102 	lsr.w	r1, r1, r2
  4081aa:	f1c2 0220 	rsb	r2, r2, #32
  4081ae:	fa00 fc02 	lsl.w	ip, r0, r2
  4081b2:	ea5f 0031 	movs.w	r0, r1, rrx
  4081b6:	f140 0000 	adc.w	r0, r0, #0
  4081ba:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  4081be:	bf08      	it	eq
  4081c0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4081c4:	4770      	bx	lr
  4081c6:	f092 0f00 	teq	r2, #0
  4081ca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4081ce:	bf02      	ittt	eq
  4081d0:	0040      	lsleq	r0, r0, #1
  4081d2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4081d6:	3a01      	subeq	r2, #1
  4081d8:	d0f9      	beq.n	4081ce <__aeabi_fmul+0xce>
  4081da:	ea40 000c 	orr.w	r0, r0, ip
  4081de:	f093 0f00 	teq	r3, #0
  4081e2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4081e6:	bf02      	ittt	eq
  4081e8:	0049      	lsleq	r1, r1, #1
  4081ea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4081ee:	3b01      	subeq	r3, #1
  4081f0:	d0f9      	beq.n	4081e6 <__aeabi_fmul+0xe6>
  4081f2:	ea41 010c 	orr.w	r1, r1, ip
  4081f6:	e78f      	b.n	408118 <__aeabi_fmul+0x18>
  4081f8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4081fc:	ea92 0f0c 	teq	r2, ip
  408200:	bf18      	it	ne
  408202:	ea93 0f0c 	teqne	r3, ip
  408206:	d00a      	beq.n	40821e <__aeabi_fmul+0x11e>
  408208:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40820c:	bf18      	it	ne
  40820e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  408212:	d1d8      	bne.n	4081c6 <__aeabi_fmul+0xc6>
  408214:	ea80 0001 	eor.w	r0, r0, r1
  408218:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40821c:	4770      	bx	lr
  40821e:	f090 0f00 	teq	r0, #0
  408222:	bf17      	itett	ne
  408224:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  408228:	4608      	moveq	r0, r1
  40822a:	f091 0f00 	teqne	r1, #0
  40822e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  408232:	d014      	beq.n	40825e <__aeabi_fmul+0x15e>
  408234:	ea92 0f0c 	teq	r2, ip
  408238:	d101      	bne.n	40823e <__aeabi_fmul+0x13e>
  40823a:	0242      	lsls	r2, r0, #9
  40823c:	d10f      	bne.n	40825e <__aeabi_fmul+0x15e>
  40823e:	ea93 0f0c 	teq	r3, ip
  408242:	d103      	bne.n	40824c <__aeabi_fmul+0x14c>
  408244:	024b      	lsls	r3, r1, #9
  408246:	bf18      	it	ne
  408248:	4608      	movne	r0, r1
  40824a:	d108      	bne.n	40825e <__aeabi_fmul+0x15e>
  40824c:	ea80 0001 	eor.w	r0, r0, r1
  408250:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  408254:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  408258:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40825c:	4770      	bx	lr
  40825e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  408262:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  408266:	4770      	bx	lr

00408268 <__aeabi_fdiv>:
  408268:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40826c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  408270:	bf1e      	ittt	ne
  408272:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  408276:	ea92 0f0c 	teqne	r2, ip
  40827a:	ea93 0f0c 	teqne	r3, ip
  40827e:	d069      	beq.n	408354 <__aeabi_fdiv+0xec>
  408280:	eba2 0203 	sub.w	r2, r2, r3
  408284:	ea80 0c01 	eor.w	ip, r0, r1
  408288:	0249      	lsls	r1, r1, #9
  40828a:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40828e:	d037      	beq.n	408300 <__aeabi_fdiv+0x98>
  408290:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  408294:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  408298:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  40829c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4082a0:	428b      	cmp	r3, r1
  4082a2:	bf38      	it	cc
  4082a4:	005b      	lslcc	r3, r3, #1
  4082a6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  4082aa:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  4082ae:	428b      	cmp	r3, r1
  4082b0:	bf24      	itt	cs
  4082b2:	1a5b      	subcs	r3, r3, r1
  4082b4:	ea40 000c 	orrcs.w	r0, r0, ip
  4082b8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  4082bc:	bf24      	itt	cs
  4082be:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  4082c2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4082c6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  4082ca:	bf24      	itt	cs
  4082cc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  4082d0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4082d4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  4082d8:	bf24      	itt	cs
  4082da:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  4082de:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4082e2:	011b      	lsls	r3, r3, #4
  4082e4:	bf18      	it	ne
  4082e6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  4082ea:	d1e0      	bne.n	4082ae <__aeabi_fdiv+0x46>
  4082ec:	2afd      	cmp	r2, #253	; 0xfd
  4082ee:	f63f af50 	bhi.w	408192 <__aeabi_fmul+0x92>
  4082f2:	428b      	cmp	r3, r1
  4082f4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4082f8:	bf08      	it	eq
  4082fa:	f020 0001 	biceq.w	r0, r0, #1
  4082fe:	4770      	bx	lr
  408300:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  408304:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  408308:	327f      	adds	r2, #127	; 0x7f
  40830a:	bfc2      	ittt	gt
  40830c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  408310:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  408314:	4770      	bxgt	lr
  408316:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40831a:	f04f 0300 	mov.w	r3, #0
  40831e:	3a01      	subs	r2, #1
  408320:	e737      	b.n	408192 <__aeabi_fmul+0x92>
  408322:	f092 0f00 	teq	r2, #0
  408326:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40832a:	bf02      	ittt	eq
  40832c:	0040      	lsleq	r0, r0, #1
  40832e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  408332:	3a01      	subeq	r2, #1
  408334:	d0f9      	beq.n	40832a <__aeabi_fdiv+0xc2>
  408336:	ea40 000c 	orr.w	r0, r0, ip
  40833a:	f093 0f00 	teq	r3, #0
  40833e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  408342:	bf02      	ittt	eq
  408344:	0049      	lsleq	r1, r1, #1
  408346:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40834a:	3b01      	subeq	r3, #1
  40834c:	d0f9      	beq.n	408342 <__aeabi_fdiv+0xda>
  40834e:	ea41 010c 	orr.w	r1, r1, ip
  408352:	e795      	b.n	408280 <__aeabi_fdiv+0x18>
  408354:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  408358:	ea92 0f0c 	teq	r2, ip
  40835c:	d108      	bne.n	408370 <__aeabi_fdiv+0x108>
  40835e:	0242      	lsls	r2, r0, #9
  408360:	f47f af7d 	bne.w	40825e <__aeabi_fmul+0x15e>
  408364:	ea93 0f0c 	teq	r3, ip
  408368:	f47f af70 	bne.w	40824c <__aeabi_fmul+0x14c>
  40836c:	4608      	mov	r0, r1
  40836e:	e776      	b.n	40825e <__aeabi_fmul+0x15e>
  408370:	ea93 0f0c 	teq	r3, ip
  408374:	d104      	bne.n	408380 <__aeabi_fdiv+0x118>
  408376:	024b      	lsls	r3, r1, #9
  408378:	f43f af4c 	beq.w	408214 <__aeabi_fmul+0x114>
  40837c:	4608      	mov	r0, r1
  40837e:	e76e      	b.n	40825e <__aeabi_fmul+0x15e>
  408380:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  408384:	bf18      	it	ne
  408386:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40838a:	d1ca      	bne.n	408322 <__aeabi_fdiv+0xba>
  40838c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  408390:	f47f af5c 	bne.w	40824c <__aeabi_fmul+0x14c>
  408394:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  408398:	f47f af3c 	bne.w	408214 <__aeabi_fmul+0x114>
  40839c:	e75f      	b.n	40825e <__aeabi_fmul+0x15e>
  40839e:	bf00      	nop

004083a0 <__libc_init_array>:
  4083a0:	b570      	push	{r4, r5, r6, lr}
  4083a2:	4e0f      	ldr	r6, [pc, #60]	; (4083e0 <__libc_init_array+0x40>)
  4083a4:	4d0f      	ldr	r5, [pc, #60]	; (4083e4 <__libc_init_array+0x44>)
  4083a6:	1b76      	subs	r6, r6, r5
  4083a8:	10b6      	asrs	r6, r6, #2
  4083aa:	d007      	beq.n	4083bc <__libc_init_array+0x1c>
  4083ac:	3d04      	subs	r5, #4
  4083ae:	2400      	movs	r4, #0
  4083b0:	3401      	adds	r4, #1
  4083b2:	f855 3f04 	ldr.w	r3, [r5, #4]!
  4083b6:	4798      	blx	r3
  4083b8:	42a6      	cmp	r6, r4
  4083ba:	d1f9      	bne.n	4083b0 <__libc_init_array+0x10>
  4083bc:	4e0a      	ldr	r6, [pc, #40]	; (4083e8 <__libc_init_array+0x48>)
  4083be:	4d0b      	ldr	r5, [pc, #44]	; (4083ec <__libc_init_array+0x4c>)
  4083c0:	f006 fd1c 	bl	40edfc <_init>
  4083c4:	1b76      	subs	r6, r6, r5
  4083c6:	10b6      	asrs	r6, r6, #2
  4083c8:	d008      	beq.n	4083dc <__libc_init_array+0x3c>
  4083ca:	3d04      	subs	r5, #4
  4083cc:	2400      	movs	r4, #0
  4083ce:	3401      	adds	r4, #1
  4083d0:	f855 3f04 	ldr.w	r3, [r5, #4]!
  4083d4:	4798      	blx	r3
  4083d6:	42a6      	cmp	r6, r4
  4083d8:	d1f9      	bne.n	4083ce <__libc_init_array+0x2e>
  4083da:	bd70      	pop	{r4, r5, r6, pc}
  4083dc:	bd70      	pop	{r4, r5, r6, pc}
  4083de:	bf00      	nop
  4083e0:	0040ee08 	.word	0x0040ee08
  4083e4:	0040ee08 	.word	0x0040ee08
  4083e8:	0040ee10 	.word	0x0040ee10
  4083ec:	0040ee08 	.word	0x0040ee08

004083f0 <iprintf>:
  4083f0:	b40f      	push	{r0, r1, r2, r3}
  4083f2:	b510      	push	{r4, lr}
  4083f4:	4b07      	ldr	r3, [pc, #28]	; (408414 <iprintf+0x24>)
  4083f6:	b082      	sub	sp, #8
  4083f8:	ac04      	add	r4, sp, #16
  4083fa:	f854 2b04 	ldr.w	r2, [r4], #4
  4083fe:	6818      	ldr	r0, [r3, #0]
  408400:	4623      	mov	r3, r4
  408402:	6881      	ldr	r1, [r0, #8]
  408404:	9401      	str	r4, [sp, #4]
  408406:	f001 fcb7 	bl	409d78 <_vfiprintf_r>
  40840a:	b002      	add	sp, #8
  40840c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  408410:	b004      	add	sp, #16
  408412:	4770      	bx	lr
  408414:	20000560 	.word	0x20000560

00408418 <memcmp>:
  408418:	2a03      	cmp	r2, #3
  40841a:	b470      	push	{r4, r5, r6}
  40841c:	d928      	bls.n	408470 <memcmp+0x58>
  40841e:	ea40 0301 	orr.w	r3, r0, r1
  408422:	079b      	lsls	r3, r3, #30
  408424:	d013      	beq.n	40844e <memcmp+0x36>
  408426:	7805      	ldrb	r5, [r0, #0]
  408428:	780c      	ldrb	r4, [r1, #0]
  40842a:	42a5      	cmp	r5, r4
  40842c:	d124      	bne.n	408478 <memcmp+0x60>
  40842e:	3a01      	subs	r2, #1
  408430:	2300      	movs	r3, #0
  408432:	e005      	b.n	408440 <memcmp+0x28>
  408434:	f810 5f01 	ldrb.w	r5, [r0, #1]!
  408438:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40843c:	42a5      	cmp	r5, r4
  40843e:	d11b      	bne.n	408478 <memcmp+0x60>
  408440:	4293      	cmp	r3, r2
  408442:	f103 0301 	add.w	r3, r3, #1
  408446:	d1f5      	bne.n	408434 <memcmp+0x1c>
  408448:	2000      	movs	r0, #0
  40844a:	bc70      	pop	{r4, r5, r6}
  40844c:	4770      	bx	lr
  40844e:	460c      	mov	r4, r1
  408450:	4603      	mov	r3, r0
  408452:	6825      	ldr	r5, [r4, #0]
  408454:	681e      	ldr	r6, [r3, #0]
  408456:	4621      	mov	r1, r4
  408458:	42ae      	cmp	r6, r5
  40845a:	4618      	mov	r0, r3
  40845c:	f104 0404 	add.w	r4, r4, #4
  408460:	f103 0304 	add.w	r3, r3, #4
  408464:	d104      	bne.n	408470 <memcmp+0x58>
  408466:	3a04      	subs	r2, #4
  408468:	2a03      	cmp	r2, #3
  40846a:	4618      	mov	r0, r3
  40846c:	4621      	mov	r1, r4
  40846e:	d8f0      	bhi.n	408452 <memcmp+0x3a>
  408470:	2a00      	cmp	r2, #0
  408472:	d1d8      	bne.n	408426 <memcmp+0xe>
  408474:	4610      	mov	r0, r2
  408476:	e7e8      	b.n	40844a <memcmp+0x32>
  408478:	1b28      	subs	r0, r5, r4
  40847a:	bc70      	pop	{r4, r5, r6}
  40847c:	4770      	bx	lr
  40847e:	bf00      	nop

00408480 <memcpy>:
  408480:	4684      	mov	ip, r0
  408482:	ea41 0300 	orr.w	r3, r1, r0
  408486:	f013 0303 	ands.w	r3, r3, #3
  40848a:	d149      	bne.n	408520 <memcpy+0xa0>
  40848c:	3a40      	subs	r2, #64	; 0x40
  40848e:	d323      	bcc.n	4084d8 <memcpy+0x58>
  408490:	680b      	ldr	r3, [r1, #0]
  408492:	6003      	str	r3, [r0, #0]
  408494:	684b      	ldr	r3, [r1, #4]
  408496:	6043      	str	r3, [r0, #4]
  408498:	688b      	ldr	r3, [r1, #8]
  40849a:	6083      	str	r3, [r0, #8]
  40849c:	68cb      	ldr	r3, [r1, #12]
  40849e:	60c3      	str	r3, [r0, #12]
  4084a0:	690b      	ldr	r3, [r1, #16]
  4084a2:	6103      	str	r3, [r0, #16]
  4084a4:	694b      	ldr	r3, [r1, #20]
  4084a6:	6143      	str	r3, [r0, #20]
  4084a8:	698b      	ldr	r3, [r1, #24]
  4084aa:	6183      	str	r3, [r0, #24]
  4084ac:	69cb      	ldr	r3, [r1, #28]
  4084ae:	61c3      	str	r3, [r0, #28]
  4084b0:	6a0b      	ldr	r3, [r1, #32]
  4084b2:	6203      	str	r3, [r0, #32]
  4084b4:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  4084b6:	6243      	str	r3, [r0, #36]	; 0x24
  4084b8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  4084ba:	6283      	str	r3, [r0, #40]	; 0x28
  4084bc:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  4084be:	62c3      	str	r3, [r0, #44]	; 0x2c
  4084c0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4084c2:	6303      	str	r3, [r0, #48]	; 0x30
  4084c4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  4084c6:	6343      	str	r3, [r0, #52]	; 0x34
  4084c8:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  4084ca:	6383      	str	r3, [r0, #56]	; 0x38
  4084cc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  4084ce:	63c3      	str	r3, [r0, #60]	; 0x3c
  4084d0:	3040      	adds	r0, #64	; 0x40
  4084d2:	3140      	adds	r1, #64	; 0x40
  4084d4:	3a40      	subs	r2, #64	; 0x40
  4084d6:	d2db      	bcs.n	408490 <memcpy+0x10>
  4084d8:	3230      	adds	r2, #48	; 0x30
  4084da:	d30b      	bcc.n	4084f4 <memcpy+0x74>
  4084dc:	680b      	ldr	r3, [r1, #0]
  4084de:	6003      	str	r3, [r0, #0]
  4084e0:	684b      	ldr	r3, [r1, #4]
  4084e2:	6043      	str	r3, [r0, #4]
  4084e4:	688b      	ldr	r3, [r1, #8]
  4084e6:	6083      	str	r3, [r0, #8]
  4084e8:	68cb      	ldr	r3, [r1, #12]
  4084ea:	60c3      	str	r3, [r0, #12]
  4084ec:	3010      	adds	r0, #16
  4084ee:	3110      	adds	r1, #16
  4084f0:	3a10      	subs	r2, #16
  4084f2:	d2f3      	bcs.n	4084dc <memcpy+0x5c>
  4084f4:	320c      	adds	r2, #12
  4084f6:	d305      	bcc.n	408504 <memcpy+0x84>
  4084f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4084fc:	f840 3b04 	str.w	r3, [r0], #4
  408500:	3a04      	subs	r2, #4
  408502:	d2f9      	bcs.n	4084f8 <memcpy+0x78>
  408504:	3204      	adds	r2, #4
  408506:	d008      	beq.n	40851a <memcpy+0x9a>
  408508:	07d2      	lsls	r2, r2, #31
  40850a:	bf1c      	itt	ne
  40850c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  408510:	f800 3b01 	strbne.w	r3, [r0], #1
  408514:	d301      	bcc.n	40851a <memcpy+0x9a>
  408516:	880b      	ldrh	r3, [r1, #0]
  408518:	8003      	strh	r3, [r0, #0]
  40851a:	4660      	mov	r0, ip
  40851c:	4770      	bx	lr
  40851e:	bf00      	nop
  408520:	2a08      	cmp	r2, #8
  408522:	d313      	bcc.n	40854c <memcpy+0xcc>
  408524:	078b      	lsls	r3, r1, #30
  408526:	d0b1      	beq.n	40848c <memcpy+0xc>
  408528:	f010 0303 	ands.w	r3, r0, #3
  40852c:	d0ae      	beq.n	40848c <memcpy+0xc>
  40852e:	f1c3 0304 	rsb	r3, r3, #4
  408532:	1ad2      	subs	r2, r2, r3
  408534:	07db      	lsls	r3, r3, #31
  408536:	bf1c      	itt	ne
  408538:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40853c:	f800 3b01 	strbne.w	r3, [r0], #1
  408540:	d3a4      	bcc.n	40848c <memcpy+0xc>
  408542:	f831 3b02 	ldrh.w	r3, [r1], #2
  408546:	f820 3b02 	strh.w	r3, [r0], #2
  40854a:	e79f      	b.n	40848c <memcpy+0xc>
  40854c:	3a04      	subs	r2, #4
  40854e:	d3d9      	bcc.n	408504 <memcpy+0x84>
  408550:	3a01      	subs	r2, #1
  408552:	f811 3b01 	ldrb.w	r3, [r1], #1
  408556:	f800 3b01 	strb.w	r3, [r0], #1
  40855a:	d2f9      	bcs.n	408550 <memcpy+0xd0>
  40855c:	780b      	ldrb	r3, [r1, #0]
  40855e:	7003      	strb	r3, [r0, #0]
  408560:	784b      	ldrb	r3, [r1, #1]
  408562:	7043      	strb	r3, [r0, #1]
  408564:	788b      	ldrb	r3, [r1, #2]
  408566:	7083      	strb	r3, [r0, #2]
  408568:	4660      	mov	r0, ip
  40856a:	4770      	bx	lr

0040856c <memset>:
  40856c:	b4f0      	push	{r4, r5, r6, r7}
  40856e:	0784      	lsls	r4, r0, #30
  408570:	d043      	beq.n	4085fa <memset+0x8e>
  408572:	1e54      	subs	r4, r2, #1
  408574:	2a00      	cmp	r2, #0
  408576:	d03e      	beq.n	4085f6 <memset+0x8a>
  408578:	b2cd      	uxtb	r5, r1
  40857a:	4603      	mov	r3, r0
  40857c:	e003      	b.n	408586 <memset+0x1a>
  40857e:	1e62      	subs	r2, r4, #1
  408580:	2c00      	cmp	r4, #0
  408582:	d038      	beq.n	4085f6 <memset+0x8a>
  408584:	4614      	mov	r4, r2
  408586:	f803 5b01 	strb.w	r5, [r3], #1
  40858a:	079a      	lsls	r2, r3, #30
  40858c:	d1f7      	bne.n	40857e <memset+0x12>
  40858e:	2c03      	cmp	r4, #3
  408590:	d92a      	bls.n	4085e8 <memset+0x7c>
  408592:	b2cd      	uxtb	r5, r1
  408594:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  408598:	2c0f      	cmp	r4, #15
  40859a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40859e:	d915      	bls.n	4085cc <memset+0x60>
  4085a0:	f1a4 0710 	sub.w	r7, r4, #16
  4085a4:	093f      	lsrs	r7, r7, #4
  4085a6:	f103 0610 	add.w	r6, r3, #16
  4085aa:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  4085ae:	461a      	mov	r2, r3
  4085b0:	6015      	str	r5, [r2, #0]
  4085b2:	6055      	str	r5, [r2, #4]
  4085b4:	6095      	str	r5, [r2, #8]
  4085b6:	60d5      	str	r5, [r2, #12]
  4085b8:	3210      	adds	r2, #16
  4085ba:	42b2      	cmp	r2, r6
  4085bc:	d1f8      	bne.n	4085b0 <memset+0x44>
  4085be:	f004 040f 	and.w	r4, r4, #15
  4085c2:	3701      	adds	r7, #1
  4085c4:	2c03      	cmp	r4, #3
  4085c6:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  4085ca:	d90d      	bls.n	4085e8 <memset+0x7c>
  4085cc:	461e      	mov	r6, r3
  4085ce:	4622      	mov	r2, r4
  4085d0:	3a04      	subs	r2, #4
  4085d2:	2a03      	cmp	r2, #3
  4085d4:	f846 5b04 	str.w	r5, [r6], #4
  4085d8:	d8fa      	bhi.n	4085d0 <memset+0x64>
  4085da:	1f22      	subs	r2, r4, #4
  4085dc:	f022 0203 	bic.w	r2, r2, #3
  4085e0:	3204      	adds	r2, #4
  4085e2:	4413      	add	r3, r2
  4085e4:	f004 0403 	and.w	r4, r4, #3
  4085e8:	b12c      	cbz	r4, 4085f6 <memset+0x8a>
  4085ea:	b2c9      	uxtb	r1, r1
  4085ec:	441c      	add	r4, r3
  4085ee:	f803 1b01 	strb.w	r1, [r3], #1
  4085f2:	42a3      	cmp	r3, r4
  4085f4:	d1fb      	bne.n	4085ee <memset+0x82>
  4085f6:	bcf0      	pop	{r4, r5, r6, r7}
  4085f8:	4770      	bx	lr
  4085fa:	4614      	mov	r4, r2
  4085fc:	4603      	mov	r3, r0
  4085fe:	e7c6      	b.n	40858e <memset+0x22>

00408600 <setbuf>:
  408600:	2900      	cmp	r1, #0
  408602:	bf0c      	ite	eq
  408604:	2202      	moveq	r2, #2
  408606:	2200      	movne	r2, #0
  408608:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40860c:	f000 b800 	b.w	408610 <setvbuf>

00408610 <setvbuf>:
  408610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408614:	4d3c      	ldr	r5, [pc, #240]	; (408708 <setvbuf+0xf8>)
  408616:	4604      	mov	r4, r0
  408618:	682d      	ldr	r5, [r5, #0]
  40861a:	4688      	mov	r8, r1
  40861c:	4616      	mov	r6, r2
  40861e:	461f      	mov	r7, r3
  408620:	b115      	cbz	r5, 408628 <setvbuf+0x18>
  408622:	6bab      	ldr	r3, [r5, #56]	; 0x38
  408624:	2b00      	cmp	r3, #0
  408626:	d04f      	beq.n	4086c8 <setvbuf+0xb8>
  408628:	2e02      	cmp	r6, #2
  40862a:	d830      	bhi.n	40868e <setvbuf+0x7e>
  40862c:	2f00      	cmp	r7, #0
  40862e:	db2e      	blt.n	40868e <setvbuf+0x7e>
  408630:	4628      	mov	r0, r5
  408632:	4621      	mov	r1, r4
  408634:	f003 fafc 	bl	40bc30 <_fflush_r>
  408638:	89a3      	ldrh	r3, [r4, #12]
  40863a:	2200      	movs	r2, #0
  40863c:	6062      	str	r2, [r4, #4]
  40863e:	61a2      	str	r2, [r4, #24]
  408640:	061a      	lsls	r2, r3, #24
  408642:	d428      	bmi.n	408696 <setvbuf+0x86>
  408644:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  408648:	b29b      	uxth	r3, r3
  40864a:	2e02      	cmp	r6, #2
  40864c:	81a3      	strh	r3, [r4, #12]
  40864e:	d02d      	beq.n	4086ac <setvbuf+0x9c>
  408650:	f1b8 0f00 	cmp.w	r8, #0
  408654:	d03c      	beq.n	4086d0 <setvbuf+0xc0>
  408656:	2e01      	cmp	r6, #1
  408658:	d013      	beq.n	408682 <setvbuf+0x72>
  40865a:	b29b      	uxth	r3, r3
  40865c:	f003 0008 	and.w	r0, r3, #8
  408660:	4a2a      	ldr	r2, [pc, #168]	; (40870c <setvbuf+0xfc>)
  408662:	b280      	uxth	r0, r0
  408664:	63ea      	str	r2, [r5, #60]	; 0x3c
  408666:	f8c4 8000 	str.w	r8, [r4]
  40866a:	f8c4 8010 	str.w	r8, [r4, #16]
  40866e:	6167      	str	r7, [r4, #20]
  408670:	b178      	cbz	r0, 408692 <setvbuf+0x82>
  408672:	f013 0f03 	tst.w	r3, #3
  408676:	bf18      	it	ne
  408678:	2700      	movne	r7, #0
  40867a:	60a7      	str	r7, [r4, #8]
  40867c:	2000      	movs	r0, #0
  40867e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408682:	f043 0301 	orr.w	r3, r3, #1
  408686:	427a      	negs	r2, r7
  408688:	81a3      	strh	r3, [r4, #12]
  40868a:	61a2      	str	r2, [r4, #24]
  40868c:	e7e5      	b.n	40865a <setvbuf+0x4a>
  40868e:	f04f 30ff 	mov.w	r0, #4294967295
  408692:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408696:	4628      	mov	r0, r5
  408698:	6921      	ldr	r1, [r4, #16]
  40869a:	f003 fc29 	bl	40bef0 <_free_r>
  40869e:	89a3      	ldrh	r3, [r4, #12]
  4086a0:	2e02      	cmp	r6, #2
  4086a2:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  4086a6:	b29b      	uxth	r3, r3
  4086a8:	81a3      	strh	r3, [r4, #12]
  4086aa:	d1d1      	bne.n	408650 <setvbuf+0x40>
  4086ac:	2000      	movs	r0, #0
  4086ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4086b2:	f043 0302 	orr.w	r3, r3, #2
  4086b6:	2500      	movs	r5, #0
  4086b8:	2101      	movs	r1, #1
  4086ba:	81a3      	strh	r3, [r4, #12]
  4086bc:	60a5      	str	r5, [r4, #8]
  4086be:	6022      	str	r2, [r4, #0]
  4086c0:	6122      	str	r2, [r4, #16]
  4086c2:	6161      	str	r1, [r4, #20]
  4086c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4086c8:	4628      	mov	r0, r5
  4086ca:	f003 facd 	bl	40bc68 <__sinit>
  4086ce:	e7ab      	b.n	408628 <setvbuf+0x18>
  4086d0:	2f00      	cmp	r7, #0
  4086d2:	bf08      	it	eq
  4086d4:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  4086d8:	4638      	mov	r0, r7
  4086da:	f003 ff03 	bl	40c4e4 <malloc>
  4086de:	4680      	mov	r8, r0
  4086e0:	b128      	cbz	r0, 4086ee <setvbuf+0xde>
  4086e2:	89a3      	ldrh	r3, [r4, #12]
  4086e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4086e8:	b29b      	uxth	r3, r3
  4086ea:	81a3      	strh	r3, [r4, #12]
  4086ec:	e7b3      	b.n	408656 <setvbuf+0x46>
  4086ee:	f44f 6080 	mov.w	r0, #1024	; 0x400
  4086f2:	f003 fef7 	bl	40c4e4 <malloc>
  4086f6:	4680      	mov	r8, r0
  4086f8:	b918      	cbnz	r0, 408702 <setvbuf+0xf2>
  4086fa:	89a3      	ldrh	r3, [r4, #12]
  4086fc:	f04f 30ff 	mov.w	r0, #4294967295
  408700:	e7d5      	b.n	4086ae <setvbuf+0x9e>
  408702:	f44f 6780 	mov.w	r7, #1024	; 0x400
  408706:	e7ec      	b.n	4086e2 <setvbuf+0xd2>
  408708:	20000560 	.word	0x20000560
  40870c:	0040bc5d 	.word	0x0040bc5d

00408710 <sprintf>:
  408710:	b40e      	push	{r1, r2, r3}
  408712:	b5f0      	push	{r4, r5, r6, r7, lr}
  408714:	b09c      	sub	sp, #112	; 0x70
  408716:	ac21      	add	r4, sp, #132	; 0x84
  408718:	f854 2b04 	ldr.w	r2, [r4], #4
  40871c:	490e      	ldr	r1, [pc, #56]	; (408758 <sprintf+0x48>)
  40871e:	4606      	mov	r6, r0
  408720:	4623      	mov	r3, r4
  408722:	f44f 7e02 	mov.w	lr, #520	; 0x208
  408726:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  40872a:	6808      	ldr	r0, [r1, #0]
  40872c:	f64f 77ff 	movw	r7, #65535	; 0xffff
  408730:	a902      	add	r1, sp, #8
  408732:	9602      	str	r6, [sp, #8]
  408734:	9606      	str	r6, [sp, #24]
  408736:	9401      	str	r4, [sp, #4]
  408738:	f8ad e014 	strh.w	lr, [sp, #20]
  40873c:	9504      	str	r5, [sp, #16]
  40873e:	9507      	str	r5, [sp, #28]
  408740:	f8ad 7016 	strh.w	r7, [sp, #22]
  408744:	f000 f86c 	bl	408820 <_svfprintf_r>
  408748:	9b02      	ldr	r3, [sp, #8]
  40874a:	2200      	movs	r2, #0
  40874c:	701a      	strb	r2, [r3, #0]
  40874e:	b01c      	add	sp, #112	; 0x70
  408750:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  408754:	b003      	add	sp, #12
  408756:	4770      	bx	lr
  408758:	20000560 	.word	0x20000560

0040875c <strlen>:
  40875c:	f020 0103 	bic.w	r1, r0, #3
  408760:	f010 0003 	ands.w	r0, r0, #3
  408764:	f1c0 0000 	rsb	r0, r0, #0
  408768:	f851 3b04 	ldr.w	r3, [r1], #4
  40876c:	f100 0c04 	add.w	ip, r0, #4
  408770:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  408774:	f06f 0200 	mvn.w	r2, #0
  408778:	bf1c      	itt	ne
  40877a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40877e:	4313      	orrne	r3, r2
  408780:	f04f 0c01 	mov.w	ip, #1
  408784:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  408788:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40878c:	eba3 020c 	sub.w	r2, r3, ip
  408790:	ea22 0203 	bic.w	r2, r2, r3
  408794:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  408798:	bf04      	itt	eq
  40879a:	f851 3b04 	ldreq.w	r3, [r1], #4
  40879e:	3004      	addeq	r0, #4
  4087a0:	d0f4      	beq.n	40878c <strlen+0x30>
  4087a2:	f013 0fff 	tst.w	r3, #255	; 0xff
  4087a6:	bf1f      	itttt	ne
  4087a8:	3001      	addne	r0, #1
  4087aa:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  4087ae:	3001      	addne	r0, #1
  4087b0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  4087b4:	bf18      	it	ne
  4087b6:	3001      	addne	r0, #1
  4087b8:	4770      	bx	lr
  4087ba:	bf00      	nop

004087bc <strncpy>:
  4087bc:	ea40 0301 	orr.w	r3, r0, r1
  4087c0:	079b      	lsls	r3, r3, #30
  4087c2:	b470      	push	{r4, r5, r6}
  4087c4:	d12a      	bne.n	40881c <strncpy+0x60>
  4087c6:	2a03      	cmp	r2, #3
  4087c8:	d928      	bls.n	40881c <strncpy+0x60>
  4087ca:	460c      	mov	r4, r1
  4087cc:	4603      	mov	r3, r0
  4087ce:	4621      	mov	r1, r4
  4087d0:	f854 5b04 	ldr.w	r5, [r4], #4
  4087d4:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
  4087d8:	ea26 0605 	bic.w	r6, r6, r5
  4087dc:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
  4087e0:	d105      	bne.n	4087ee <strncpy+0x32>
  4087e2:	3a04      	subs	r2, #4
  4087e4:	2a03      	cmp	r2, #3
  4087e6:	f843 5b04 	str.w	r5, [r3], #4
  4087ea:	4621      	mov	r1, r4
  4087ec:	d8ef      	bhi.n	4087ce <strncpy+0x12>
  4087ee:	b19a      	cbz	r2, 408818 <strncpy+0x5c>
  4087f0:	780c      	ldrb	r4, [r1, #0]
  4087f2:	3a01      	subs	r2, #1
  4087f4:	701c      	strb	r4, [r3, #0]
  4087f6:	3301      	adds	r3, #1
  4087f8:	b13c      	cbz	r4, 40880a <strncpy+0x4e>
  4087fa:	b16a      	cbz	r2, 408818 <strncpy+0x5c>
  4087fc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  408800:	3a01      	subs	r2, #1
  408802:	f803 4b01 	strb.w	r4, [r3], #1
  408806:	2c00      	cmp	r4, #0
  408808:	d1f7      	bne.n	4087fa <strncpy+0x3e>
  40880a:	b12a      	cbz	r2, 408818 <strncpy+0x5c>
  40880c:	441a      	add	r2, r3
  40880e:	2100      	movs	r1, #0
  408810:	f803 1b01 	strb.w	r1, [r3], #1
  408814:	4293      	cmp	r3, r2
  408816:	d1fb      	bne.n	408810 <strncpy+0x54>
  408818:	bc70      	pop	{r4, r5, r6}
  40881a:	4770      	bx	lr
  40881c:	4603      	mov	r3, r0
  40881e:	e7e6      	b.n	4087ee <strncpy+0x32>

00408820 <_svfprintf_r>:
  408820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408824:	b0c9      	sub	sp, #292	; 0x124
  408826:	9310      	str	r3, [sp, #64]	; 0x40
  408828:	910c      	str	r1, [sp, #48]	; 0x30
  40882a:	4691      	mov	r9, r2
  40882c:	900d      	str	r0, [sp, #52]	; 0x34
  40882e:	f003 fde5 	bl	40c3fc <_localeconv_r>
  408832:	6800      	ldr	r0, [r0, #0]
  408834:	9015      	str	r0, [sp, #84]	; 0x54
  408836:	f7ff ff91 	bl	40875c <strlen>
  40883a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40883c:	9018      	str	r0, [sp, #96]	; 0x60
  40883e:	89a3      	ldrh	r3, [r4, #12]
  408840:	061e      	lsls	r6, r3, #24
  408842:	d503      	bpl.n	40884c <_svfprintf_r+0x2c>
  408844:	6923      	ldr	r3, [r4, #16]
  408846:	2b00      	cmp	r3, #0
  408848:	f001 8081 	beq.w	40994e <_svfprintf_r+0x112e>
  40884c:	ac38      	add	r4, sp, #224	; 0xe0
  40884e:	46a4      	mov	ip, r4
  408850:	9408      	str	r4, [sp, #32]
  408852:	942b      	str	r4, [sp, #172]	; 0xac
  408854:	2500      	movs	r5, #0
  408856:	2400      	movs	r4, #0
  408858:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40885c:	2300      	movs	r3, #0
  40885e:	9311      	str	r3, [sp, #68]	; 0x44
  408860:	932d      	str	r3, [sp, #180]	; 0xb4
  408862:	932c      	str	r3, [sp, #176]	; 0xb0
  408864:	931a      	str	r3, [sp, #104]	; 0x68
  408866:	9319      	str	r3, [sp, #100]	; 0x64
  408868:	930e      	str	r3, [sp, #56]	; 0x38
  40886a:	4666      	mov	r6, ip
  40886c:	f899 3000 	ldrb.w	r3, [r9]
  408870:	2b00      	cmp	r3, #0
  408872:	f000 80f8 	beq.w	408a66 <_svfprintf_r+0x246>
  408876:	2b25      	cmp	r3, #37	; 0x25
  408878:	f000 80f5 	beq.w	408a66 <_svfprintf_r+0x246>
  40887c:	f109 0201 	add.w	r2, r9, #1
  408880:	e001      	b.n	408886 <_svfprintf_r+0x66>
  408882:	2b25      	cmp	r3, #37	; 0x25
  408884:	d004      	beq.n	408890 <_svfprintf_r+0x70>
  408886:	7813      	ldrb	r3, [r2, #0]
  408888:	4614      	mov	r4, r2
  40888a:	3201      	adds	r2, #1
  40888c:	2b00      	cmp	r3, #0
  40888e:	d1f8      	bne.n	408882 <_svfprintf_r+0x62>
  408890:	ebc9 0504 	rsb	r5, r9, r4
  408894:	b17d      	cbz	r5, 4088b6 <_svfprintf_r+0x96>
  408896:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408898:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40889a:	3301      	adds	r3, #1
  40889c:	442a      	add	r2, r5
  40889e:	2b07      	cmp	r3, #7
  4088a0:	f8c6 9000 	str.w	r9, [r6]
  4088a4:	6075      	str	r5, [r6, #4]
  4088a6:	922d      	str	r2, [sp, #180]	; 0xb4
  4088a8:	932c      	str	r3, [sp, #176]	; 0xb0
  4088aa:	f300 80c2 	bgt.w	408a32 <_svfprintf_r+0x212>
  4088ae:	3608      	adds	r6, #8
  4088b0:	980e      	ldr	r0, [sp, #56]	; 0x38
  4088b2:	4428      	add	r0, r5
  4088b4:	900e      	str	r0, [sp, #56]	; 0x38
  4088b6:	7823      	ldrb	r3, [r4, #0]
  4088b8:	2b00      	cmp	r3, #0
  4088ba:	f000 80c2 	beq.w	408a42 <_svfprintf_r+0x222>
  4088be:	2300      	movs	r3, #0
  4088c0:	f894 8001 	ldrb.w	r8, [r4, #1]
  4088c4:	461a      	mov	r2, r3
  4088c6:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  4088ca:	930f      	str	r3, [sp, #60]	; 0x3c
  4088cc:	9309      	str	r3, [sp, #36]	; 0x24
  4088ce:	f104 0901 	add.w	r9, r4, #1
  4088d2:	f04f 34ff 	mov.w	r4, #4294967295
  4088d6:	940a      	str	r4, [sp, #40]	; 0x28
  4088d8:	f109 0901 	add.w	r9, r9, #1
  4088dc:	f1a8 0320 	sub.w	r3, r8, #32
  4088e0:	2b58      	cmp	r3, #88	; 0x58
  4088e2:	f200 83c5 	bhi.w	409070 <_svfprintf_r+0x850>
  4088e6:	e8df f013 	tbh	[pc, r3, lsl #1]
  4088ea:	026a      	.short	0x026a
  4088ec:	03c303c3 	.word	0x03c303c3
  4088f0:	03c30271 	.word	0x03c30271
  4088f4:	03c303c3 	.word	0x03c303c3
  4088f8:	03c303c3 	.word	0x03c303c3
  4088fc:	031403c3 	.word	0x031403c3
  408900:	03c30366 	.word	0x03c30366
  408904:	00c0009d 	.word	0x00c0009d
  408908:	027803c3 	.word	0x027803c3
  40890c:	027f027f 	.word	0x027f027f
  408910:	027f027f 	.word	0x027f027f
  408914:	027f027f 	.word	0x027f027f
  408918:	027f027f 	.word	0x027f027f
  40891c:	03c3027f 	.word	0x03c3027f
  408920:	03c303c3 	.word	0x03c303c3
  408924:	03c303c3 	.word	0x03c303c3
  408928:	03c303c3 	.word	0x03c303c3
  40892c:	03c303c3 	.word	0x03c303c3
  408930:	029003c3 	.word	0x029003c3
  408934:	03c30371 	.word	0x03c30371
  408938:	03c30371 	.word	0x03c30371
  40893c:	03c303c3 	.word	0x03c303c3
  408940:	036a03c3 	.word	0x036a03c3
  408944:	03c303c3 	.word	0x03c303c3
  408948:	03c30078 	.word	0x03c30078
  40894c:	03c303c3 	.word	0x03c303c3
  408950:	03c303c3 	.word	0x03c303c3
  408954:	03c30059 	.word	0x03c30059
  408958:	02af03c3 	.word	0x02af03c3
  40895c:	03c303c3 	.word	0x03c303c3
  408960:	03c303c3 	.word	0x03c303c3
  408964:	03c303c3 	.word	0x03c303c3
  408968:	03c303c3 	.word	0x03c303c3
  40896c:	03c303c3 	.word	0x03c303c3
  408970:	03480337 	.word	0x03480337
  408974:	03710371 	.word	0x03710371
  408978:	02ff0371 	.word	0x02ff0371
  40897c:	03c30348 	.word	0x03c30348
  408980:	030803c3 	.word	0x030803c3
  408984:	02c503c3 	.word	0x02c503c3
  408988:	0320007c 	.word	0x0320007c
  40898c:	03c303a3 	.word	0x03c303a3
  408990:	03c302d9 	.word	0x03c302d9
  408994:	03c3005f 	.word	0x03c3005f
  408998:	00de03c3 	.word	0x00de03c3
  40899c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4089a0:	f04c 0c10 	orr.w	ip, ip, #16
  4089a4:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4089a8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4089aa:	06a2      	lsls	r2, r4, #26
  4089ac:	f100 8354 	bmi.w	409058 <_svfprintf_r+0x838>
  4089b0:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4089b2:	06e3      	lsls	r3, r4, #27
  4089b4:	f100 85bd 	bmi.w	409532 <_svfprintf_r+0xd12>
  4089b8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4089bc:	f01c 0f40 	tst.w	ip, #64	; 0x40
  4089c0:	f000 85b7 	beq.w	409532 <_svfprintf_r+0xd12>
  4089c4:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4089c8:	2500      	movs	r5, #0
  4089ca:	f8bc 4000 	ldrh.w	r4, [ip]
  4089ce:	f10c 0c04 	add.w	ip, ip, #4
  4089d2:	2301      	movs	r3, #1
  4089d4:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4089d8:	e08c      	b.n	408af4 <_svfprintf_r+0x2d4>
  4089da:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4089dc:	f045 0510 	orr.w	r5, r5, #16
  4089e0:	9509      	str	r5, [sp, #36]	; 0x24
  4089e2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4089e6:	f01c 0320 	ands.w	r3, ip, #32
  4089ea:	f040 832a 	bne.w	409042 <_svfprintf_r+0x822>
  4089ee:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4089f2:	f01c 0210 	ands.w	r2, ip, #16
  4089f6:	f040 85a4 	bne.w	409542 <_svfprintf_r+0xd22>
  4089fa:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4089fe:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  408a02:	f000 859e 	beq.w	409542 <_svfprintf_r+0xd22>
  408a06:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  408a0a:	4613      	mov	r3, r2
  408a0c:	f8bc 4000 	ldrh.w	r4, [ip]
  408a10:	f10c 0c04 	add.w	ip, ip, #4
  408a14:	2500      	movs	r5, #0
  408a16:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408a1a:	e06b      	b.n	408af4 <_svfprintf_r+0x2d4>
  408a1c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  408a1e:	9310      	str	r3, [sp, #64]	; 0x40
  408a20:	4264      	negs	r4, r4
  408a22:	940f      	str	r4, [sp, #60]	; 0x3c
  408a24:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408a26:	f045 0504 	orr.w	r5, r5, #4
  408a2a:	9509      	str	r5, [sp, #36]	; 0x24
  408a2c:	f899 8000 	ldrb.w	r8, [r9]
  408a30:	e752      	b.n	4088d8 <_svfprintf_r+0xb8>
  408a32:	980d      	ldr	r0, [sp, #52]	; 0x34
  408a34:	990c      	ldr	r1, [sp, #48]	; 0x30
  408a36:	aa2b      	add	r2, sp, #172	; 0xac
  408a38:	f004 fe12 	bl	40d660 <__ssprint_r>
  408a3c:	b940      	cbnz	r0, 408a50 <_svfprintf_r+0x230>
  408a3e:	ae38      	add	r6, sp, #224	; 0xe0
  408a40:	e736      	b.n	4088b0 <_svfprintf_r+0x90>
  408a42:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  408a44:	b123      	cbz	r3, 408a50 <_svfprintf_r+0x230>
  408a46:	980d      	ldr	r0, [sp, #52]	; 0x34
  408a48:	990c      	ldr	r1, [sp, #48]	; 0x30
  408a4a:	aa2b      	add	r2, sp, #172	; 0xac
  408a4c:	f004 fe08 	bl	40d660 <__ssprint_r>
  408a50:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  408a52:	980e      	ldr	r0, [sp, #56]	; 0x38
  408a54:	89a3      	ldrh	r3, [r4, #12]
  408a56:	f013 0f40 	tst.w	r3, #64	; 0x40
  408a5a:	bf18      	it	ne
  408a5c:	f04f 30ff 	movne.w	r0, #4294967295
  408a60:	b049      	add	sp, #292	; 0x124
  408a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408a66:	464c      	mov	r4, r9
  408a68:	e725      	b.n	4088b6 <_svfprintf_r+0x96>
  408a6a:	f899 8000 	ldrb.w	r8, [r9]
  408a6e:	f109 0001 	add.w	r0, r9, #1
  408a72:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  408a76:	f001 810c 	beq.w	409c92 <_svfprintf_r+0x1472>
  408a7a:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  408a7e:	2b09      	cmp	r3, #9
  408a80:	bf98      	it	ls
  408a82:	2100      	movls	r1, #0
  408a84:	f201 806b 	bhi.w	409b5e <_svfprintf_r+0x133e>
  408a88:	f810 8b01 	ldrb.w	r8, [r0], #1
  408a8c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  408a90:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  408a94:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  408a98:	2b09      	cmp	r3, #9
  408a9a:	d9f5      	bls.n	408a88 <_svfprintf_r+0x268>
  408a9c:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  408aa0:	910a      	str	r1, [sp, #40]	; 0x28
  408aa2:	4681      	mov	r9, r0
  408aa4:	e71a      	b.n	4088dc <_svfprintf_r+0xbc>
  408aa6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408aa8:	4ca1      	ldr	r4, [pc, #644]	; (408d30 <_svfprintf_r+0x510>)
  408aaa:	06af      	lsls	r7, r5, #26
  408aac:	941a      	str	r4, [sp, #104]	; 0x68
  408aae:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  408ab2:	f140 81d1 	bpl.w	408e58 <_svfprintf_r+0x638>
  408ab6:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  408aba:	f10c 0307 	add.w	r3, ip, #7
  408abe:	f023 0307 	bic.w	r3, r3, #7
  408ac2:	f103 0408 	add.w	r4, r3, #8
  408ac6:	9410      	str	r4, [sp, #64]	; 0x40
  408ac8:	e9d3 4500 	ldrd	r4, r5, [r3]
  408acc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408ad0:	f01c 0f01 	tst.w	ip, #1
  408ad4:	f000 8462 	beq.w	40939c <_svfprintf_r+0xb7c>
  408ad8:	ea54 0005 	orrs.w	r0, r4, r5
  408adc:	f000 845e 	beq.w	40939c <_svfprintf_r+0xb7c>
  408ae0:	2330      	movs	r3, #48	; 0x30
  408ae2:	f04c 0c02 	orr.w	ip, ip, #2
  408ae6:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  408aea:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  408aee:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  408af2:	2302      	movs	r3, #2
  408af4:	f04f 0a00 	mov.w	sl, #0
  408af8:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  408afc:	990a      	ldr	r1, [sp, #40]	; 0x28
  408afe:	2900      	cmp	r1, #0
  408b00:	db05      	blt.n	408b0e <_svfprintf_r+0x2ee>
  408b02:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408b06:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  408b0a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  408b0e:	ea54 0005 	orrs.w	r0, r4, r5
  408b12:	f040 82c5 	bne.w	4090a0 <_svfprintf_r+0x880>
  408b16:	990a      	ldr	r1, [sp, #40]	; 0x28
  408b18:	2900      	cmp	r1, #0
  408b1a:	f040 82c1 	bne.w	4090a0 <_svfprintf_r+0x880>
  408b1e:	2b00      	cmp	r3, #0
  408b20:	f040 8438 	bne.w	409394 <_svfprintf_r+0xb74>
  408b24:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408b28:	f01c 0f01 	tst.w	ip, #1
  408b2c:	f000 8432 	beq.w	409394 <_svfprintf_r+0xb74>
  408b30:	af48      	add	r7, sp, #288	; 0x120
  408b32:	2330      	movs	r3, #48	; 0x30
  408b34:	9d08      	ldr	r5, [sp, #32]
  408b36:	f807 3d41 	strb.w	r3, [r7, #-65]!
  408b3a:	1bec      	subs	r4, r5, r7
  408b3c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  408b40:	2500      	movs	r5, #0
  408b42:	4564      	cmp	r4, ip
  408b44:	bfa8      	it	ge
  408b46:	46a4      	movge	ip, r4
  408b48:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  408b4c:	9514      	str	r5, [sp, #80]	; 0x50
  408b4e:	f1ba 0f00 	cmp.w	sl, #0
  408b52:	d002      	beq.n	408b5a <_svfprintf_r+0x33a>
  408b54:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  408b56:	3501      	adds	r5, #1
  408b58:	950b      	str	r5, [sp, #44]	; 0x2c
  408b5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408b5c:	f013 0302 	ands.w	r3, r3, #2
  408b60:	9312      	str	r3, [sp, #72]	; 0x48
  408b62:	d002      	beq.n	408b6a <_svfprintf_r+0x34a>
  408b64:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  408b66:	3502      	adds	r5, #2
  408b68:	950b      	str	r5, [sp, #44]	; 0x2c
  408b6a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408b6e:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  408b72:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  408b76:	f040 8290 	bne.w	40909a <_svfprintf_r+0x87a>
  408b7a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  408b7c:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  408b80:	ebcc 0b05 	rsb	fp, ip, r5
  408b84:	f1bb 0f00 	cmp.w	fp, #0
  408b88:	f340 8287 	ble.w	40909a <_svfprintf_r+0x87a>
  408b8c:	f1bb 0f10 	cmp.w	fp, #16
  408b90:	992d      	ldr	r1, [sp, #180]	; 0xb4
  408b92:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  408b94:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 408d38 <_svfprintf_r+0x518>
  408b98:	dd2c      	ble.n	408bf4 <_svfprintf_r+0x3d4>
  408b9a:	971b      	str	r7, [sp, #108]	; 0x6c
  408b9c:	4630      	mov	r0, r6
  408b9e:	4657      	mov	r7, sl
  408ba0:	2510      	movs	r5, #16
  408ba2:	46ca      	mov	sl, r9
  408ba4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  408ba6:	46a1      	mov	r9, r4
  408ba8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  408baa:	e006      	b.n	408bba <_svfprintf_r+0x39a>
  408bac:	f1ab 0b10 	sub.w	fp, fp, #16
  408bb0:	f1bb 0f10 	cmp.w	fp, #16
  408bb4:	f100 0008 	add.w	r0, r0, #8
  408bb8:	dd17      	ble.n	408bea <_svfprintf_r+0x3ca>
  408bba:	3201      	adds	r2, #1
  408bbc:	3110      	adds	r1, #16
  408bbe:	2a07      	cmp	r2, #7
  408bc0:	912d      	str	r1, [sp, #180]	; 0xb4
  408bc2:	922c      	str	r2, [sp, #176]	; 0xb0
  408bc4:	6007      	str	r7, [r0, #0]
  408bc6:	6045      	str	r5, [r0, #4]
  408bc8:	ddf0      	ble.n	408bac <_svfprintf_r+0x38c>
  408bca:	4620      	mov	r0, r4
  408bcc:	4631      	mov	r1, r6
  408bce:	aa2b      	add	r2, sp, #172	; 0xac
  408bd0:	f004 fd46 	bl	40d660 <__ssprint_r>
  408bd4:	2800      	cmp	r0, #0
  408bd6:	f47f af3b 	bne.w	408a50 <_svfprintf_r+0x230>
  408bda:	f1ab 0b10 	sub.w	fp, fp, #16
  408bde:	f1bb 0f10 	cmp.w	fp, #16
  408be2:	992d      	ldr	r1, [sp, #180]	; 0xb4
  408be4:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  408be6:	a838      	add	r0, sp, #224	; 0xe0
  408be8:	dce7      	bgt.n	408bba <_svfprintf_r+0x39a>
  408bea:	464c      	mov	r4, r9
  408bec:	46d1      	mov	r9, sl
  408bee:	46ba      	mov	sl, r7
  408bf0:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  408bf2:	4606      	mov	r6, r0
  408bf4:	3201      	adds	r2, #1
  408bf6:	eb0b 0c01 	add.w	ip, fp, r1
  408bfa:	2a07      	cmp	r2, #7
  408bfc:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408c00:	922c      	str	r2, [sp, #176]	; 0xb0
  408c02:	e886 0c00 	stmia.w	r6, {sl, fp}
  408c06:	f300 841a 	bgt.w	40943e <_svfprintf_r+0xc1e>
  408c0a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  408c0e:	3608      	adds	r6, #8
  408c10:	f1ba 0f00 	cmp.w	sl, #0
  408c14:	d00f      	beq.n	408c36 <_svfprintf_r+0x416>
  408c16:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408c18:	f10c 0c01 	add.w	ip, ip, #1
  408c1c:	3301      	adds	r3, #1
  408c1e:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  408c22:	2201      	movs	r2, #1
  408c24:	2b07      	cmp	r3, #7
  408c26:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408c2a:	932c      	str	r3, [sp, #176]	; 0xb0
  408c2c:	e886 0006 	stmia.w	r6, {r1, r2}
  408c30:	f300 83a4 	bgt.w	40937c <_svfprintf_r+0xb5c>
  408c34:	3608      	adds	r6, #8
  408c36:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408c38:	b173      	cbz	r3, 408c58 <_svfprintf_r+0x438>
  408c3a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408c3c:	f10c 0c02 	add.w	ip, ip, #2
  408c40:	3301      	adds	r3, #1
  408c42:	a924      	add	r1, sp, #144	; 0x90
  408c44:	2202      	movs	r2, #2
  408c46:	2b07      	cmp	r3, #7
  408c48:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408c4c:	932c      	str	r3, [sp, #176]	; 0xb0
  408c4e:	e886 0006 	stmia.w	r6, {r1, r2}
  408c52:	f300 8387 	bgt.w	409364 <_svfprintf_r+0xb44>
  408c56:	3608      	adds	r6, #8
  408c58:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  408c5a:	2d80      	cmp	r5, #128	; 0x80
  408c5c:	f000 82ca 	beq.w	4091f4 <_svfprintf_r+0x9d4>
  408c60:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408c62:	ebc4 0a05 	rsb	sl, r4, r5
  408c66:	f1ba 0f00 	cmp.w	sl, #0
  408c6a:	dd3b      	ble.n	408ce4 <_svfprintf_r+0x4c4>
  408c6c:	f1ba 0f10 	cmp.w	sl, #16
  408c70:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408c72:	4d30      	ldr	r5, [pc, #192]	; (408d34 <_svfprintf_r+0x514>)
  408c74:	dd2b      	ble.n	408cce <_svfprintf_r+0x4ae>
  408c76:	940a      	str	r4, [sp, #40]	; 0x28
  408c78:	4632      	mov	r2, r6
  408c7a:	f04f 0b10 	mov.w	fp, #16
  408c7e:	462e      	mov	r6, r5
  408c80:	4661      	mov	r1, ip
  408c82:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  408c84:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  408c86:	e006      	b.n	408c96 <_svfprintf_r+0x476>
  408c88:	f1aa 0a10 	sub.w	sl, sl, #16
  408c8c:	f1ba 0f10 	cmp.w	sl, #16
  408c90:	f102 0208 	add.w	r2, r2, #8
  408c94:	dd17      	ble.n	408cc6 <_svfprintf_r+0x4a6>
  408c96:	3301      	adds	r3, #1
  408c98:	3110      	adds	r1, #16
  408c9a:	2b07      	cmp	r3, #7
  408c9c:	912d      	str	r1, [sp, #180]	; 0xb4
  408c9e:	932c      	str	r3, [sp, #176]	; 0xb0
  408ca0:	e882 0840 	stmia.w	r2, {r6, fp}
  408ca4:	ddf0      	ble.n	408c88 <_svfprintf_r+0x468>
  408ca6:	4620      	mov	r0, r4
  408ca8:	4629      	mov	r1, r5
  408caa:	aa2b      	add	r2, sp, #172	; 0xac
  408cac:	f004 fcd8 	bl	40d660 <__ssprint_r>
  408cb0:	2800      	cmp	r0, #0
  408cb2:	f47f aecd 	bne.w	408a50 <_svfprintf_r+0x230>
  408cb6:	f1aa 0a10 	sub.w	sl, sl, #16
  408cba:	f1ba 0f10 	cmp.w	sl, #16
  408cbe:	992d      	ldr	r1, [sp, #180]	; 0xb4
  408cc0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408cc2:	aa38      	add	r2, sp, #224	; 0xe0
  408cc4:	dce7      	bgt.n	408c96 <_svfprintf_r+0x476>
  408cc6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408cc8:	4635      	mov	r5, r6
  408cca:	468c      	mov	ip, r1
  408ccc:	4616      	mov	r6, r2
  408cce:	3301      	adds	r3, #1
  408cd0:	44d4      	add	ip, sl
  408cd2:	2b07      	cmp	r3, #7
  408cd4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408cd8:	932c      	str	r3, [sp, #176]	; 0xb0
  408cda:	e886 0420 	stmia.w	r6, {r5, sl}
  408cde:	f300 8335 	bgt.w	40934c <_svfprintf_r+0xb2c>
  408ce2:	3608      	adds	r6, #8
  408ce4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408ce6:	05ed      	lsls	r5, r5, #23
  408ce8:	f100 8224 	bmi.w	409134 <_svfprintf_r+0x914>
  408cec:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408cee:	44a4      	add	ip, r4
  408cf0:	3301      	adds	r3, #1
  408cf2:	2b07      	cmp	r3, #7
  408cf4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408cf8:	6037      	str	r7, [r6, #0]
  408cfa:	6074      	str	r4, [r6, #4]
  408cfc:	932c      	str	r3, [sp, #176]	; 0xb0
  408cfe:	f300 830f 	bgt.w	409320 <_svfprintf_r+0xb00>
  408d02:	3608      	adds	r6, #8
  408d04:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408d06:	0763      	lsls	r3, r4, #29
  408d08:	d549      	bpl.n	408d9e <_svfprintf_r+0x57e>
  408d0a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  408d0c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  408d0e:	1a2c      	subs	r4, r5, r0
  408d10:	2c00      	cmp	r4, #0
  408d12:	dd44      	ble.n	408d9e <_svfprintf_r+0x57e>
  408d14:	2c10      	cmp	r4, #16
  408d16:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408d18:	f8df a01c 	ldr.w	sl, [pc, #28]	; 408d38 <_svfprintf_r+0x518>
  408d1c:	dd2b      	ble.n	408d76 <_svfprintf_r+0x556>
  408d1e:	4657      	mov	r7, sl
  408d20:	2510      	movs	r5, #16
  408d22:	4662      	mov	r2, ip
  408d24:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  408d28:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  408d2c:	e00b      	b.n	408d46 <_svfprintf_r+0x526>
  408d2e:	bf00      	nop
  408d30:	0040ec90 	.word	0x0040ec90
  408d34:	0040ec5c 	.word	0x0040ec5c
  408d38:	0040ecb0 	.word	0x0040ecb0
  408d3c:	3c10      	subs	r4, #16
  408d3e:	2c10      	cmp	r4, #16
  408d40:	f106 0608 	add.w	r6, r6, #8
  408d44:	dd15      	ble.n	408d72 <_svfprintf_r+0x552>
  408d46:	3301      	adds	r3, #1
  408d48:	3210      	adds	r2, #16
  408d4a:	2b07      	cmp	r3, #7
  408d4c:	922d      	str	r2, [sp, #180]	; 0xb4
  408d4e:	932c      	str	r3, [sp, #176]	; 0xb0
  408d50:	6037      	str	r7, [r6, #0]
  408d52:	6075      	str	r5, [r6, #4]
  408d54:	ddf2      	ble.n	408d3c <_svfprintf_r+0x51c>
  408d56:	4650      	mov	r0, sl
  408d58:	4641      	mov	r1, r8
  408d5a:	aa2b      	add	r2, sp, #172	; 0xac
  408d5c:	f004 fc80 	bl	40d660 <__ssprint_r>
  408d60:	2800      	cmp	r0, #0
  408d62:	f47f ae75 	bne.w	408a50 <_svfprintf_r+0x230>
  408d66:	3c10      	subs	r4, #16
  408d68:	2c10      	cmp	r4, #16
  408d6a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  408d6c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408d6e:	ae38      	add	r6, sp, #224	; 0xe0
  408d70:	dce9      	bgt.n	408d46 <_svfprintf_r+0x526>
  408d72:	4694      	mov	ip, r2
  408d74:	46ba      	mov	sl, r7
  408d76:	3301      	adds	r3, #1
  408d78:	44a4      	add	ip, r4
  408d7a:	2b07      	cmp	r3, #7
  408d7c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408d80:	932c      	str	r3, [sp, #176]	; 0xb0
  408d82:	f8c6 a000 	str.w	sl, [r6]
  408d86:	6074      	str	r4, [r6, #4]
  408d88:	dd09      	ble.n	408d9e <_svfprintf_r+0x57e>
  408d8a:	980d      	ldr	r0, [sp, #52]	; 0x34
  408d8c:	990c      	ldr	r1, [sp, #48]	; 0x30
  408d8e:	aa2b      	add	r2, sp, #172	; 0xac
  408d90:	f004 fc66 	bl	40d660 <__ssprint_r>
  408d94:	2800      	cmp	r0, #0
  408d96:	f47f ae5b 	bne.w	408a50 <_svfprintf_r+0x230>
  408d9a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408d9e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  408da0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  408da2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  408da4:	42a8      	cmp	r0, r5
  408da6:	bfac      	ite	ge
  408da8:	1824      	addge	r4, r4, r0
  408daa:	1964      	addlt	r4, r4, r5
  408dac:	940e      	str	r4, [sp, #56]	; 0x38
  408dae:	f1bc 0f00 	cmp.w	ip, #0
  408db2:	f040 82c1 	bne.w	409338 <_svfprintf_r+0xb18>
  408db6:	2300      	movs	r3, #0
  408db8:	932c      	str	r3, [sp, #176]	; 0xb0
  408dba:	ae38      	add	r6, sp, #224	; 0xe0
  408dbc:	e556      	b.n	40886c <_svfprintf_r+0x4c>
  408dbe:	f899 8000 	ldrb.w	r8, [r9]
  408dc2:	2a00      	cmp	r2, #0
  408dc4:	f47f ad88 	bne.w	4088d8 <_svfprintf_r+0xb8>
  408dc8:	2220      	movs	r2, #32
  408dca:	e585      	b.n	4088d8 <_svfprintf_r+0xb8>
  408dcc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408dce:	f045 0501 	orr.w	r5, r5, #1
  408dd2:	9509      	str	r5, [sp, #36]	; 0x24
  408dd4:	f899 8000 	ldrb.w	r8, [r9]
  408dd8:	e57e      	b.n	4088d8 <_svfprintf_r+0xb8>
  408dda:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408ddc:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  408de0:	9509      	str	r5, [sp, #36]	; 0x24
  408de2:	f899 8000 	ldrb.w	r8, [r9]
  408de6:	e577      	b.n	4088d8 <_svfprintf_r+0xb8>
  408de8:	2400      	movs	r4, #0
  408dea:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  408dee:	940f      	str	r4, [sp, #60]	; 0x3c
  408df0:	4621      	mov	r1, r4
  408df2:	f819 8b01 	ldrb.w	r8, [r9], #1
  408df6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  408dfa:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  408dfe:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  408e02:	2b09      	cmp	r3, #9
  408e04:	d9f5      	bls.n	408df2 <_svfprintf_r+0x5d2>
  408e06:	910f      	str	r1, [sp, #60]	; 0x3c
  408e08:	e568      	b.n	4088dc <_svfprintf_r+0xbc>
  408e0a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408e0e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  408e12:	f04c 0c10 	orr.w	ip, ip, #16
  408e16:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  408e1a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408e1c:	06a5      	lsls	r5, r4, #26
  408e1e:	f140 80b2 	bpl.w	408f86 <_svfprintf_r+0x766>
  408e22:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408e24:	1de9      	adds	r1, r5, #7
  408e26:	f021 0107 	bic.w	r1, r1, #7
  408e2a:	e9d1 2300 	ldrd	r2, r3, [r1]
  408e2e:	3108      	adds	r1, #8
  408e30:	9110      	str	r1, [sp, #64]	; 0x40
  408e32:	4614      	mov	r4, r2
  408e34:	461d      	mov	r5, r3
  408e36:	2a00      	cmp	r2, #0
  408e38:	f173 0c00 	sbcs.w	ip, r3, #0
  408e3c:	f2c0 8394 	blt.w	409568 <_svfprintf_r+0xd48>
  408e40:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  408e44:	2301      	movs	r3, #1
  408e46:	e659      	b.n	408afc <_svfprintf_r+0x2dc>
  408e48:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408e4a:	4cb6      	ldr	r4, [pc, #728]	; (409124 <_svfprintf_r+0x904>)
  408e4c:	06af      	lsls	r7, r5, #26
  408e4e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  408e52:	941a      	str	r4, [sp, #104]	; 0x68
  408e54:	f53f ae2f 	bmi.w	408ab6 <_svfprintf_r+0x296>
  408e58:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408e5a:	06ed      	lsls	r5, r5, #27
  408e5c:	f140 8443 	bpl.w	4096e6 <_svfprintf_r+0xec6>
  408e60:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  408e64:	2500      	movs	r5, #0
  408e66:	f8dc 4000 	ldr.w	r4, [ip]
  408e6a:	f10c 0c04 	add.w	ip, ip, #4
  408e6e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408e72:	e62b      	b.n	408acc <_svfprintf_r+0x2ac>
  408e74:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408e78:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  408e7c:	f01c 0f20 	tst.w	ip, #32
  408e80:	f000 8440 	beq.w	409704 <_svfprintf_r+0xee4>
  408e84:	9c10      	ldr	r4, [sp, #64]	; 0x40
  408e86:	6821      	ldr	r1, [r4, #0]
  408e88:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  408e8a:	17e5      	asrs	r5, r4, #31
  408e8c:	462b      	mov	r3, r5
  408e8e:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408e90:	4622      	mov	r2, r4
  408e92:	3504      	adds	r5, #4
  408e94:	9510      	str	r5, [sp, #64]	; 0x40
  408e96:	e9c1 2300 	strd	r2, r3, [r1]
  408e9a:	e4e7      	b.n	40886c <_svfprintf_r+0x4c>
  408e9c:	9c10      	ldr	r4, [sp, #64]	; 0x40
  408e9e:	f04f 0a00 	mov.w	sl, #0
  408ea2:	6827      	ldr	r7, [r4, #0]
  408ea4:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  408ea8:	1d25      	adds	r5, r4, #4
  408eaa:	2f00      	cmp	r7, #0
  408eac:	f000 85e9 	beq.w	409a82 <_svfprintf_r+0x1262>
  408eb0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408eb2:	4638      	mov	r0, r7
  408eb4:	2c00      	cmp	r4, #0
  408eb6:	f2c0 859b 	blt.w	4099f0 <_svfprintf_r+0x11d0>
  408eba:	4651      	mov	r1, sl
  408ebc:	4622      	mov	r2, r4
  408ebe:	f003 fdb5 	bl	40ca2c <memchr>
  408ec2:	2800      	cmp	r0, #0
  408ec4:	f000 8613 	beq.w	409aee <_svfprintf_r+0x12ce>
  408ec8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408eca:	1bc0      	subs	r0, r0, r7
  408ecc:	42a0      	cmp	r0, r4
  408ece:	bfb8      	it	lt
  408ed0:	4604      	movlt	r4, r0
  408ed2:	9510      	str	r5, [sp, #64]	; 0x40
  408ed4:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  408ed8:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  408edc:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  408ee0:	950b      	str	r5, [sp, #44]	; 0x2c
  408ee2:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  408ee6:	e632      	b.n	408b4e <_svfprintf_r+0x32e>
  408ee8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408eec:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  408ef0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  408ef4:	f899 8000 	ldrb.w	r8, [r9]
  408ef8:	e4ee      	b.n	4088d8 <_svfprintf_r+0xb8>
  408efa:	f899 8000 	ldrb.w	r8, [r9]
  408efe:	464b      	mov	r3, r9
  408f00:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  408f04:	f000 847f 	beq.w	409806 <_svfprintf_r+0xfe6>
  408f08:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408f0a:	f045 0510 	orr.w	r5, r5, #16
  408f0e:	9509      	str	r5, [sp, #36]	; 0x24
  408f10:	e4e2      	b.n	4088d8 <_svfprintf_r+0xb8>
  408f12:	9c10      	ldr	r4, [sp, #64]	; 0x40
  408f14:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408f16:	6824      	ldr	r4, [r4, #0]
  408f18:	1d2b      	adds	r3, r5, #4
  408f1a:	2c00      	cmp	r4, #0
  408f1c:	940f      	str	r4, [sp, #60]	; 0x3c
  408f1e:	f6ff ad7d 	blt.w	408a1c <_svfprintf_r+0x1fc>
  408f22:	9310      	str	r3, [sp, #64]	; 0x40
  408f24:	f899 8000 	ldrb.w	r8, [r9]
  408f28:	e4d6      	b.n	4088d8 <_svfprintf_r+0xb8>
  408f2a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408f2c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408f30:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408f32:	487d      	ldr	r0, [pc, #500]	; (409128 <_svfprintf_r+0x908>)
  408f34:	3504      	adds	r5, #4
  408f36:	681c      	ldr	r4, [r3, #0]
  408f38:	f04f 0878 	mov.w	r8, #120	; 0x78
  408f3c:	2330      	movs	r3, #48	; 0x30
  408f3e:	f04c 0c02 	orr.w	ip, ip, #2
  408f42:	9510      	str	r5, [sp, #64]	; 0x40
  408f44:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  408f48:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  408f4c:	2500      	movs	r5, #0
  408f4e:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  408f52:	901a      	str	r0, [sp, #104]	; 0x68
  408f54:	2302      	movs	r3, #2
  408f56:	e5cd      	b.n	408af4 <_svfprintf_r+0x2d4>
  408f58:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408f5a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408f5c:	681a      	ldr	r2, [r3, #0]
  408f5e:	2401      	movs	r4, #1
  408f60:	2300      	movs	r3, #0
  408f62:	3504      	adds	r5, #4
  408f64:	469a      	mov	sl, r3
  408f66:	940b      	str	r4, [sp, #44]	; 0x2c
  408f68:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  408f6c:	9510      	str	r5, [sp, #64]	; 0x40
  408f6e:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  408f72:	930a      	str	r3, [sp, #40]	; 0x28
  408f74:	9314      	str	r3, [sp, #80]	; 0x50
  408f76:	af2e      	add	r7, sp, #184	; 0xb8
  408f78:	e5ef      	b.n	408b5a <_svfprintf_r+0x33a>
  408f7a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408f7c:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  408f80:	06a5      	lsls	r5, r4, #26
  408f82:	f53f af4e 	bmi.w	408e22 <_svfprintf_r+0x602>
  408f86:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408f8a:	f01c 0f10 	tst.w	ip, #16
  408f8e:	f040 82df 	bne.w	409550 <_svfprintf_r+0xd30>
  408f92:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408f96:	f01c 0f40 	tst.w	ip, #64	; 0x40
  408f9a:	f000 82d9 	beq.w	409550 <_svfprintf_r+0xd30>
  408f9e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  408fa2:	f9bc 4000 	ldrsh.w	r4, [ip]
  408fa6:	f10c 0c04 	add.w	ip, ip, #4
  408faa:	17e5      	asrs	r5, r4, #31
  408fac:	4622      	mov	r2, r4
  408fae:	462b      	mov	r3, r5
  408fb0:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408fb4:	e73f      	b.n	408e36 <_svfprintf_r+0x616>
  408fb6:	f899 8000 	ldrb.w	r8, [r9]
  408fba:	222b      	movs	r2, #43	; 0x2b
  408fbc:	e48c      	b.n	4088d8 <_svfprintf_r+0xb8>
  408fbe:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408fc0:	f045 0508 	orr.w	r5, r5, #8
  408fc4:	9509      	str	r5, [sp, #36]	; 0x24
  408fc6:	f899 8000 	ldrb.w	r8, [r9]
  408fca:	e485      	b.n	4088d8 <_svfprintf_r+0xb8>
  408fcc:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408fce:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  408fd2:	1deb      	adds	r3, r5, #7
  408fd4:	f023 0307 	bic.w	r3, r3, #7
  408fd8:	f103 0c08 	add.w	ip, r3, #8
  408fdc:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408fe0:	e9d3 4500 	ldrd	r4, r5, [r3]
  408fe4:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  408fe8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  408fec:	f004 fabc 	bl	40d568 <__fpclassifyd>
  408ff0:	2801      	cmp	r0, #1
  408ff2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  408ff6:	f040 835c 	bne.w	4096b2 <_svfprintf_r+0xe92>
  408ffa:	2200      	movs	r2, #0
  408ffc:	2300      	movs	r3, #0
  408ffe:	f004 fdd9 	bl	40dbb4 <__aeabi_dcmplt>
  409002:	2800      	cmp	r0, #0
  409004:	f040 8563 	bne.w	409ace <_svfprintf_r+0x12ae>
  409008:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40900c:	2503      	movs	r5, #3
  40900e:	950b      	str	r5, [sp, #44]	; 0x2c
  409010:	9d09      	ldr	r5, [sp, #36]	; 0x24
  409012:	4f46      	ldr	r7, [pc, #280]	; (40912c <_svfprintf_r+0x90c>)
  409014:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  409018:	4b45      	ldr	r3, [pc, #276]	; (409130 <_svfprintf_r+0x910>)
  40901a:	2400      	movs	r4, #0
  40901c:	9509      	str	r5, [sp, #36]	; 0x24
  40901e:	2500      	movs	r5, #0
  409020:	940a      	str	r4, [sp, #40]	; 0x28
  409022:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  409026:	bfd8      	it	le
  409028:	461f      	movle	r7, r3
  40902a:	2403      	movs	r4, #3
  40902c:	9514      	str	r5, [sp, #80]	; 0x50
  40902e:	e58e      	b.n	408b4e <_svfprintf_r+0x32e>
  409030:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  409034:	f04c 0c20 	orr.w	ip, ip, #32
  409038:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40903c:	f899 8000 	ldrb.w	r8, [r9]
  409040:	e44a      	b.n	4088d8 <_svfprintf_r+0xb8>
  409042:	9c10      	ldr	r4, [sp, #64]	; 0x40
  409044:	1de3      	adds	r3, r4, #7
  409046:	f023 0307 	bic.w	r3, r3, #7
  40904a:	f103 0508 	add.w	r5, r3, #8
  40904e:	9510      	str	r5, [sp, #64]	; 0x40
  409050:	e9d3 4500 	ldrd	r4, r5, [r3]
  409054:	2300      	movs	r3, #0
  409056:	e54d      	b.n	408af4 <_svfprintf_r+0x2d4>
  409058:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40905a:	1deb      	adds	r3, r5, #7
  40905c:	f023 0307 	bic.w	r3, r3, #7
  409060:	f103 0c08 	add.w	ip, r3, #8
  409064:	e9d3 4500 	ldrd	r4, r5, [r3]
  409068:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40906c:	2301      	movs	r3, #1
  40906e:	e541      	b.n	408af4 <_svfprintf_r+0x2d4>
  409070:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  409074:	f1b8 0f00 	cmp.w	r8, #0
  409078:	f43f ace3 	beq.w	408a42 <_svfprintf_r+0x222>
  40907c:	2300      	movs	r3, #0
  40907e:	f04f 0c01 	mov.w	ip, #1
  409082:	469a      	mov	sl, r3
  409084:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  409088:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  40908c:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  409090:	930a      	str	r3, [sp, #40]	; 0x28
  409092:	9314      	str	r3, [sp, #80]	; 0x50
  409094:	4664      	mov	r4, ip
  409096:	af2e      	add	r7, sp, #184	; 0xb8
  409098:	e55f      	b.n	408b5a <_svfprintf_r+0x33a>
  40909a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40909e:	e5b7      	b.n	408c10 <_svfprintf_r+0x3f0>
  4090a0:	2b01      	cmp	r3, #1
  4090a2:	f000 80ec 	beq.w	40927e <_svfprintf_r+0xa5e>
  4090a6:	2b02      	cmp	r3, #2
  4090a8:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  4090ac:	d118      	bne.n	4090e0 <_svfprintf_r+0x8c0>
  4090ae:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  4090b2:	4619      	mov	r1, r3
  4090b4:	f004 000f 	and.w	r0, r4, #15
  4090b8:	0922      	lsrs	r2, r4, #4
  4090ba:	f81c 0000 	ldrb.w	r0, [ip, r0]
  4090be:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  4090c2:	092b      	lsrs	r3, r5, #4
  4090c4:	7008      	strb	r0, [r1, #0]
  4090c6:	ea52 0003 	orrs.w	r0, r2, r3
  4090ca:	460f      	mov	r7, r1
  4090cc:	4614      	mov	r4, r2
  4090ce:	461d      	mov	r5, r3
  4090d0:	f101 31ff 	add.w	r1, r1, #4294967295
  4090d4:	d1ee      	bne.n	4090b4 <_svfprintf_r+0x894>
  4090d6:	9d08      	ldr	r5, [sp, #32]
  4090d8:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  4090dc:	1bec      	subs	r4, r5, r7
  4090de:	e52d      	b.n	408b3c <_svfprintf_r+0x31c>
  4090e0:	08e0      	lsrs	r0, r4, #3
  4090e2:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  4090e6:	f004 0207 	and.w	r2, r4, #7
  4090ea:	08e9      	lsrs	r1, r5, #3
  4090ec:	3230      	adds	r2, #48	; 0x30
  4090ee:	ea50 0c01 	orrs.w	ip, r0, r1
  4090f2:	461f      	mov	r7, r3
  4090f4:	701a      	strb	r2, [r3, #0]
  4090f6:	4604      	mov	r4, r0
  4090f8:	460d      	mov	r5, r1
  4090fa:	f103 33ff 	add.w	r3, r3, #4294967295
  4090fe:	d1ef      	bne.n	4090e0 <_svfprintf_r+0x8c0>
  409100:	9c09      	ldr	r4, [sp, #36]	; 0x24
  409102:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  409106:	07e0      	lsls	r0, r4, #31
  409108:	4639      	mov	r1, r7
  40910a:	f140 80c1 	bpl.w	409290 <_svfprintf_r+0xa70>
  40910e:	2a30      	cmp	r2, #48	; 0x30
  409110:	f000 80be 	beq.w	409290 <_svfprintf_r+0xa70>
  409114:	9d08      	ldr	r5, [sp, #32]
  409116:	461f      	mov	r7, r3
  409118:	2330      	movs	r3, #48	; 0x30
  40911a:	1bec      	subs	r4, r5, r7
  40911c:	f801 3c01 	strb.w	r3, [r1, #-1]
  409120:	e50c      	b.n	408b3c <_svfprintf_r+0x31c>
  409122:	bf00      	nop
  409124:	0040ec7c 	.word	0x0040ec7c
  409128:	0040ec90 	.word	0x0040ec90
  40912c:	0040ec70 	.word	0x0040ec70
  409130:	0040ec6c 	.word	0x0040ec6c
  409134:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  409138:	f340 80ad 	ble.w	409296 <_svfprintf_r+0xa76>
  40913c:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  409140:	2200      	movs	r2, #0
  409142:	2300      	movs	r3, #0
  409144:	f8cd c01c 	str.w	ip, [sp, #28]
  409148:	f004 fd2a 	bl	40dba0 <__aeabi_dcmpeq>
  40914c:	f8dd c01c 	ldr.w	ip, [sp, #28]
  409150:	2800      	cmp	r0, #0
  409152:	f000 8126 	beq.w	4093a2 <_svfprintf_r+0xb82>
  409156:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409158:	49aa      	ldr	r1, [pc, #680]	; (409404 <_svfprintf_r+0xbe4>)
  40915a:	3301      	adds	r3, #1
  40915c:	f10c 0c01 	add.w	ip, ip, #1
  409160:	2201      	movs	r2, #1
  409162:	2b07      	cmp	r3, #7
  409164:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  409168:	932c      	str	r3, [sp, #176]	; 0xb0
  40916a:	e886 0006 	stmia.w	r6, {r1, r2}
  40916e:	f300 82ed 	bgt.w	40974c <_svfprintf_r+0xf2c>
  409172:	3608      	adds	r6, #8
  409174:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409176:	9c11      	ldr	r4, [sp, #68]	; 0x44
  409178:	42a3      	cmp	r3, r4
  40917a:	db03      	blt.n	409184 <_svfprintf_r+0x964>
  40917c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40917e:	07ec      	lsls	r4, r5, #31
  409180:	f57f adc0 	bpl.w	408d04 <_svfprintf_r+0x4e4>
  409184:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409186:	9c18      	ldr	r4, [sp, #96]	; 0x60
  409188:	3301      	adds	r3, #1
  40918a:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40918c:	44a4      	add	ip, r4
  40918e:	2b07      	cmp	r3, #7
  409190:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  409194:	6035      	str	r5, [r6, #0]
  409196:	6074      	str	r4, [r6, #4]
  409198:	932c      	str	r3, [sp, #176]	; 0xb0
  40919a:	f300 833e 	bgt.w	40981a <_svfprintf_r+0xffa>
  40919e:	3608      	adds	r6, #8
  4091a0:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4091a2:	1e6c      	subs	r4, r5, #1
  4091a4:	2c00      	cmp	r4, #0
  4091a6:	f77f adad 	ble.w	408d04 <_svfprintf_r+0x4e4>
  4091aa:	2c10      	cmp	r4, #16
  4091ac:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4091ae:	4d96      	ldr	r5, [pc, #600]	; (409408 <_svfprintf_r+0xbe8>)
  4091b0:	f340 8197 	ble.w	4094e2 <_svfprintf_r+0xcc2>
  4091b4:	2710      	movs	r7, #16
  4091b6:	4662      	mov	r2, ip
  4091b8:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4091bc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  4091c0:	e004      	b.n	4091cc <_svfprintf_r+0x9ac>
  4091c2:	3608      	adds	r6, #8
  4091c4:	3c10      	subs	r4, #16
  4091c6:	2c10      	cmp	r4, #16
  4091c8:	f340 818a 	ble.w	4094e0 <_svfprintf_r+0xcc0>
  4091cc:	3301      	adds	r3, #1
  4091ce:	3210      	adds	r2, #16
  4091d0:	2b07      	cmp	r3, #7
  4091d2:	922d      	str	r2, [sp, #180]	; 0xb4
  4091d4:	932c      	str	r3, [sp, #176]	; 0xb0
  4091d6:	e886 00a0 	stmia.w	r6, {r5, r7}
  4091da:	ddf2      	ble.n	4091c2 <_svfprintf_r+0x9a2>
  4091dc:	4640      	mov	r0, r8
  4091de:	4651      	mov	r1, sl
  4091e0:	aa2b      	add	r2, sp, #172	; 0xac
  4091e2:	f004 fa3d 	bl	40d660 <__ssprint_r>
  4091e6:	2800      	cmp	r0, #0
  4091e8:	f47f ac32 	bne.w	408a50 <_svfprintf_r+0x230>
  4091ec:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4091ee:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4091f0:	ae38      	add	r6, sp, #224	; 0xe0
  4091f2:	e7e7      	b.n	4091c4 <_svfprintf_r+0x9a4>
  4091f4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4091f6:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4091f8:	ebc0 0a05 	rsb	sl, r0, r5
  4091fc:	f1ba 0f00 	cmp.w	sl, #0
  409200:	f77f ad2e 	ble.w	408c60 <_svfprintf_r+0x440>
  409204:	f1ba 0f10 	cmp.w	sl, #16
  409208:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40920a:	4d7f      	ldr	r5, [pc, #508]	; (409408 <_svfprintf_r+0xbe8>)
  40920c:	dd2b      	ble.n	409266 <_svfprintf_r+0xa46>
  40920e:	9412      	str	r4, [sp, #72]	; 0x48
  409210:	4632      	mov	r2, r6
  409212:	f04f 0b10 	mov.w	fp, #16
  409216:	462e      	mov	r6, r5
  409218:	4661      	mov	r1, ip
  40921a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40921c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40921e:	e006      	b.n	40922e <_svfprintf_r+0xa0e>
  409220:	f1aa 0a10 	sub.w	sl, sl, #16
  409224:	f1ba 0f10 	cmp.w	sl, #16
  409228:	f102 0208 	add.w	r2, r2, #8
  40922c:	dd17      	ble.n	40925e <_svfprintf_r+0xa3e>
  40922e:	3301      	adds	r3, #1
  409230:	3110      	adds	r1, #16
  409232:	2b07      	cmp	r3, #7
  409234:	912d      	str	r1, [sp, #180]	; 0xb4
  409236:	932c      	str	r3, [sp, #176]	; 0xb0
  409238:	e882 0840 	stmia.w	r2, {r6, fp}
  40923c:	ddf0      	ble.n	409220 <_svfprintf_r+0xa00>
  40923e:	4620      	mov	r0, r4
  409240:	4629      	mov	r1, r5
  409242:	aa2b      	add	r2, sp, #172	; 0xac
  409244:	f004 fa0c 	bl	40d660 <__ssprint_r>
  409248:	2800      	cmp	r0, #0
  40924a:	f47f ac01 	bne.w	408a50 <_svfprintf_r+0x230>
  40924e:	f1aa 0a10 	sub.w	sl, sl, #16
  409252:	f1ba 0f10 	cmp.w	sl, #16
  409256:	992d      	ldr	r1, [sp, #180]	; 0xb4
  409258:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40925a:	aa38      	add	r2, sp, #224	; 0xe0
  40925c:	dce7      	bgt.n	40922e <_svfprintf_r+0xa0e>
  40925e:	9c12      	ldr	r4, [sp, #72]	; 0x48
  409260:	4635      	mov	r5, r6
  409262:	468c      	mov	ip, r1
  409264:	4616      	mov	r6, r2
  409266:	3301      	adds	r3, #1
  409268:	44d4      	add	ip, sl
  40926a:	2b07      	cmp	r3, #7
  40926c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  409270:	932c      	str	r3, [sp, #176]	; 0xb0
  409272:	e886 0420 	stmia.w	r6, {r5, sl}
  409276:	f300 820f 	bgt.w	409698 <_svfprintf_r+0xe78>
  40927a:	3608      	adds	r6, #8
  40927c:	e4f0      	b.n	408c60 <_svfprintf_r+0x440>
  40927e:	2d00      	cmp	r5, #0
  409280:	bf08      	it	eq
  409282:	2c0a      	cmpeq	r4, #10
  409284:	f080 8138 	bcs.w	4094f8 <_svfprintf_r+0xcd8>
  409288:	3430      	adds	r4, #48	; 0x30
  40928a:	af48      	add	r7, sp, #288	; 0x120
  40928c:	f807 4d41 	strb.w	r4, [r7, #-65]!
  409290:	9d08      	ldr	r5, [sp, #32]
  409292:	1bec      	subs	r4, r5, r7
  409294:	e452      	b.n	408b3c <_svfprintf_r+0x31c>
  409296:	9c11      	ldr	r4, [sp, #68]	; 0x44
  409298:	2c01      	cmp	r4, #1
  40929a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40929c:	f340 81d2 	ble.w	409644 <_svfprintf_r+0xe24>
  4092a0:	3401      	adds	r4, #1
  4092a2:	f10c 0301 	add.w	r3, ip, #1
  4092a6:	2201      	movs	r2, #1
  4092a8:	2c07      	cmp	r4, #7
  4092aa:	932d      	str	r3, [sp, #180]	; 0xb4
  4092ac:	6037      	str	r7, [r6, #0]
  4092ae:	942c      	str	r4, [sp, #176]	; 0xb0
  4092b0:	6072      	str	r2, [r6, #4]
  4092b2:	f300 81d8 	bgt.w	409666 <_svfprintf_r+0xe46>
  4092b6:	3608      	adds	r6, #8
  4092b8:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4092ba:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  4092be:	3401      	adds	r4, #1
  4092c0:	6035      	str	r5, [r6, #0]
  4092c2:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4092c4:	4498      	add	r8, r3
  4092c6:	2c07      	cmp	r4, #7
  4092c8:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  4092cc:	942c      	str	r4, [sp, #176]	; 0xb0
  4092ce:	6075      	str	r5, [r6, #4]
  4092d0:	f300 81d5 	bgt.w	40967e <_svfprintf_r+0xe5e>
  4092d4:	3608      	adds	r6, #8
  4092d6:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4092da:	2200      	movs	r2, #0
  4092dc:	2300      	movs	r3, #0
  4092de:	f004 fc5f 	bl	40dba0 <__aeabi_dcmpeq>
  4092e2:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4092e4:	2800      	cmp	r0, #0
  4092e6:	f040 80b9 	bne.w	40945c <_svfprintf_r+0xc3c>
  4092ea:	1e6b      	subs	r3, r5, #1
  4092ec:	3401      	adds	r4, #1
  4092ee:	3701      	adds	r7, #1
  4092f0:	4498      	add	r8, r3
  4092f2:	2c07      	cmp	r4, #7
  4092f4:	942c      	str	r4, [sp, #176]	; 0xb0
  4092f6:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  4092fa:	6037      	str	r7, [r6, #0]
  4092fc:	6073      	str	r3, [r6, #4]
  4092fe:	f300 80e2 	bgt.w	4094c6 <_svfprintf_r+0xca6>
  409302:	3608      	adds	r6, #8
  409304:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  409308:	3401      	adds	r4, #1
  40930a:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40930c:	44c4      	add	ip, r8
  40930e:	ab27      	add	r3, sp, #156	; 0x9c
  409310:	2c07      	cmp	r4, #7
  409312:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  409316:	942c      	str	r4, [sp, #176]	; 0xb0
  409318:	e886 0028 	stmia.w	r6, {r3, r5}
  40931c:	f77f acf1 	ble.w	408d02 <_svfprintf_r+0x4e2>
  409320:	980d      	ldr	r0, [sp, #52]	; 0x34
  409322:	990c      	ldr	r1, [sp, #48]	; 0x30
  409324:	aa2b      	add	r2, sp, #172	; 0xac
  409326:	f004 f99b 	bl	40d660 <__ssprint_r>
  40932a:	2800      	cmp	r0, #0
  40932c:	f47f ab90 	bne.w	408a50 <_svfprintf_r+0x230>
  409330:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409334:	ae38      	add	r6, sp, #224	; 0xe0
  409336:	e4e5      	b.n	408d04 <_svfprintf_r+0x4e4>
  409338:	980d      	ldr	r0, [sp, #52]	; 0x34
  40933a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40933c:	aa2b      	add	r2, sp, #172	; 0xac
  40933e:	f004 f98f 	bl	40d660 <__ssprint_r>
  409342:	2800      	cmp	r0, #0
  409344:	f43f ad37 	beq.w	408db6 <_svfprintf_r+0x596>
  409348:	f7ff bb82 	b.w	408a50 <_svfprintf_r+0x230>
  40934c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40934e:	990c      	ldr	r1, [sp, #48]	; 0x30
  409350:	aa2b      	add	r2, sp, #172	; 0xac
  409352:	f004 f985 	bl	40d660 <__ssprint_r>
  409356:	2800      	cmp	r0, #0
  409358:	f47f ab7a 	bne.w	408a50 <_svfprintf_r+0x230>
  40935c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409360:	ae38      	add	r6, sp, #224	; 0xe0
  409362:	e4bf      	b.n	408ce4 <_svfprintf_r+0x4c4>
  409364:	980d      	ldr	r0, [sp, #52]	; 0x34
  409366:	990c      	ldr	r1, [sp, #48]	; 0x30
  409368:	aa2b      	add	r2, sp, #172	; 0xac
  40936a:	f004 f979 	bl	40d660 <__ssprint_r>
  40936e:	2800      	cmp	r0, #0
  409370:	f47f ab6e 	bne.w	408a50 <_svfprintf_r+0x230>
  409374:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409378:	ae38      	add	r6, sp, #224	; 0xe0
  40937a:	e46d      	b.n	408c58 <_svfprintf_r+0x438>
  40937c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40937e:	990c      	ldr	r1, [sp, #48]	; 0x30
  409380:	aa2b      	add	r2, sp, #172	; 0xac
  409382:	f004 f96d 	bl	40d660 <__ssprint_r>
  409386:	2800      	cmp	r0, #0
  409388:	f47f ab62 	bne.w	408a50 <_svfprintf_r+0x230>
  40938c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409390:	ae38      	add	r6, sp, #224	; 0xe0
  409392:	e450      	b.n	408c36 <_svfprintf_r+0x416>
  409394:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  409396:	af38      	add	r7, sp, #224	; 0xe0
  409398:	f7ff bbd0 	b.w	408b3c <_svfprintf_r+0x31c>
  40939c:	2302      	movs	r3, #2
  40939e:	f7ff bba9 	b.w	408af4 <_svfprintf_r+0x2d4>
  4093a2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4093a4:	2b00      	cmp	r3, #0
  4093a6:	f340 81dd 	ble.w	409764 <_svfprintf_r+0xf44>
  4093aa:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4093ac:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4093ae:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  4093b2:	42ac      	cmp	r4, r5
  4093b4:	bfa8      	it	ge
  4093b6:	462c      	movge	r4, r5
  4093b8:	2c00      	cmp	r4, #0
  4093ba:	44ba      	add	sl, r7
  4093bc:	dd0b      	ble.n	4093d6 <_svfprintf_r+0xbb6>
  4093be:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4093c0:	44a4      	add	ip, r4
  4093c2:	3301      	adds	r3, #1
  4093c4:	2b07      	cmp	r3, #7
  4093c6:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4093ca:	6037      	str	r7, [r6, #0]
  4093cc:	6074      	str	r4, [r6, #4]
  4093ce:	932c      	str	r3, [sp, #176]	; 0xb0
  4093d0:	f300 831e 	bgt.w	409a10 <_svfprintf_r+0x11f0>
  4093d4:	3608      	adds	r6, #8
  4093d6:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4093d8:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  4093dc:	1b2c      	subs	r4, r5, r4
  4093de:	2c00      	cmp	r4, #0
  4093e0:	f340 80d7 	ble.w	409592 <_svfprintf_r+0xd72>
  4093e4:	2c10      	cmp	r4, #16
  4093e6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4093e8:	4d07      	ldr	r5, [pc, #28]	; (409408 <_svfprintf_r+0xbe8>)
  4093ea:	f340 81a3 	ble.w	409734 <_svfprintf_r+0xf14>
  4093ee:	970a      	str	r7, [sp, #40]	; 0x28
  4093f0:	f04f 0810 	mov.w	r8, #16
  4093f4:	462f      	mov	r7, r5
  4093f6:	4662      	mov	r2, ip
  4093f8:	4625      	mov	r5, r4
  4093fa:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  4093fe:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  409400:	e009      	b.n	409416 <_svfprintf_r+0xbf6>
  409402:	bf00      	nop
  409404:	0040ecac 	.word	0x0040ecac
  409408:	0040ec5c 	.word	0x0040ec5c
  40940c:	3608      	adds	r6, #8
  40940e:	3d10      	subs	r5, #16
  409410:	2d10      	cmp	r5, #16
  409412:	f340 818b 	ble.w	40972c <_svfprintf_r+0xf0c>
  409416:	3301      	adds	r3, #1
  409418:	3210      	adds	r2, #16
  40941a:	2b07      	cmp	r3, #7
  40941c:	922d      	str	r2, [sp, #180]	; 0xb4
  40941e:	932c      	str	r3, [sp, #176]	; 0xb0
  409420:	e886 0180 	stmia.w	r6, {r7, r8}
  409424:	ddf2      	ble.n	40940c <_svfprintf_r+0xbec>
  409426:	4658      	mov	r0, fp
  409428:	4621      	mov	r1, r4
  40942a:	aa2b      	add	r2, sp, #172	; 0xac
  40942c:	f004 f918 	bl	40d660 <__ssprint_r>
  409430:	2800      	cmp	r0, #0
  409432:	f47f ab0d 	bne.w	408a50 <_svfprintf_r+0x230>
  409436:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  409438:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40943a:	ae38      	add	r6, sp, #224	; 0xe0
  40943c:	e7e7      	b.n	40940e <_svfprintf_r+0xbee>
  40943e:	980d      	ldr	r0, [sp, #52]	; 0x34
  409440:	990c      	ldr	r1, [sp, #48]	; 0x30
  409442:	aa2b      	add	r2, sp, #172	; 0xac
  409444:	f004 f90c 	bl	40d660 <__ssprint_r>
  409448:	2800      	cmp	r0, #0
  40944a:	f47f ab01 	bne.w	408a50 <_svfprintf_r+0x230>
  40944e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  409452:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409456:	ae38      	add	r6, sp, #224	; 0xe0
  409458:	f7ff bbda 	b.w	408c10 <_svfprintf_r+0x3f0>
  40945c:	1e6f      	subs	r7, r5, #1
  40945e:	2f00      	cmp	r7, #0
  409460:	f77f af50 	ble.w	409304 <_svfprintf_r+0xae4>
  409464:	2f10      	cmp	r7, #16
  409466:	4dae      	ldr	r5, [pc, #696]	; (409720 <_svfprintf_r+0xf00>)
  409468:	dd23      	ble.n	4094b2 <_svfprintf_r+0xc92>
  40946a:	4643      	mov	r3, r8
  40946c:	f04f 0a10 	mov.w	sl, #16
  409470:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  409474:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  409478:	e004      	b.n	409484 <_svfprintf_r+0xc64>
  40947a:	3f10      	subs	r7, #16
  40947c:	2f10      	cmp	r7, #16
  40947e:	f106 0608 	add.w	r6, r6, #8
  409482:	dd15      	ble.n	4094b0 <_svfprintf_r+0xc90>
  409484:	3401      	adds	r4, #1
  409486:	3310      	adds	r3, #16
  409488:	2c07      	cmp	r4, #7
  40948a:	932d      	str	r3, [sp, #180]	; 0xb4
  40948c:	942c      	str	r4, [sp, #176]	; 0xb0
  40948e:	e886 0420 	stmia.w	r6, {r5, sl}
  409492:	ddf2      	ble.n	40947a <_svfprintf_r+0xc5a>
  409494:	4640      	mov	r0, r8
  409496:	4659      	mov	r1, fp
  409498:	aa2b      	add	r2, sp, #172	; 0xac
  40949a:	f004 f8e1 	bl	40d660 <__ssprint_r>
  40949e:	2800      	cmp	r0, #0
  4094a0:	f47f aad6 	bne.w	408a50 <_svfprintf_r+0x230>
  4094a4:	3f10      	subs	r7, #16
  4094a6:	2f10      	cmp	r7, #16
  4094a8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  4094aa:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4094ac:	ae38      	add	r6, sp, #224	; 0xe0
  4094ae:	dce9      	bgt.n	409484 <_svfprintf_r+0xc64>
  4094b0:	4698      	mov	r8, r3
  4094b2:	3401      	adds	r4, #1
  4094b4:	44b8      	add	r8, r7
  4094b6:	2c07      	cmp	r4, #7
  4094b8:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  4094bc:	942c      	str	r4, [sp, #176]	; 0xb0
  4094be:	e886 00a0 	stmia.w	r6, {r5, r7}
  4094c2:	f77f af1e 	ble.w	409302 <_svfprintf_r+0xae2>
  4094c6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4094c8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4094ca:	aa2b      	add	r2, sp, #172	; 0xac
  4094cc:	f004 f8c8 	bl	40d660 <__ssprint_r>
  4094d0:	2800      	cmp	r0, #0
  4094d2:	f47f aabd 	bne.w	408a50 <_svfprintf_r+0x230>
  4094d6:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  4094da:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4094dc:	ae38      	add	r6, sp, #224	; 0xe0
  4094de:	e711      	b.n	409304 <_svfprintf_r+0xae4>
  4094e0:	4694      	mov	ip, r2
  4094e2:	3301      	adds	r3, #1
  4094e4:	44a4      	add	ip, r4
  4094e6:	2b07      	cmp	r3, #7
  4094e8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4094ec:	932c      	str	r3, [sp, #176]	; 0xb0
  4094ee:	6035      	str	r5, [r6, #0]
  4094f0:	6074      	str	r4, [r6, #4]
  4094f2:	f77f ac06 	ble.w	408d02 <_svfprintf_r+0x4e2>
  4094f6:	e713      	b.n	409320 <_svfprintf_r+0xb00>
  4094f8:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  4094fc:	4620      	mov	r0, r4
  4094fe:	4629      	mov	r1, r5
  409500:	220a      	movs	r2, #10
  409502:	2300      	movs	r3, #0
  409504:	f004 fba6 	bl	40dc54 <__aeabi_uldivmod>
  409508:	3230      	adds	r2, #48	; 0x30
  40950a:	f88b 2000 	strb.w	r2, [fp]
  40950e:	4620      	mov	r0, r4
  409510:	4629      	mov	r1, r5
  409512:	220a      	movs	r2, #10
  409514:	2300      	movs	r3, #0
  409516:	f004 fb9d 	bl	40dc54 <__aeabi_uldivmod>
  40951a:	4604      	mov	r4, r0
  40951c:	460d      	mov	r5, r1
  40951e:	ea54 0c05 	orrs.w	ip, r4, r5
  409522:	465f      	mov	r7, fp
  409524:	f10b 3bff 	add.w	fp, fp, #4294967295
  409528:	d1e8      	bne.n	4094fc <_svfprintf_r+0xcdc>
  40952a:	9d08      	ldr	r5, [sp, #32]
  40952c:	1bec      	subs	r4, r5, r7
  40952e:	f7ff bb05 	b.w	408b3c <_svfprintf_r+0x31c>
  409532:	9d10      	ldr	r5, [sp, #64]	; 0x40
  409534:	2301      	movs	r3, #1
  409536:	682c      	ldr	r4, [r5, #0]
  409538:	3504      	adds	r5, #4
  40953a:	9510      	str	r5, [sp, #64]	; 0x40
  40953c:	2500      	movs	r5, #0
  40953e:	f7ff bad9 	b.w	408af4 <_svfprintf_r+0x2d4>
  409542:	9d10      	ldr	r5, [sp, #64]	; 0x40
  409544:	682c      	ldr	r4, [r5, #0]
  409546:	3504      	adds	r5, #4
  409548:	9510      	str	r5, [sp, #64]	; 0x40
  40954a:	2500      	movs	r5, #0
  40954c:	f7ff bad2 	b.w	408af4 <_svfprintf_r+0x2d4>
  409550:	9d10      	ldr	r5, [sp, #64]	; 0x40
  409552:	682c      	ldr	r4, [r5, #0]
  409554:	3504      	adds	r5, #4
  409556:	9510      	str	r5, [sp, #64]	; 0x40
  409558:	17e5      	asrs	r5, r4, #31
  40955a:	4622      	mov	r2, r4
  40955c:	462b      	mov	r3, r5
  40955e:	2a00      	cmp	r2, #0
  409560:	f173 0c00 	sbcs.w	ip, r3, #0
  409564:	f6bf ac6c 	bge.w	408e40 <_svfprintf_r+0x620>
  409568:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40956c:	4264      	negs	r4, r4
  40956e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  409572:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  409576:	2301      	movs	r3, #1
  409578:	f7ff bac0 	b.w	408afc <_svfprintf_r+0x2dc>
  40957c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40957e:	990c      	ldr	r1, [sp, #48]	; 0x30
  409580:	aa2b      	add	r2, sp, #172	; 0xac
  409582:	f004 f86d 	bl	40d660 <__ssprint_r>
  409586:	2800      	cmp	r0, #0
  409588:	f47f aa62 	bne.w	408a50 <_svfprintf_r+0x230>
  40958c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409590:	ae38      	add	r6, sp, #224	; 0xe0
  409592:	9d14      	ldr	r5, [sp, #80]	; 0x50
  409594:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409596:	442f      	add	r7, r5
  409598:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40959a:	42ac      	cmp	r4, r5
  40959c:	db42      	blt.n	409624 <_svfprintf_r+0xe04>
  40959e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4095a0:	07e9      	lsls	r1, r5, #31
  4095a2:	d43f      	bmi.n	409624 <_svfprintf_r+0xe04>
  4095a4:	9811      	ldr	r0, [sp, #68]	; 0x44
  4095a6:	ebc7 050a 	rsb	r5, r7, sl
  4095aa:	1b04      	subs	r4, r0, r4
  4095ac:	42ac      	cmp	r4, r5
  4095ae:	bfb8      	it	lt
  4095b0:	4625      	movlt	r5, r4
  4095b2:	2d00      	cmp	r5, #0
  4095b4:	dd0b      	ble.n	4095ce <_svfprintf_r+0xdae>
  4095b6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4095b8:	44ac      	add	ip, r5
  4095ba:	3301      	adds	r3, #1
  4095bc:	2b07      	cmp	r3, #7
  4095be:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4095c2:	6037      	str	r7, [r6, #0]
  4095c4:	6075      	str	r5, [r6, #4]
  4095c6:	932c      	str	r3, [sp, #176]	; 0xb0
  4095c8:	f300 824c 	bgt.w	409a64 <_svfprintf_r+0x1244>
  4095cc:	3608      	adds	r6, #8
  4095ce:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  4095d2:	1b64      	subs	r4, r4, r5
  4095d4:	2c00      	cmp	r4, #0
  4095d6:	f77f ab95 	ble.w	408d04 <_svfprintf_r+0x4e4>
  4095da:	2c10      	cmp	r4, #16
  4095dc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4095de:	4d50      	ldr	r5, [pc, #320]	; (409720 <_svfprintf_r+0xf00>)
  4095e0:	f77f af7f 	ble.w	4094e2 <_svfprintf_r+0xcc2>
  4095e4:	2710      	movs	r7, #16
  4095e6:	4662      	mov	r2, ip
  4095e8:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4095ec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  4095f0:	e004      	b.n	4095fc <_svfprintf_r+0xddc>
  4095f2:	3608      	adds	r6, #8
  4095f4:	3c10      	subs	r4, #16
  4095f6:	2c10      	cmp	r4, #16
  4095f8:	f77f af72 	ble.w	4094e0 <_svfprintf_r+0xcc0>
  4095fc:	3301      	adds	r3, #1
  4095fe:	3210      	adds	r2, #16
  409600:	2b07      	cmp	r3, #7
  409602:	922d      	str	r2, [sp, #180]	; 0xb4
  409604:	932c      	str	r3, [sp, #176]	; 0xb0
  409606:	e886 00a0 	stmia.w	r6, {r5, r7}
  40960a:	ddf2      	ble.n	4095f2 <_svfprintf_r+0xdd2>
  40960c:	4640      	mov	r0, r8
  40960e:	4651      	mov	r1, sl
  409610:	aa2b      	add	r2, sp, #172	; 0xac
  409612:	f004 f825 	bl	40d660 <__ssprint_r>
  409616:	2800      	cmp	r0, #0
  409618:	f47f aa1a 	bne.w	408a50 <_svfprintf_r+0x230>
  40961c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40961e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409620:	ae38      	add	r6, sp, #224	; 0xe0
  409622:	e7e7      	b.n	4095f4 <_svfprintf_r+0xdd4>
  409624:	9d18      	ldr	r5, [sp, #96]	; 0x60
  409626:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409628:	44ac      	add	ip, r5
  40962a:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40962c:	3301      	adds	r3, #1
  40962e:	6035      	str	r5, [r6, #0]
  409630:	9d18      	ldr	r5, [sp, #96]	; 0x60
  409632:	2b07      	cmp	r3, #7
  409634:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  409638:	6075      	str	r5, [r6, #4]
  40963a:	932c      	str	r3, [sp, #176]	; 0xb0
  40963c:	f300 81f4 	bgt.w	409a28 <_svfprintf_r+0x1208>
  409640:	3608      	adds	r6, #8
  409642:	e7af      	b.n	4095a4 <_svfprintf_r+0xd84>
  409644:	9d09      	ldr	r5, [sp, #36]	; 0x24
  409646:	07ea      	lsls	r2, r5, #31
  409648:	f53f ae2a 	bmi.w	4092a0 <_svfprintf_r+0xa80>
  40964c:	3401      	adds	r4, #1
  40964e:	f10c 0801 	add.w	r8, ip, #1
  409652:	2301      	movs	r3, #1
  409654:	2c07      	cmp	r4, #7
  409656:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40965a:	942c      	str	r4, [sp, #176]	; 0xb0
  40965c:	6037      	str	r7, [r6, #0]
  40965e:	6073      	str	r3, [r6, #4]
  409660:	f77f ae4f 	ble.w	409302 <_svfprintf_r+0xae2>
  409664:	e72f      	b.n	4094c6 <_svfprintf_r+0xca6>
  409666:	980d      	ldr	r0, [sp, #52]	; 0x34
  409668:	990c      	ldr	r1, [sp, #48]	; 0x30
  40966a:	aa2b      	add	r2, sp, #172	; 0xac
  40966c:	f003 fff8 	bl	40d660 <__ssprint_r>
  409670:	2800      	cmp	r0, #0
  409672:	f47f a9ed 	bne.w	408a50 <_svfprintf_r+0x230>
  409676:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  409678:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40967a:	ae38      	add	r6, sp, #224	; 0xe0
  40967c:	e61c      	b.n	4092b8 <_svfprintf_r+0xa98>
  40967e:	980d      	ldr	r0, [sp, #52]	; 0x34
  409680:	990c      	ldr	r1, [sp, #48]	; 0x30
  409682:	aa2b      	add	r2, sp, #172	; 0xac
  409684:	f003 ffec 	bl	40d660 <__ssprint_r>
  409688:	2800      	cmp	r0, #0
  40968a:	f47f a9e1 	bne.w	408a50 <_svfprintf_r+0x230>
  40968e:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  409692:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  409694:	ae38      	add	r6, sp, #224	; 0xe0
  409696:	e61e      	b.n	4092d6 <_svfprintf_r+0xab6>
  409698:	980d      	ldr	r0, [sp, #52]	; 0x34
  40969a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40969c:	aa2b      	add	r2, sp, #172	; 0xac
  40969e:	f003 ffdf 	bl	40d660 <__ssprint_r>
  4096a2:	2800      	cmp	r0, #0
  4096a4:	f47f a9d4 	bne.w	408a50 <_svfprintf_r+0x230>
  4096a8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4096ac:	ae38      	add	r6, sp, #224	; 0xe0
  4096ae:	f7ff bad7 	b.w	408c60 <_svfprintf_r+0x440>
  4096b2:	f003 ff59 	bl	40d568 <__fpclassifyd>
  4096b6:	2800      	cmp	r0, #0
  4096b8:	f040 80bb 	bne.w	409832 <_svfprintf_r+0x1012>
  4096bc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4096be:	4f19      	ldr	r7, [pc, #100]	; (409724 <_svfprintf_r+0xf04>)
  4096c0:	4b19      	ldr	r3, [pc, #100]	; (409728 <_svfprintf_r+0xf08>)
  4096c2:	f04f 0c03 	mov.w	ip, #3
  4096c6:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  4096ca:	9409      	str	r4, [sp, #36]	; 0x24
  4096cc:	900a      	str	r0, [sp, #40]	; 0x28
  4096ce:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4096d2:	9014      	str	r0, [sp, #80]	; 0x50
  4096d4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  4096d8:	bfd8      	it	le
  4096da:	461f      	movle	r7, r3
  4096dc:	4664      	mov	r4, ip
  4096de:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4096e2:	f7ff ba34 	b.w	408b4e <_svfprintf_r+0x32e>
  4096e6:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4096e8:	0664      	lsls	r4, r4, #25
  4096ea:	f140 8150 	bpl.w	40998e <_svfprintf_r+0x116e>
  4096ee:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4096f2:	2500      	movs	r5, #0
  4096f4:	f8bc 4000 	ldrh.w	r4, [ip]
  4096f8:	f10c 0c04 	add.w	ip, ip, #4
  4096fc:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  409700:	f7ff b9e4 	b.w	408acc <_svfprintf_r+0x2ac>
  409704:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  409708:	f01c 0f10 	tst.w	ip, #16
  40970c:	f000 8146 	beq.w	40999c <_svfprintf_r+0x117c>
  409710:	9c10      	ldr	r4, [sp, #64]	; 0x40
  409712:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  409714:	6823      	ldr	r3, [r4, #0]
  409716:	3404      	adds	r4, #4
  409718:	9410      	str	r4, [sp, #64]	; 0x40
  40971a:	601d      	str	r5, [r3, #0]
  40971c:	f7ff b8a6 	b.w	40886c <_svfprintf_r+0x4c>
  409720:	0040ec5c 	.word	0x0040ec5c
  409724:	0040ec78 	.word	0x0040ec78
  409728:	0040ec74 	.word	0x0040ec74
  40972c:	462c      	mov	r4, r5
  40972e:	463d      	mov	r5, r7
  409730:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  409732:	4694      	mov	ip, r2
  409734:	3301      	adds	r3, #1
  409736:	44a4      	add	ip, r4
  409738:	2b07      	cmp	r3, #7
  40973a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40973e:	932c      	str	r3, [sp, #176]	; 0xb0
  409740:	6035      	str	r5, [r6, #0]
  409742:	6074      	str	r4, [r6, #4]
  409744:	f73f af1a 	bgt.w	40957c <_svfprintf_r+0xd5c>
  409748:	3608      	adds	r6, #8
  40974a:	e722      	b.n	409592 <_svfprintf_r+0xd72>
  40974c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40974e:	990c      	ldr	r1, [sp, #48]	; 0x30
  409750:	aa2b      	add	r2, sp, #172	; 0xac
  409752:	f003 ff85 	bl	40d660 <__ssprint_r>
  409756:	2800      	cmp	r0, #0
  409758:	f47f a97a 	bne.w	408a50 <_svfprintf_r+0x230>
  40975c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409760:	ae38      	add	r6, sp, #224	; 0xe0
  409762:	e507      	b.n	409174 <_svfprintf_r+0x954>
  409764:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  409766:	49b7      	ldr	r1, [pc, #732]	; (409a44 <_svfprintf_r+0x1224>)
  409768:	3201      	adds	r2, #1
  40976a:	f10c 0c01 	add.w	ip, ip, #1
  40976e:	2001      	movs	r0, #1
  409770:	2a07      	cmp	r2, #7
  409772:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  409776:	922c      	str	r2, [sp, #176]	; 0xb0
  409778:	6031      	str	r1, [r6, #0]
  40977a:	6070      	str	r0, [r6, #4]
  40977c:	f300 80f7 	bgt.w	40996e <_svfprintf_r+0x114e>
  409780:	3608      	adds	r6, #8
  409782:	461c      	mov	r4, r3
  409784:	b92c      	cbnz	r4, 409792 <_svfprintf_r+0xf72>
  409786:	9d11      	ldr	r5, [sp, #68]	; 0x44
  409788:	b91d      	cbnz	r5, 409792 <_svfprintf_r+0xf72>
  40978a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40978c:	07e8      	lsls	r0, r5, #31
  40978e:	f57f aab9 	bpl.w	408d04 <_svfprintf_r+0x4e4>
  409792:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409794:	9d15      	ldr	r5, [sp, #84]	; 0x54
  409796:	9918      	ldr	r1, [sp, #96]	; 0x60
  409798:	3301      	adds	r3, #1
  40979a:	6035      	str	r5, [r6, #0]
  40979c:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40979e:	4461      	add	r1, ip
  4097a0:	2b07      	cmp	r3, #7
  4097a2:	912d      	str	r1, [sp, #180]	; 0xb4
  4097a4:	6075      	str	r5, [r6, #4]
  4097a6:	932c      	str	r3, [sp, #176]	; 0xb0
  4097a8:	f300 81de 	bgt.w	409b68 <_svfprintf_r+0x1348>
  4097ac:	f106 0208 	add.w	r2, r6, #8
  4097b0:	4264      	negs	r4, r4
  4097b2:	2c00      	cmp	r4, #0
  4097b4:	f340 810b 	ble.w	4099ce <_svfprintf_r+0x11ae>
  4097b8:	2c10      	cmp	r4, #16
  4097ba:	4da3      	ldr	r5, [pc, #652]	; (409a48 <_svfprintf_r+0x1228>)
  4097bc:	f340 8148 	ble.w	409a50 <_svfprintf_r+0x1230>
  4097c0:	46a3      	mov	fp, r4
  4097c2:	2610      	movs	r6, #16
  4097c4:	460c      	mov	r4, r1
  4097c6:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4097ca:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  4097ce:	e006      	b.n	4097de <_svfprintf_r+0xfbe>
  4097d0:	3208      	adds	r2, #8
  4097d2:	f1ab 0b10 	sub.w	fp, fp, #16
  4097d6:	f1bb 0f10 	cmp.w	fp, #16
  4097da:	f340 8137 	ble.w	409a4c <_svfprintf_r+0x122c>
  4097de:	3301      	adds	r3, #1
  4097e0:	3410      	adds	r4, #16
  4097e2:	2b07      	cmp	r3, #7
  4097e4:	942d      	str	r4, [sp, #180]	; 0xb4
  4097e6:	932c      	str	r3, [sp, #176]	; 0xb0
  4097e8:	e882 0060 	stmia.w	r2, {r5, r6}
  4097ec:	ddf0      	ble.n	4097d0 <_svfprintf_r+0xfb0>
  4097ee:	4640      	mov	r0, r8
  4097f0:	4651      	mov	r1, sl
  4097f2:	aa2b      	add	r2, sp, #172	; 0xac
  4097f4:	f003 ff34 	bl	40d660 <__ssprint_r>
  4097f8:	2800      	cmp	r0, #0
  4097fa:	f47f a929 	bne.w	408a50 <_svfprintf_r+0x230>
  4097fe:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  409800:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409802:	aa38      	add	r2, sp, #224	; 0xe0
  409804:	e7e5      	b.n	4097d2 <_svfprintf_r+0xfb2>
  409806:	9c09      	ldr	r4, [sp, #36]	; 0x24
  409808:	f109 0901 	add.w	r9, r9, #1
  40980c:	f044 0420 	orr.w	r4, r4, #32
  409810:	9409      	str	r4, [sp, #36]	; 0x24
  409812:	f893 8001 	ldrb.w	r8, [r3, #1]
  409816:	f7ff b85f 	b.w	4088d8 <_svfprintf_r+0xb8>
  40981a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40981c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40981e:	aa2b      	add	r2, sp, #172	; 0xac
  409820:	f003 ff1e 	bl	40d660 <__ssprint_r>
  409824:	2800      	cmp	r0, #0
  409826:	f47f a913 	bne.w	408a50 <_svfprintf_r+0x230>
  40982a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40982e:	ae38      	add	r6, sp, #224	; 0xe0
  409830:	e4b6      	b.n	4091a0 <_svfprintf_r+0x980>
  409832:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409834:	f028 0a20 	bic.w	sl, r8, #32
  409838:	3501      	adds	r5, #1
  40983a:	f000 80a5 	beq.w	409988 <_svfprintf_r+0x1168>
  40983e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  409842:	d104      	bne.n	40984e <_svfprintf_r+0x102e>
  409844:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409846:	2d00      	cmp	r5, #0
  409848:	bf08      	it	eq
  40984a:	2501      	moveq	r5, #1
  40984c:	950a      	str	r5, [sp, #40]	; 0x28
  40984e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  409852:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  409856:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  40985a:	2b00      	cmp	r3, #0
  40985c:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  409860:	f2c0 819c 	blt.w	409b9c <_svfprintf_r+0x137c>
  409864:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  409868:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  40986c:	f04f 0b00 	mov.w	fp, #0
  409870:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  409874:	f000 819b 	beq.w	409bae <_svfprintf_r+0x138e>
  409878:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  40987c:	f000 81a9 	beq.w	409bd2 <_svfprintf_r+0x13b2>
  409880:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  409884:	bf0a      	itet	eq
  409886:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  409888:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40988a:	1c65      	addeq	r5, r4, #1
  40988c:	2002      	movs	r0, #2
  40988e:	a925      	add	r1, sp, #148	; 0x94
  409890:	aa26      	add	r2, sp, #152	; 0x98
  409892:	ab29      	add	r3, sp, #164	; 0xa4
  409894:	e88d 0021 	stmia.w	sp, {r0, r5}
  409898:	9203      	str	r2, [sp, #12]
  40989a:	9304      	str	r3, [sp, #16]
  40989c:	9102      	str	r1, [sp, #8]
  40989e:	980d      	ldr	r0, [sp, #52]	; 0x34
  4098a0:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  4098a4:	f001 fa04 	bl	40acb0 <_dtoa_r>
  4098a8:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  4098ac:	4607      	mov	r7, r0
  4098ae:	d002      	beq.n	4098b6 <_svfprintf_r+0x1096>
  4098b0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  4098b4:	d105      	bne.n	4098c2 <_svfprintf_r+0x10a2>
  4098b6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4098ba:	f01c 0f01 	tst.w	ip, #1
  4098be:	f000 819c 	beq.w	409bfa <_svfprintf_r+0x13da>
  4098c2:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  4098c6:	eb07 0405 	add.w	r4, r7, r5
  4098ca:	f000 811c 	beq.w	409b06 <_svfprintf_r+0x12e6>
  4098ce:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  4098d2:	2200      	movs	r2, #0
  4098d4:	2300      	movs	r3, #0
  4098d6:	f004 f963 	bl	40dba0 <__aeabi_dcmpeq>
  4098da:	2800      	cmp	r0, #0
  4098dc:	f040 8105 	bne.w	409aea <_svfprintf_r+0x12ca>
  4098e0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  4098e2:	429c      	cmp	r4, r3
  4098e4:	d906      	bls.n	4098f4 <_svfprintf_r+0x10d4>
  4098e6:	2130      	movs	r1, #48	; 0x30
  4098e8:	1c5a      	adds	r2, r3, #1
  4098ea:	9229      	str	r2, [sp, #164]	; 0xa4
  4098ec:	7019      	strb	r1, [r3, #0]
  4098ee:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  4098f0:	429c      	cmp	r4, r3
  4098f2:	d8f9      	bhi.n	4098e8 <_svfprintf_r+0x10c8>
  4098f4:	1bdb      	subs	r3, r3, r7
  4098f6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  4098fa:	9311      	str	r3, [sp, #68]	; 0x44
  4098fc:	f000 80ed 	beq.w	409ada <_svfprintf_r+0x12ba>
  409900:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  409904:	f340 81f2 	ble.w	409cec <_svfprintf_r+0x14cc>
  409908:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40990c:	f000 8168 	beq.w	409be0 <_svfprintf_r+0x13c0>
  409910:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409912:	9414      	str	r4, [sp, #80]	; 0x50
  409914:	9c11      	ldr	r4, [sp, #68]	; 0x44
  409916:	9d14      	ldr	r5, [sp, #80]	; 0x50
  409918:	42ac      	cmp	r4, r5
  40991a:	f300 8132 	bgt.w	409b82 <_svfprintf_r+0x1362>
  40991e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  409922:	f01c 0f01 	tst.w	ip, #1
  409926:	f040 81ad 	bne.w	409c84 <_svfprintf_r+0x1464>
  40992a:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  40992e:	462c      	mov	r4, r5
  409930:	f04f 0867 	mov.w	r8, #103	; 0x67
  409934:	f1bb 0f00 	cmp.w	fp, #0
  409938:	f040 80b2 	bne.w	409aa0 <_svfprintf_r+0x1280>
  40993c:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40993e:	930b      	str	r3, [sp, #44]	; 0x2c
  409940:	9509      	str	r5, [sp, #36]	; 0x24
  409942:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  409946:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40994a:	f7ff b900 	b.w	408b4e <_svfprintf_r+0x32e>
  40994e:	980d      	ldr	r0, [sp, #52]	; 0x34
  409950:	2140      	movs	r1, #64	; 0x40
  409952:	f002 fdcf 	bl	40c4f4 <_malloc_r>
  409956:	6020      	str	r0, [r4, #0]
  409958:	6120      	str	r0, [r4, #16]
  40995a:	2800      	cmp	r0, #0
  40995c:	f000 81bf 	beq.w	409cde <_svfprintf_r+0x14be>
  409960:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  409964:	2340      	movs	r3, #64	; 0x40
  409966:	f8cc 3014 	str.w	r3, [ip, #20]
  40996a:	f7fe bf6f 	b.w	40884c <_svfprintf_r+0x2c>
  40996e:	980d      	ldr	r0, [sp, #52]	; 0x34
  409970:	990c      	ldr	r1, [sp, #48]	; 0x30
  409972:	aa2b      	add	r2, sp, #172	; 0xac
  409974:	f003 fe74 	bl	40d660 <__ssprint_r>
  409978:	2800      	cmp	r0, #0
  40997a:	f47f a869 	bne.w	408a50 <_svfprintf_r+0x230>
  40997e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409980:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409984:	ae38      	add	r6, sp, #224	; 0xe0
  409986:	e6fd      	b.n	409784 <_svfprintf_r+0xf64>
  409988:	2406      	movs	r4, #6
  40998a:	940a      	str	r4, [sp, #40]	; 0x28
  40998c:	e75f      	b.n	40984e <_svfprintf_r+0x102e>
  40998e:	9d10      	ldr	r5, [sp, #64]	; 0x40
  409990:	682c      	ldr	r4, [r5, #0]
  409992:	3504      	adds	r5, #4
  409994:	9510      	str	r5, [sp, #64]	; 0x40
  409996:	2500      	movs	r5, #0
  409998:	f7ff b898 	b.w	408acc <_svfprintf_r+0x2ac>
  40999c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4099a0:	f01c 0f40 	tst.w	ip, #64	; 0x40
  4099a4:	f000 8087 	beq.w	409ab6 <_svfprintf_r+0x1296>
  4099a8:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4099aa:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4099ac:	6823      	ldr	r3, [r4, #0]
  4099ae:	3404      	adds	r4, #4
  4099b0:	9410      	str	r4, [sp, #64]	; 0x40
  4099b2:	801d      	strh	r5, [r3, #0]
  4099b4:	f7fe bf5a 	b.w	40886c <_svfprintf_r+0x4c>
  4099b8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4099ba:	990c      	ldr	r1, [sp, #48]	; 0x30
  4099bc:	aa2b      	add	r2, sp, #172	; 0xac
  4099be:	f003 fe4f 	bl	40d660 <__ssprint_r>
  4099c2:	2800      	cmp	r0, #0
  4099c4:	f47f a844 	bne.w	408a50 <_svfprintf_r+0x230>
  4099c8:	992d      	ldr	r1, [sp, #180]	; 0xb4
  4099ca:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4099cc:	aa38      	add	r2, sp, #224	; 0xe0
  4099ce:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  4099d2:	3301      	adds	r3, #1
  4099d4:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4099d6:	448c      	add	ip, r1
  4099d8:	2b07      	cmp	r3, #7
  4099da:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4099de:	932c      	str	r3, [sp, #176]	; 0xb0
  4099e0:	6017      	str	r7, [r2, #0]
  4099e2:	6054      	str	r4, [r2, #4]
  4099e4:	f73f ac9c 	bgt.w	409320 <_svfprintf_r+0xb00>
  4099e8:	f102 0608 	add.w	r6, r2, #8
  4099ec:	f7ff b98a 	b.w	408d04 <_svfprintf_r+0x4e4>
  4099f0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  4099f4:	f7fe feb2 	bl	40875c <strlen>
  4099f8:	9510      	str	r5, [sp, #64]	; 0x40
  4099fa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4099fc:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  409a00:	4604      	mov	r4, r0
  409a02:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  409a06:	9514      	str	r5, [sp, #80]	; 0x50
  409a08:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  409a0c:	f7ff b89f 	b.w	408b4e <_svfprintf_r+0x32e>
  409a10:	980d      	ldr	r0, [sp, #52]	; 0x34
  409a12:	990c      	ldr	r1, [sp, #48]	; 0x30
  409a14:	aa2b      	add	r2, sp, #172	; 0xac
  409a16:	f003 fe23 	bl	40d660 <__ssprint_r>
  409a1a:	2800      	cmp	r0, #0
  409a1c:	f47f a818 	bne.w	408a50 <_svfprintf_r+0x230>
  409a20:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409a24:	ae38      	add	r6, sp, #224	; 0xe0
  409a26:	e4d6      	b.n	4093d6 <_svfprintf_r+0xbb6>
  409a28:	980d      	ldr	r0, [sp, #52]	; 0x34
  409a2a:	990c      	ldr	r1, [sp, #48]	; 0x30
  409a2c:	aa2b      	add	r2, sp, #172	; 0xac
  409a2e:	f003 fe17 	bl	40d660 <__ssprint_r>
  409a32:	2800      	cmp	r0, #0
  409a34:	f47f a80c 	bne.w	408a50 <_svfprintf_r+0x230>
  409a38:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409a3a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409a3e:	ae38      	add	r6, sp, #224	; 0xe0
  409a40:	e5b0      	b.n	4095a4 <_svfprintf_r+0xd84>
  409a42:	bf00      	nop
  409a44:	0040ecac 	.word	0x0040ecac
  409a48:	0040ec5c 	.word	0x0040ec5c
  409a4c:	4621      	mov	r1, r4
  409a4e:	465c      	mov	r4, fp
  409a50:	3301      	adds	r3, #1
  409a52:	4421      	add	r1, r4
  409a54:	2b07      	cmp	r3, #7
  409a56:	912d      	str	r1, [sp, #180]	; 0xb4
  409a58:	932c      	str	r3, [sp, #176]	; 0xb0
  409a5a:	6015      	str	r5, [r2, #0]
  409a5c:	6054      	str	r4, [r2, #4]
  409a5e:	dcab      	bgt.n	4099b8 <_svfprintf_r+0x1198>
  409a60:	3208      	adds	r2, #8
  409a62:	e7b4      	b.n	4099ce <_svfprintf_r+0x11ae>
  409a64:	980d      	ldr	r0, [sp, #52]	; 0x34
  409a66:	990c      	ldr	r1, [sp, #48]	; 0x30
  409a68:	aa2b      	add	r2, sp, #172	; 0xac
  409a6a:	f003 fdf9 	bl	40d660 <__ssprint_r>
  409a6e:	2800      	cmp	r0, #0
  409a70:	f47e afee 	bne.w	408a50 <_svfprintf_r+0x230>
  409a74:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409a76:	9911      	ldr	r1, [sp, #68]	; 0x44
  409a78:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409a7c:	1b0c      	subs	r4, r1, r4
  409a7e:	ae38      	add	r6, sp, #224	; 0xe0
  409a80:	e5a5      	b.n	4095ce <_svfprintf_r+0xdae>
  409a82:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  409a84:	46ba      	mov	sl, r7
  409a86:	2c06      	cmp	r4, #6
  409a88:	bf28      	it	cs
  409a8a:	2406      	movcs	r4, #6
  409a8c:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  409a90:	970a      	str	r7, [sp, #40]	; 0x28
  409a92:	9714      	str	r7, [sp, #80]	; 0x50
  409a94:	9510      	str	r5, [sp, #64]	; 0x40
  409a96:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  409a9a:	4f97      	ldr	r7, [pc, #604]	; (409cf8 <_svfprintf_r+0x14d8>)
  409a9c:	f7ff b857 	b.w	408b4e <_svfprintf_r+0x32e>
  409aa0:	9d12      	ldr	r5, [sp, #72]	; 0x48
  409aa2:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  409aa6:	9509      	str	r5, [sp, #36]	; 0x24
  409aa8:	2500      	movs	r5, #0
  409aaa:	930b      	str	r3, [sp, #44]	; 0x2c
  409aac:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  409ab0:	950a      	str	r5, [sp, #40]	; 0x28
  409ab2:	f7ff b84f 	b.w	408b54 <_svfprintf_r+0x334>
  409ab6:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  409aba:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  409abc:	f8dc 3000 	ldr.w	r3, [ip]
  409ac0:	f10c 0c04 	add.w	ip, ip, #4
  409ac4:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  409ac8:	601c      	str	r4, [r3, #0]
  409aca:	f7fe becf 	b.w	40886c <_svfprintf_r+0x4c>
  409ace:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  409ad2:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  409ad6:	f7ff ba99 	b.w	40900c <_svfprintf_r+0x7ec>
  409ada:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409adc:	1cdc      	adds	r4, r3, #3
  409ade:	db19      	blt.n	409b14 <_svfprintf_r+0x12f4>
  409ae0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  409ae2:	429c      	cmp	r4, r3
  409ae4:	db16      	blt.n	409b14 <_svfprintf_r+0x12f4>
  409ae6:	9314      	str	r3, [sp, #80]	; 0x50
  409ae8:	e714      	b.n	409914 <_svfprintf_r+0x10f4>
  409aea:	4623      	mov	r3, r4
  409aec:	e702      	b.n	4098f4 <_svfprintf_r+0x10d4>
  409aee:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  409af2:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  409af6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  409af8:	9510      	str	r5, [sp, #64]	; 0x40
  409afa:	900a      	str	r0, [sp, #40]	; 0x28
  409afc:	9014      	str	r0, [sp, #80]	; 0x50
  409afe:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  409b02:	f7ff b824 	b.w	408b4e <_svfprintf_r+0x32e>
  409b06:	783b      	ldrb	r3, [r7, #0]
  409b08:	2b30      	cmp	r3, #48	; 0x30
  409b0a:	f000 80ad 	beq.w	409c68 <_svfprintf_r+0x1448>
  409b0e:	9d25      	ldr	r5, [sp, #148]	; 0x94
  409b10:	442c      	add	r4, r5
  409b12:	e6dc      	b.n	4098ce <_svfprintf_r+0x10ae>
  409b14:	f1a8 0802 	sub.w	r8, r8, #2
  409b18:	1e59      	subs	r1, r3, #1
  409b1a:	2900      	cmp	r1, #0
  409b1c:	9125      	str	r1, [sp, #148]	; 0x94
  409b1e:	bfba      	itte	lt
  409b20:	4249      	neglt	r1, r1
  409b22:	232d      	movlt	r3, #45	; 0x2d
  409b24:	232b      	movge	r3, #43	; 0x2b
  409b26:	2909      	cmp	r1, #9
  409b28:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  409b2c:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  409b30:	dc65      	bgt.n	409bfe <_svfprintf_r+0x13de>
  409b32:	2330      	movs	r3, #48	; 0x30
  409b34:	3130      	adds	r1, #48	; 0x30
  409b36:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  409b3a:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  409b3e:	ab28      	add	r3, sp, #160	; 0xa0
  409b40:	9d11      	ldr	r5, [sp, #68]	; 0x44
  409b42:	aa27      	add	r2, sp, #156	; 0x9c
  409b44:	9c11      	ldr	r4, [sp, #68]	; 0x44
  409b46:	1a9a      	subs	r2, r3, r2
  409b48:	2d01      	cmp	r5, #1
  409b4a:	9219      	str	r2, [sp, #100]	; 0x64
  409b4c:	4414      	add	r4, r2
  409b4e:	f340 80b7 	ble.w	409cc0 <_svfprintf_r+0x14a0>
  409b52:	3401      	adds	r4, #1
  409b54:	2500      	movs	r5, #0
  409b56:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  409b5a:	9514      	str	r5, [sp, #80]	; 0x50
  409b5c:	e6ea      	b.n	409934 <_svfprintf_r+0x1114>
  409b5e:	2400      	movs	r4, #0
  409b60:	4681      	mov	r9, r0
  409b62:	940a      	str	r4, [sp, #40]	; 0x28
  409b64:	f7fe beba 	b.w	4088dc <_svfprintf_r+0xbc>
  409b68:	980d      	ldr	r0, [sp, #52]	; 0x34
  409b6a:	990c      	ldr	r1, [sp, #48]	; 0x30
  409b6c:	aa2b      	add	r2, sp, #172	; 0xac
  409b6e:	f003 fd77 	bl	40d660 <__ssprint_r>
  409b72:	2800      	cmp	r0, #0
  409b74:	f47e af6c 	bne.w	408a50 <_svfprintf_r+0x230>
  409b78:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409b7a:	992d      	ldr	r1, [sp, #180]	; 0xb4
  409b7c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409b7e:	aa38      	add	r2, sp, #224	; 0xe0
  409b80:	e616      	b.n	4097b0 <_svfprintf_r+0xf90>
  409b82:	9c14      	ldr	r4, [sp, #80]	; 0x50
  409b84:	9d11      	ldr	r5, [sp, #68]	; 0x44
  409b86:	2c00      	cmp	r4, #0
  409b88:	bfd4      	ite	le
  409b8a:	f1c4 0402 	rsble	r4, r4, #2
  409b8e:	2401      	movgt	r4, #1
  409b90:	442c      	add	r4, r5
  409b92:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  409b96:	f04f 0867 	mov.w	r8, #103	; 0x67
  409b9a:	e6cb      	b.n	409934 <_svfprintf_r+0x1114>
  409b9c:	9917      	ldr	r1, [sp, #92]	; 0x5c
  409b9e:	9816      	ldr	r0, [sp, #88]	; 0x58
  409ba0:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  409ba4:	9020      	str	r0, [sp, #128]	; 0x80
  409ba6:	9121      	str	r1, [sp, #132]	; 0x84
  409ba8:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  409bac:	e660      	b.n	409870 <_svfprintf_r+0x1050>
  409bae:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409bb0:	2003      	movs	r0, #3
  409bb2:	a925      	add	r1, sp, #148	; 0x94
  409bb4:	aa26      	add	r2, sp, #152	; 0x98
  409bb6:	ab29      	add	r3, sp, #164	; 0xa4
  409bb8:	9501      	str	r5, [sp, #4]
  409bba:	9000      	str	r0, [sp, #0]
  409bbc:	9203      	str	r2, [sp, #12]
  409bbe:	9304      	str	r3, [sp, #16]
  409bc0:	9102      	str	r1, [sp, #8]
  409bc2:	980d      	ldr	r0, [sp, #52]	; 0x34
  409bc4:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  409bc8:	f001 f872 	bl	40acb0 <_dtoa_r>
  409bcc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409bce:	4607      	mov	r7, r0
  409bd0:	e677      	b.n	4098c2 <_svfprintf_r+0x10a2>
  409bd2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  409bd4:	2003      	movs	r0, #3
  409bd6:	a925      	add	r1, sp, #148	; 0x94
  409bd8:	aa26      	add	r2, sp, #152	; 0x98
  409bda:	ab29      	add	r3, sp, #164	; 0xa4
  409bdc:	9401      	str	r4, [sp, #4]
  409bde:	e7ec      	b.n	409bba <_svfprintf_r+0x139a>
  409be0:	9d25      	ldr	r5, [sp, #148]	; 0x94
  409be2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  409be4:	2d00      	cmp	r5, #0
  409be6:	9514      	str	r5, [sp, #80]	; 0x50
  409be8:	dd63      	ble.n	409cb2 <_svfprintf_r+0x1492>
  409bea:	bbb4      	cbnz	r4, 409c5a <_svfprintf_r+0x143a>
  409bec:	9d09      	ldr	r5, [sp, #36]	; 0x24
  409bee:	07e8      	lsls	r0, r5, #31
  409bf0:	d433      	bmi.n	409c5a <_svfprintf_r+0x143a>
  409bf2:	9c14      	ldr	r4, [sp, #80]	; 0x50
  409bf4:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  409bf8:	e69c      	b.n	409934 <_svfprintf_r+0x1114>
  409bfa:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  409bfc:	e67a      	b.n	4098f4 <_svfprintf_r+0x10d4>
  409bfe:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  409c02:	4d3e      	ldr	r5, [pc, #248]	; (409cfc <_svfprintf_r+0x14dc>)
  409c04:	17cb      	asrs	r3, r1, #31
  409c06:	fb85 5001 	smull	r5, r0, r5, r1
  409c0a:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  409c0e:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  409c12:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  409c16:	2809      	cmp	r0, #9
  409c18:	4613      	mov	r3, r2
  409c1a:	f101 0230 	add.w	r2, r1, #48	; 0x30
  409c1e:	701a      	strb	r2, [r3, #0]
  409c20:	4601      	mov	r1, r0
  409c22:	f103 32ff 	add.w	r2, r3, #4294967295
  409c26:	dcec      	bgt.n	409c02 <_svfprintf_r+0x13e2>
  409c28:	f100 0130 	add.w	r1, r0, #48	; 0x30
  409c2c:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  409c30:	b2c9      	uxtb	r1, r1
  409c32:	4294      	cmp	r4, r2
  409c34:	f803 1c01 	strb.w	r1, [r3, #-1]
  409c38:	d95a      	bls.n	409cf0 <_svfprintf_r+0x14d0>
  409c3a:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  409c3e:	461a      	mov	r2, r3
  409c40:	e001      	b.n	409c46 <_svfprintf_r+0x1426>
  409c42:	f812 1b01 	ldrb.w	r1, [r2], #1
  409c46:	42a2      	cmp	r2, r4
  409c48:	f800 1f01 	strb.w	r1, [r0, #1]!
  409c4c:	d1f9      	bne.n	409c42 <_svfprintf_r+0x1422>
  409c4e:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  409c52:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  409c56:	3bf6      	subs	r3, #246	; 0xf6
  409c58:	e772      	b.n	409b40 <_svfprintf_r+0x1320>
  409c5a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409c5c:	1c6c      	adds	r4, r5, #1
  409c5e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  409c60:	442c      	add	r4, r5
  409c62:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  409c66:	e665      	b.n	409934 <_svfprintf_r+0x1114>
  409c68:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  409c6c:	2200      	movs	r2, #0
  409c6e:	2300      	movs	r3, #0
  409c70:	f003 ff96 	bl	40dba0 <__aeabi_dcmpeq>
  409c74:	2800      	cmp	r0, #0
  409c76:	f47f af4a 	bne.w	409b0e <_svfprintf_r+0x12ee>
  409c7a:	f1c5 0501 	rsb	r5, r5, #1
  409c7e:	9525      	str	r5, [sp, #148]	; 0x94
  409c80:	442c      	add	r4, r5
  409c82:	e624      	b.n	4098ce <_svfprintf_r+0x10ae>
  409c84:	9d14      	ldr	r5, [sp, #80]	; 0x50
  409c86:	f04f 0867 	mov.w	r8, #103	; 0x67
  409c8a:	1c6c      	adds	r4, r5, #1
  409c8c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  409c90:	e650      	b.n	409934 <_svfprintf_r+0x1114>
  409c92:	9d10      	ldr	r5, [sp, #64]	; 0x40
  409c94:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  409c98:	682d      	ldr	r5, [r5, #0]
  409c9a:	f10c 0304 	add.w	r3, ip, #4
  409c9e:	2d00      	cmp	r5, #0
  409ca0:	f899 8001 	ldrb.w	r8, [r9, #1]
  409ca4:	950a      	str	r5, [sp, #40]	; 0x28
  409ca6:	9310      	str	r3, [sp, #64]	; 0x40
  409ca8:	4681      	mov	r9, r0
  409caa:	f6be ae15 	bge.w	4088d8 <_svfprintf_r+0xb8>
  409cae:	f7fe be10 	b.w	4088d2 <_svfprintf_r+0xb2>
  409cb2:	b97c      	cbnz	r4, 409cd4 <_svfprintf_r+0x14b4>
  409cb4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  409cb6:	07e9      	lsls	r1, r5, #31
  409cb8:	d40c      	bmi.n	409cd4 <_svfprintf_r+0x14b4>
  409cba:	2301      	movs	r3, #1
  409cbc:	461c      	mov	r4, r3
  409cbe:	e639      	b.n	409934 <_svfprintf_r+0x1114>
  409cc0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  409cc4:	f01c 0301 	ands.w	r3, ip, #1
  409cc8:	f47f af43 	bne.w	409b52 <_svfprintf_r+0x1332>
  409ccc:	9314      	str	r3, [sp, #80]	; 0x50
  409cce:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  409cd2:	e62f      	b.n	409934 <_svfprintf_r+0x1114>
  409cd4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409cd6:	1cac      	adds	r4, r5, #2
  409cd8:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  409cdc:	e62a      	b.n	409934 <_svfprintf_r+0x1114>
  409cde:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  409ce0:	230c      	movs	r3, #12
  409ce2:	602b      	str	r3, [r5, #0]
  409ce4:	f04f 30ff 	mov.w	r0, #4294967295
  409ce8:	f7fe beba 	b.w	408a60 <_svfprintf_r+0x240>
  409cec:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409cee:	e713      	b.n	409b18 <_svfprintf_r+0x12f8>
  409cf0:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  409cf4:	e724      	b.n	409b40 <_svfprintf_r+0x1320>
  409cf6:	bf00      	nop
  409cf8:	0040eca4 	.word	0x0040eca4
  409cfc:	66666667 	.word	0x66666667

00409d00 <__sprint_r.part.0>:
  409d00:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  409d02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409d06:	049c      	lsls	r4, r3, #18
  409d08:	460e      	mov	r6, r1
  409d0a:	4680      	mov	r8, r0
  409d0c:	4691      	mov	r9, r2
  409d0e:	d52a      	bpl.n	409d66 <__sprint_r.part.0+0x66>
  409d10:	6893      	ldr	r3, [r2, #8]
  409d12:	6812      	ldr	r2, [r2, #0]
  409d14:	f102 0a08 	add.w	sl, r2, #8
  409d18:	b31b      	cbz	r3, 409d62 <__sprint_r.part.0+0x62>
  409d1a:	e91a 00a0 	ldmdb	sl, {r5, r7}
  409d1e:	08bf      	lsrs	r7, r7, #2
  409d20:	d017      	beq.n	409d52 <__sprint_r.part.0+0x52>
  409d22:	3d04      	subs	r5, #4
  409d24:	2400      	movs	r4, #0
  409d26:	e001      	b.n	409d2c <__sprint_r.part.0+0x2c>
  409d28:	42a7      	cmp	r7, r4
  409d2a:	d010      	beq.n	409d4e <__sprint_r.part.0+0x4e>
  409d2c:	4640      	mov	r0, r8
  409d2e:	f855 1f04 	ldr.w	r1, [r5, #4]!
  409d32:	4632      	mov	r2, r6
  409d34:	f002 f82e 	bl	40bd94 <_fputwc_r>
  409d38:	1c43      	adds	r3, r0, #1
  409d3a:	f104 0401 	add.w	r4, r4, #1
  409d3e:	d1f3      	bne.n	409d28 <__sprint_r.part.0+0x28>
  409d40:	2300      	movs	r3, #0
  409d42:	f8c9 3008 	str.w	r3, [r9, #8]
  409d46:	f8c9 3004 	str.w	r3, [r9, #4]
  409d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409d4e:	f8d9 3008 	ldr.w	r3, [r9, #8]
  409d52:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  409d56:	f8c9 3008 	str.w	r3, [r9, #8]
  409d5a:	f10a 0a08 	add.w	sl, sl, #8
  409d5e:	2b00      	cmp	r3, #0
  409d60:	d1db      	bne.n	409d1a <__sprint_r.part.0+0x1a>
  409d62:	2000      	movs	r0, #0
  409d64:	e7ec      	b.n	409d40 <__sprint_r.part.0+0x40>
  409d66:	f002 f98f 	bl	40c088 <__sfvwrite_r>
  409d6a:	2300      	movs	r3, #0
  409d6c:	f8c9 3008 	str.w	r3, [r9, #8]
  409d70:	f8c9 3004 	str.w	r3, [r9, #4]
  409d74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00409d78 <_vfiprintf_r>:
  409d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409d7c:	b0b1      	sub	sp, #196	; 0xc4
  409d7e:	461c      	mov	r4, r3
  409d80:	9102      	str	r1, [sp, #8]
  409d82:	4690      	mov	r8, r2
  409d84:	9308      	str	r3, [sp, #32]
  409d86:	9006      	str	r0, [sp, #24]
  409d88:	b118      	cbz	r0, 409d92 <_vfiprintf_r+0x1a>
  409d8a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409d8c:	2b00      	cmp	r3, #0
  409d8e:	f000 80e8 	beq.w	409f62 <_vfiprintf_r+0x1ea>
  409d92:	9d02      	ldr	r5, [sp, #8]
  409d94:	89ab      	ldrh	r3, [r5, #12]
  409d96:	b29a      	uxth	r2, r3
  409d98:	0490      	lsls	r0, r2, #18
  409d9a:	d407      	bmi.n	409dac <_vfiprintf_r+0x34>
  409d9c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  409d9e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  409da2:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  409da6:	81ab      	strh	r3, [r5, #12]
  409da8:	b29a      	uxth	r2, r3
  409daa:	6669      	str	r1, [r5, #100]	; 0x64
  409dac:	0711      	lsls	r1, r2, #28
  409dae:	f140 80b7 	bpl.w	409f20 <_vfiprintf_r+0x1a8>
  409db2:	f8dd b008 	ldr.w	fp, [sp, #8]
  409db6:	f8db 3010 	ldr.w	r3, [fp, #16]
  409dba:	2b00      	cmp	r3, #0
  409dbc:	f000 80b0 	beq.w	409f20 <_vfiprintf_r+0x1a8>
  409dc0:	f002 021a 	and.w	r2, r2, #26
  409dc4:	2a0a      	cmp	r2, #10
  409dc6:	f000 80b7 	beq.w	409f38 <_vfiprintf_r+0x1c0>
  409dca:	2300      	movs	r3, #0
  409dcc:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  409dd0:	930a      	str	r3, [sp, #40]	; 0x28
  409dd2:	9315      	str	r3, [sp, #84]	; 0x54
  409dd4:	9314      	str	r3, [sp, #80]	; 0x50
  409dd6:	9309      	str	r3, [sp, #36]	; 0x24
  409dd8:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  409ddc:	464e      	mov	r6, r9
  409dde:	f898 3000 	ldrb.w	r3, [r8]
  409de2:	2b00      	cmp	r3, #0
  409de4:	f000 84c8 	beq.w	40a778 <_vfiprintf_r+0xa00>
  409de8:	2b25      	cmp	r3, #37	; 0x25
  409dea:	f000 84c5 	beq.w	40a778 <_vfiprintf_r+0xa00>
  409dee:	f108 0201 	add.w	r2, r8, #1
  409df2:	e001      	b.n	409df8 <_vfiprintf_r+0x80>
  409df4:	2b25      	cmp	r3, #37	; 0x25
  409df6:	d004      	beq.n	409e02 <_vfiprintf_r+0x8a>
  409df8:	7813      	ldrb	r3, [r2, #0]
  409dfa:	4614      	mov	r4, r2
  409dfc:	3201      	adds	r2, #1
  409dfe:	2b00      	cmp	r3, #0
  409e00:	d1f8      	bne.n	409df4 <_vfiprintf_r+0x7c>
  409e02:	ebc8 0504 	rsb	r5, r8, r4
  409e06:	b195      	cbz	r5, 409e2e <_vfiprintf_r+0xb6>
  409e08:	9b14      	ldr	r3, [sp, #80]	; 0x50
  409e0a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409e0c:	3301      	adds	r3, #1
  409e0e:	442a      	add	r2, r5
  409e10:	2b07      	cmp	r3, #7
  409e12:	f8c6 8000 	str.w	r8, [r6]
  409e16:	6075      	str	r5, [r6, #4]
  409e18:	9215      	str	r2, [sp, #84]	; 0x54
  409e1a:	9314      	str	r3, [sp, #80]	; 0x50
  409e1c:	dd7b      	ble.n	409f16 <_vfiprintf_r+0x19e>
  409e1e:	2a00      	cmp	r2, #0
  409e20:	f040 84d5 	bne.w	40a7ce <_vfiprintf_r+0xa56>
  409e24:	9809      	ldr	r0, [sp, #36]	; 0x24
  409e26:	9214      	str	r2, [sp, #80]	; 0x50
  409e28:	4428      	add	r0, r5
  409e2a:	464e      	mov	r6, r9
  409e2c:	9009      	str	r0, [sp, #36]	; 0x24
  409e2e:	7823      	ldrb	r3, [r4, #0]
  409e30:	2b00      	cmp	r3, #0
  409e32:	f000 83ed 	beq.w	40a610 <_vfiprintf_r+0x898>
  409e36:	2100      	movs	r1, #0
  409e38:	f04f 0200 	mov.w	r2, #0
  409e3c:	f04f 3cff 	mov.w	ip, #4294967295
  409e40:	7863      	ldrb	r3, [r4, #1]
  409e42:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  409e46:	9104      	str	r1, [sp, #16]
  409e48:	468a      	mov	sl, r1
  409e4a:	f104 0801 	add.w	r8, r4, #1
  409e4e:	4608      	mov	r0, r1
  409e50:	4665      	mov	r5, ip
  409e52:	f108 0801 	add.w	r8, r8, #1
  409e56:	f1a3 0220 	sub.w	r2, r3, #32
  409e5a:	2a58      	cmp	r2, #88	; 0x58
  409e5c:	f200 82d9 	bhi.w	40a412 <_vfiprintf_r+0x69a>
  409e60:	e8df f012 	tbh	[pc, r2, lsl #1]
  409e64:	02d702cb 	.word	0x02d702cb
  409e68:	02d202d7 	.word	0x02d202d7
  409e6c:	02d702d7 	.word	0x02d702d7
  409e70:	02d702d7 	.word	0x02d702d7
  409e74:	02d702d7 	.word	0x02d702d7
  409e78:	028f0282 	.word	0x028f0282
  409e7c:	008402d7 	.word	0x008402d7
  409e80:	02d70293 	.word	0x02d70293
  409e84:	0196012b 	.word	0x0196012b
  409e88:	01960196 	.word	0x01960196
  409e8c:	01960196 	.word	0x01960196
  409e90:	01960196 	.word	0x01960196
  409e94:	01960196 	.word	0x01960196
  409e98:	02d702d7 	.word	0x02d702d7
  409e9c:	02d702d7 	.word	0x02d702d7
  409ea0:	02d702d7 	.word	0x02d702d7
  409ea4:	02d702d7 	.word	0x02d702d7
  409ea8:	02d702d7 	.word	0x02d702d7
  409eac:	02d70130 	.word	0x02d70130
  409eb0:	02d702d7 	.word	0x02d702d7
  409eb4:	02d702d7 	.word	0x02d702d7
  409eb8:	02d702d7 	.word	0x02d702d7
  409ebc:	02d702d7 	.word	0x02d702d7
  409ec0:	017b02d7 	.word	0x017b02d7
  409ec4:	02d702d7 	.word	0x02d702d7
  409ec8:	02d702d7 	.word	0x02d702d7
  409ecc:	01a402d7 	.word	0x01a402d7
  409ed0:	02d702d7 	.word	0x02d702d7
  409ed4:	02d701bf 	.word	0x02d701bf
  409ed8:	02d702d7 	.word	0x02d702d7
  409edc:	02d702d7 	.word	0x02d702d7
  409ee0:	02d702d7 	.word	0x02d702d7
  409ee4:	02d702d7 	.word	0x02d702d7
  409ee8:	01e402d7 	.word	0x01e402d7
  409eec:	02d701fa 	.word	0x02d701fa
  409ef0:	02d702d7 	.word	0x02d702d7
  409ef4:	01fa0216 	.word	0x01fa0216
  409ef8:	02d702d7 	.word	0x02d702d7
  409efc:	02d7021b 	.word	0x02d7021b
  409f00:	00890228 	.word	0x00890228
  409f04:	027d0266 	.word	0x027d0266
  409f08:	023a02d7 	.word	0x023a02d7
  409f0c:	011902d7 	.word	0x011902d7
  409f10:	02d702d7 	.word	0x02d702d7
  409f14:	02af      	.short	0x02af
  409f16:	3608      	adds	r6, #8
  409f18:	9809      	ldr	r0, [sp, #36]	; 0x24
  409f1a:	4428      	add	r0, r5
  409f1c:	9009      	str	r0, [sp, #36]	; 0x24
  409f1e:	e786      	b.n	409e2e <_vfiprintf_r+0xb6>
  409f20:	9806      	ldr	r0, [sp, #24]
  409f22:	9902      	ldr	r1, [sp, #8]
  409f24:	f000 fdb6 	bl	40aa94 <__swsetup_r>
  409f28:	b9b0      	cbnz	r0, 409f58 <_vfiprintf_r+0x1e0>
  409f2a:	9d02      	ldr	r5, [sp, #8]
  409f2c:	89aa      	ldrh	r2, [r5, #12]
  409f2e:	f002 021a 	and.w	r2, r2, #26
  409f32:	2a0a      	cmp	r2, #10
  409f34:	f47f af49 	bne.w	409dca <_vfiprintf_r+0x52>
  409f38:	f8dd b008 	ldr.w	fp, [sp, #8]
  409f3c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  409f40:	2b00      	cmp	r3, #0
  409f42:	f6ff af42 	blt.w	409dca <_vfiprintf_r+0x52>
  409f46:	9806      	ldr	r0, [sp, #24]
  409f48:	4659      	mov	r1, fp
  409f4a:	4642      	mov	r2, r8
  409f4c:	4623      	mov	r3, r4
  409f4e:	f000 fd3d 	bl	40a9cc <__sbprintf>
  409f52:	b031      	add	sp, #196	; 0xc4
  409f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409f58:	f04f 30ff 	mov.w	r0, #4294967295
  409f5c:	b031      	add	sp, #196	; 0xc4
  409f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409f62:	f001 fe81 	bl	40bc68 <__sinit>
  409f66:	e714      	b.n	409d92 <_vfiprintf_r+0x1a>
  409f68:	4240      	negs	r0, r0
  409f6a:	9308      	str	r3, [sp, #32]
  409f6c:	f04a 0a04 	orr.w	sl, sl, #4
  409f70:	f898 3000 	ldrb.w	r3, [r8]
  409f74:	e76d      	b.n	409e52 <_vfiprintf_r+0xda>
  409f76:	f01a 0320 	ands.w	r3, sl, #32
  409f7a:	9004      	str	r0, [sp, #16]
  409f7c:	46ac      	mov	ip, r5
  409f7e:	f000 80f4 	beq.w	40a16a <_vfiprintf_r+0x3f2>
  409f82:	f8dd b020 	ldr.w	fp, [sp, #32]
  409f86:	f10b 0307 	add.w	r3, fp, #7
  409f8a:	f023 0307 	bic.w	r3, r3, #7
  409f8e:	f103 0408 	add.w	r4, r3, #8
  409f92:	9408      	str	r4, [sp, #32]
  409f94:	e9d3 4500 	ldrd	r4, r5, [r3]
  409f98:	2300      	movs	r3, #0
  409f9a:	f04f 0000 	mov.w	r0, #0
  409f9e:	2100      	movs	r1, #0
  409fa0:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  409fa4:	f8cd c014 	str.w	ip, [sp, #20]
  409fa8:	9107      	str	r1, [sp, #28]
  409faa:	f1bc 0f00 	cmp.w	ip, #0
  409fae:	bfa8      	it	ge
  409fb0:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  409fb4:	ea54 0205 	orrs.w	r2, r4, r5
  409fb8:	f040 80ad 	bne.w	40a116 <_vfiprintf_r+0x39e>
  409fbc:	f1bc 0f00 	cmp.w	ip, #0
  409fc0:	f040 80a9 	bne.w	40a116 <_vfiprintf_r+0x39e>
  409fc4:	2b00      	cmp	r3, #0
  409fc6:	f040 83c0 	bne.w	40a74a <_vfiprintf_r+0x9d2>
  409fca:	f01a 0f01 	tst.w	sl, #1
  409fce:	f000 83bc 	beq.w	40a74a <_vfiprintf_r+0x9d2>
  409fd2:	2330      	movs	r3, #48	; 0x30
  409fd4:	af30      	add	r7, sp, #192	; 0xc0
  409fd6:	f807 3d41 	strb.w	r3, [r7, #-65]!
  409fda:	ebc7 0409 	rsb	r4, r7, r9
  409fde:	9405      	str	r4, [sp, #20]
  409fe0:	f8dd b014 	ldr.w	fp, [sp, #20]
  409fe4:	9c07      	ldr	r4, [sp, #28]
  409fe6:	45e3      	cmp	fp, ip
  409fe8:	bfb8      	it	lt
  409fea:	46e3      	movlt	fp, ip
  409fec:	f8cd b00c 	str.w	fp, [sp, #12]
  409ff0:	b11c      	cbz	r4, 409ffa <_vfiprintf_r+0x282>
  409ff2:	f10b 0b01 	add.w	fp, fp, #1
  409ff6:	f8cd b00c 	str.w	fp, [sp, #12]
  409ffa:	f01a 0502 	ands.w	r5, sl, #2
  409ffe:	9507      	str	r5, [sp, #28]
  40a000:	d005      	beq.n	40a00e <_vfiprintf_r+0x296>
  40a002:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40a006:	f10b 0b02 	add.w	fp, fp, #2
  40a00a:	f8cd b00c 	str.w	fp, [sp, #12]
  40a00e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  40a012:	930b      	str	r3, [sp, #44]	; 0x2c
  40a014:	f040 821b 	bne.w	40a44e <_vfiprintf_r+0x6d6>
  40a018:	9d04      	ldr	r5, [sp, #16]
  40a01a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40a01e:	ebcb 0405 	rsb	r4, fp, r5
  40a022:	2c00      	cmp	r4, #0
  40a024:	f340 8213 	ble.w	40a44e <_vfiprintf_r+0x6d6>
  40a028:	2c10      	cmp	r4, #16
  40a02a:	f340 8489 	ble.w	40a940 <_vfiprintf_r+0xbc8>
  40a02e:	4dbe      	ldr	r5, [pc, #760]	; (40a328 <_vfiprintf_r+0x5b0>)
  40a030:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a032:	462b      	mov	r3, r5
  40a034:	9814      	ldr	r0, [sp, #80]	; 0x50
  40a036:	4625      	mov	r5, r4
  40a038:	f04f 0b10 	mov.w	fp, #16
  40a03c:	4664      	mov	r4, ip
  40a03e:	46b4      	mov	ip, r6
  40a040:	461e      	mov	r6, r3
  40a042:	e006      	b.n	40a052 <_vfiprintf_r+0x2da>
  40a044:	1c83      	adds	r3, r0, #2
  40a046:	f10c 0c08 	add.w	ip, ip, #8
  40a04a:	4608      	mov	r0, r1
  40a04c:	3d10      	subs	r5, #16
  40a04e:	2d10      	cmp	r5, #16
  40a050:	dd11      	ble.n	40a076 <_vfiprintf_r+0x2fe>
  40a052:	1c41      	adds	r1, r0, #1
  40a054:	3210      	adds	r2, #16
  40a056:	2907      	cmp	r1, #7
  40a058:	9215      	str	r2, [sp, #84]	; 0x54
  40a05a:	e88c 0840 	stmia.w	ip, {r6, fp}
  40a05e:	9114      	str	r1, [sp, #80]	; 0x50
  40a060:	ddf0      	ble.n	40a044 <_vfiprintf_r+0x2cc>
  40a062:	2a00      	cmp	r2, #0
  40a064:	f040 81e6 	bne.w	40a434 <_vfiprintf_r+0x6bc>
  40a068:	3d10      	subs	r5, #16
  40a06a:	2d10      	cmp	r5, #16
  40a06c:	f04f 0301 	mov.w	r3, #1
  40a070:	4610      	mov	r0, r2
  40a072:	46cc      	mov	ip, r9
  40a074:	dced      	bgt.n	40a052 <_vfiprintf_r+0x2da>
  40a076:	4631      	mov	r1, r6
  40a078:	4666      	mov	r6, ip
  40a07a:	46a4      	mov	ip, r4
  40a07c:	462c      	mov	r4, r5
  40a07e:	460d      	mov	r5, r1
  40a080:	4422      	add	r2, r4
  40a082:	2b07      	cmp	r3, #7
  40a084:	9215      	str	r2, [sp, #84]	; 0x54
  40a086:	6035      	str	r5, [r6, #0]
  40a088:	6074      	str	r4, [r6, #4]
  40a08a:	9314      	str	r3, [sp, #80]	; 0x50
  40a08c:	f300 836d 	bgt.w	40a76a <_vfiprintf_r+0x9f2>
  40a090:	3608      	adds	r6, #8
  40a092:	1c59      	adds	r1, r3, #1
  40a094:	e1de      	b.n	40a454 <_vfiprintf_r+0x6dc>
  40a096:	f01a 0f20 	tst.w	sl, #32
  40a09a:	9004      	str	r0, [sp, #16]
  40a09c:	46ac      	mov	ip, r5
  40a09e:	f000 808d 	beq.w	40a1bc <_vfiprintf_r+0x444>
  40a0a2:	9d08      	ldr	r5, [sp, #32]
  40a0a4:	1deb      	adds	r3, r5, #7
  40a0a6:	f023 0307 	bic.w	r3, r3, #7
  40a0aa:	f103 0b08 	add.w	fp, r3, #8
  40a0ae:	e9d3 4500 	ldrd	r4, r5, [r3]
  40a0b2:	f8cd b020 	str.w	fp, [sp, #32]
  40a0b6:	2301      	movs	r3, #1
  40a0b8:	e76f      	b.n	409f9a <_vfiprintf_r+0x222>
  40a0ba:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  40a0be:	f898 3000 	ldrb.w	r3, [r8]
  40a0c2:	e6c6      	b.n	409e52 <_vfiprintf_r+0xda>
  40a0c4:	f04a 0a10 	orr.w	sl, sl, #16
  40a0c8:	f01a 0f20 	tst.w	sl, #32
  40a0cc:	9004      	str	r0, [sp, #16]
  40a0ce:	46ac      	mov	ip, r5
  40a0d0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40a0d4:	f000 80c8 	beq.w	40a268 <_vfiprintf_r+0x4f0>
  40a0d8:	9c08      	ldr	r4, [sp, #32]
  40a0da:	1de1      	adds	r1, r4, #7
  40a0dc:	f021 0107 	bic.w	r1, r1, #7
  40a0e0:	e9d1 2300 	ldrd	r2, r3, [r1]
  40a0e4:	3108      	adds	r1, #8
  40a0e6:	9108      	str	r1, [sp, #32]
  40a0e8:	4614      	mov	r4, r2
  40a0ea:	461d      	mov	r5, r3
  40a0ec:	2a00      	cmp	r2, #0
  40a0ee:	f173 0b00 	sbcs.w	fp, r3, #0
  40a0f2:	f2c0 83ce 	blt.w	40a892 <_vfiprintf_r+0xb1a>
  40a0f6:	f1bc 0f00 	cmp.w	ip, #0
  40a0fa:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40a0fe:	bfa8      	it	ge
  40a100:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40a104:	ea54 0205 	orrs.w	r2, r4, r5
  40a108:	9007      	str	r0, [sp, #28]
  40a10a:	f8cd c014 	str.w	ip, [sp, #20]
  40a10e:	f04f 0301 	mov.w	r3, #1
  40a112:	f43f af53 	beq.w	409fbc <_vfiprintf_r+0x244>
  40a116:	2b01      	cmp	r3, #1
  40a118:	f000 8319 	beq.w	40a74e <_vfiprintf_r+0x9d6>
  40a11c:	2b02      	cmp	r3, #2
  40a11e:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  40a122:	f040 824c 	bne.w	40a5be <_vfiprintf_r+0x846>
  40a126:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40a12a:	4619      	mov	r1, r3
  40a12c:	f004 000f 	and.w	r0, r4, #15
  40a130:	0922      	lsrs	r2, r4, #4
  40a132:	f81b 0000 	ldrb.w	r0, [fp, r0]
  40a136:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40a13a:	092b      	lsrs	r3, r5, #4
  40a13c:	7008      	strb	r0, [r1, #0]
  40a13e:	ea52 0003 	orrs.w	r0, r2, r3
  40a142:	460f      	mov	r7, r1
  40a144:	4614      	mov	r4, r2
  40a146:	461d      	mov	r5, r3
  40a148:	f101 31ff 	add.w	r1, r1, #4294967295
  40a14c:	d1ee      	bne.n	40a12c <_vfiprintf_r+0x3b4>
  40a14e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  40a152:	ebc7 0309 	rsb	r3, r7, r9
  40a156:	9305      	str	r3, [sp, #20]
  40a158:	e742      	b.n	409fe0 <_vfiprintf_r+0x268>
  40a15a:	f04a 0a10 	orr.w	sl, sl, #16
  40a15e:	f01a 0320 	ands.w	r3, sl, #32
  40a162:	9004      	str	r0, [sp, #16]
  40a164:	46ac      	mov	ip, r5
  40a166:	f47f af0c 	bne.w	409f82 <_vfiprintf_r+0x20a>
  40a16a:	f01a 0210 	ands.w	r2, sl, #16
  40a16e:	f040 8311 	bne.w	40a794 <_vfiprintf_r+0xa1c>
  40a172:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  40a176:	f000 830d 	beq.w	40a794 <_vfiprintf_r+0xa1c>
  40a17a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a17e:	4613      	mov	r3, r2
  40a180:	f8bb 4000 	ldrh.w	r4, [fp]
  40a184:	f10b 0b04 	add.w	fp, fp, #4
  40a188:	2500      	movs	r5, #0
  40a18a:	f8cd b020 	str.w	fp, [sp, #32]
  40a18e:	e704      	b.n	409f9a <_vfiprintf_r+0x222>
  40a190:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40a194:	2000      	movs	r0, #0
  40a196:	f818 3b01 	ldrb.w	r3, [r8], #1
  40a19a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40a19e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  40a1a2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40a1a6:	2a09      	cmp	r2, #9
  40a1a8:	d9f5      	bls.n	40a196 <_vfiprintf_r+0x41e>
  40a1aa:	e654      	b.n	409e56 <_vfiprintf_r+0xde>
  40a1ac:	f04a 0a10 	orr.w	sl, sl, #16
  40a1b0:	f01a 0f20 	tst.w	sl, #32
  40a1b4:	9004      	str	r0, [sp, #16]
  40a1b6:	46ac      	mov	ip, r5
  40a1b8:	f47f af73 	bne.w	40a0a2 <_vfiprintf_r+0x32a>
  40a1bc:	f01a 0f10 	tst.w	sl, #16
  40a1c0:	f040 82ef 	bne.w	40a7a2 <_vfiprintf_r+0xa2a>
  40a1c4:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40a1c8:	f000 82eb 	beq.w	40a7a2 <_vfiprintf_r+0xa2a>
  40a1cc:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a1d0:	2500      	movs	r5, #0
  40a1d2:	f8bb 4000 	ldrh.w	r4, [fp]
  40a1d6:	f10b 0b04 	add.w	fp, fp, #4
  40a1da:	2301      	movs	r3, #1
  40a1dc:	f8cd b020 	str.w	fp, [sp, #32]
  40a1e0:	e6db      	b.n	409f9a <_vfiprintf_r+0x222>
  40a1e2:	46ac      	mov	ip, r5
  40a1e4:	4d51      	ldr	r5, [pc, #324]	; (40a32c <_vfiprintf_r+0x5b4>)
  40a1e6:	f01a 0f20 	tst.w	sl, #32
  40a1ea:	9004      	str	r0, [sp, #16]
  40a1ec:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40a1f0:	950a      	str	r5, [sp, #40]	; 0x28
  40a1f2:	f000 80f0 	beq.w	40a3d6 <_vfiprintf_r+0x65e>
  40a1f6:	9d08      	ldr	r5, [sp, #32]
  40a1f8:	1dea      	adds	r2, r5, #7
  40a1fa:	f022 0207 	bic.w	r2, r2, #7
  40a1fe:	f102 0b08 	add.w	fp, r2, #8
  40a202:	f8cd b020 	str.w	fp, [sp, #32]
  40a206:	e9d2 4500 	ldrd	r4, r5, [r2]
  40a20a:	f01a 0f01 	tst.w	sl, #1
  40a20e:	f000 82aa 	beq.w	40a766 <_vfiprintf_r+0x9ee>
  40a212:	ea54 0b05 	orrs.w	fp, r4, r5
  40a216:	f000 82a6 	beq.w	40a766 <_vfiprintf_r+0x9ee>
  40a21a:	2230      	movs	r2, #48	; 0x30
  40a21c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40a220:	f04a 0a02 	orr.w	sl, sl, #2
  40a224:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40a228:	2302      	movs	r3, #2
  40a22a:	e6b6      	b.n	409f9a <_vfiprintf_r+0x222>
  40a22c:	9b08      	ldr	r3, [sp, #32]
  40a22e:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a232:	681b      	ldr	r3, [r3, #0]
  40a234:	2401      	movs	r4, #1
  40a236:	f04f 0500 	mov.w	r5, #0
  40a23a:	f10b 0b04 	add.w	fp, fp, #4
  40a23e:	9004      	str	r0, [sp, #16]
  40a240:	9403      	str	r4, [sp, #12]
  40a242:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40a246:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40a24a:	f8cd b020 	str.w	fp, [sp, #32]
  40a24e:	9405      	str	r4, [sp, #20]
  40a250:	af16      	add	r7, sp, #88	; 0x58
  40a252:	f04f 0c00 	mov.w	ip, #0
  40a256:	e6d0      	b.n	409ffa <_vfiprintf_r+0x282>
  40a258:	f01a 0f20 	tst.w	sl, #32
  40a25c:	9004      	str	r0, [sp, #16]
  40a25e:	46ac      	mov	ip, r5
  40a260:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40a264:	f47f af38 	bne.w	40a0d8 <_vfiprintf_r+0x360>
  40a268:	f01a 0f10 	tst.w	sl, #16
  40a26c:	f040 82a7 	bne.w	40a7be <_vfiprintf_r+0xa46>
  40a270:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40a274:	f000 82a3 	beq.w	40a7be <_vfiprintf_r+0xa46>
  40a278:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a27c:	f9bb 4000 	ldrsh.w	r4, [fp]
  40a280:	f10b 0b04 	add.w	fp, fp, #4
  40a284:	17e5      	asrs	r5, r4, #31
  40a286:	4622      	mov	r2, r4
  40a288:	462b      	mov	r3, r5
  40a28a:	f8cd b020 	str.w	fp, [sp, #32]
  40a28e:	e72d      	b.n	40a0ec <_vfiprintf_r+0x374>
  40a290:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  40a294:	f898 3000 	ldrb.w	r3, [r8]
  40a298:	e5db      	b.n	409e52 <_vfiprintf_r+0xda>
  40a29a:	f898 3000 	ldrb.w	r3, [r8]
  40a29e:	4642      	mov	r2, r8
  40a2a0:	2b6c      	cmp	r3, #108	; 0x6c
  40a2a2:	bf03      	ittte	eq
  40a2a4:	f108 0801 	addeq.w	r8, r8, #1
  40a2a8:	f04a 0a20 	orreq.w	sl, sl, #32
  40a2ac:	7853      	ldrbeq	r3, [r2, #1]
  40a2ae:	f04a 0a10 	orrne.w	sl, sl, #16
  40a2b2:	e5ce      	b.n	409e52 <_vfiprintf_r+0xda>
  40a2b4:	f01a 0f20 	tst.w	sl, #32
  40a2b8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40a2bc:	f000 82f7 	beq.w	40a8ae <_vfiprintf_r+0xb36>
  40a2c0:	9c08      	ldr	r4, [sp, #32]
  40a2c2:	6821      	ldr	r1, [r4, #0]
  40a2c4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a2c6:	17e5      	asrs	r5, r4, #31
  40a2c8:	462b      	mov	r3, r5
  40a2ca:	9d08      	ldr	r5, [sp, #32]
  40a2cc:	4622      	mov	r2, r4
  40a2ce:	3504      	adds	r5, #4
  40a2d0:	9508      	str	r5, [sp, #32]
  40a2d2:	e9c1 2300 	strd	r2, r3, [r1]
  40a2d6:	e582      	b.n	409dde <_vfiprintf_r+0x66>
  40a2d8:	9c08      	ldr	r4, [sp, #32]
  40a2da:	46ac      	mov	ip, r5
  40a2dc:	6827      	ldr	r7, [r4, #0]
  40a2de:	f04f 0500 	mov.w	r5, #0
  40a2e2:	9004      	str	r0, [sp, #16]
  40a2e4:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40a2e8:	3404      	adds	r4, #4
  40a2ea:	2f00      	cmp	r7, #0
  40a2ec:	f000 8332 	beq.w	40a954 <_vfiprintf_r+0xbdc>
  40a2f0:	f1bc 0f00 	cmp.w	ip, #0
  40a2f4:	4638      	mov	r0, r7
  40a2f6:	f2c0 8307 	blt.w	40a908 <_vfiprintf_r+0xb90>
  40a2fa:	4662      	mov	r2, ip
  40a2fc:	2100      	movs	r1, #0
  40a2fe:	f8cd c004 	str.w	ip, [sp, #4]
  40a302:	f002 fb93 	bl	40ca2c <memchr>
  40a306:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a30a:	2800      	cmp	r0, #0
  40a30c:	f000 833a 	beq.w	40a984 <_vfiprintf_r+0xc0c>
  40a310:	1bc0      	subs	r0, r0, r7
  40a312:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40a316:	4560      	cmp	r0, ip
  40a318:	bfa8      	it	ge
  40a31a:	4660      	movge	r0, ip
  40a31c:	9005      	str	r0, [sp, #20]
  40a31e:	9408      	str	r4, [sp, #32]
  40a320:	9507      	str	r5, [sp, #28]
  40a322:	f04f 0c00 	mov.w	ip, #0
  40a326:	e65b      	b.n	409fe0 <_vfiprintf_r+0x268>
  40a328:	0040ecd0 	.word	0x0040ecd0
  40a32c:	0040ec7c 	.word	0x0040ec7c
  40a330:	9b08      	ldr	r3, [sp, #32]
  40a332:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a336:	9004      	str	r0, [sp, #16]
  40a338:	48b2      	ldr	r0, [pc, #712]	; (40a604 <_vfiprintf_r+0x88c>)
  40a33a:	681c      	ldr	r4, [r3, #0]
  40a33c:	2230      	movs	r2, #48	; 0x30
  40a33e:	2378      	movs	r3, #120	; 0x78
  40a340:	f10b 0b04 	add.w	fp, fp, #4
  40a344:	46ac      	mov	ip, r5
  40a346:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40a34a:	f04a 0a02 	orr.w	sl, sl, #2
  40a34e:	f8cd b020 	str.w	fp, [sp, #32]
  40a352:	2500      	movs	r5, #0
  40a354:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40a358:	900a      	str	r0, [sp, #40]	; 0x28
  40a35a:	2302      	movs	r3, #2
  40a35c:	e61d      	b.n	409f9a <_vfiprintf_r+0x222>
  40a35e:	f04a 0a20 	orr.w	sl, sl, #32
  40a362:	f898 3000 	ldrb.w	r3, [r8]
  40a366:	e574      	b.n	409e52 <_vfiprintf_r+0xda>
  40a368:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a36c:	f8db 0000 	ldr.w	r0, [fp]
  40a370:	f10b 0304 	add.w	r3, fp, #4
  40a374:	2800      	cmp	r0, #0
  40a376:	f6ff adf7 	blt.w	409f68 <_vfiprintf_r+0x1f0>
  40a37a:	9308      	str	r3, [sp, #32]
  40a37c:	f898 3000 	ldrb.w	r3, [r8]
  40a380:	e567      	b.n	409e52 <_vfiprintf_r+0xda>
  40a382:	f898 3000 	ldrb.w	r3, [r8]
  40a386:	212b      	movs	r1, #43	; 0x2b
  40a388:	e563      	b.n	409e52 <_vfiprintf_r+0xda>
  40a38a:	f898 3000 	ldrb.w	r3, [r8]
  40a38e:	f108 0401 	add.w	r4, r8, #1
  40a392:	2b2a      	cmp	r3, #42	; 0x2a
  40a394:	f000 8305 	beq.w	40a9a2 <_vfiprintf_r+0xc2a>
  40a398:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40a39c:	2a09      	cmp	r2, #9
  40a39e:	bf98      	it	ls
  40a3a0:	2500      	movls	r5, #0
  40a3a2:	f200 82fa 	bhi.w	40a99a <_vfiprintf_r+0xc22>
  40a3a6:	f814 3b01 	ldrb.w	r3, [r4], #1
  40a3aa:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40a3ae:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40a3b2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40a3b6:	2a09      	cmp	r2, #9
  40a3b8:	d9f5      	bls.n	40a3a6 <_vfiprintf_r+0x62e>
  40a3ba:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  40a3be:	46a0      	mov	r8, r4
  40a3c0:	e549      	b.n	409e56 <_vfiprintf_r+0xde>
  40a3c2:	4c90      	ldr	r4, [pc, #576]	; (40a604 <_vfiprintf_r+0x88c>)
  40a3c4:	f01a 0f20 	tst.w	sl, #32
  40a3c8:	9004      	str	r0, [sp, #16]
  40a3ca:	46ac      	mov	ip, r5
  40a3cc:	940a      	str	r4, [sp, #40]	; 0x28
  40a3ce:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40a3d2:	f47f af10 	bne.w	40a1f6 <_vfiprintf_r+0x47e>
  40a3d6:	f01a 0f10 	tst.w	sl, #16
  40a3da:	f040 81ea 	bne.w	40a7b2 <_vfiprintf_r+0xa3a>
  40a3de:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40a3e2:	f000 81e6 	beq.w	40a7b2 <_vfiprintf_r+0xa3a>
  40a3e6:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a3ea:	2500      	movs	r5, #0
  40a3ec:	f8bb 4000 	ldrh.w	r4, [fp]
  40a3f0:	f10b 0b04 	add.w	fp, fp, #4
  40a3f4:	f8cd b020 	str.w	fp, [sp, #32]
  40a3f8:	e707      	b.n	40a20a <_vfiprintf_r+0x492>
  40a3fa:	f898 3000 	ldrb.w	r3, [r8]
  40a3fe:	2900      	cmp	r1, #0
  40a400:	f47f ad27 	bne.w	409e52 <_vfiprintf_r+0xda>
  40a404:	2120      	movs	r1, #32
  40a406:	e524      	b.n	409e52 <_vfiprintf_r+0xda>
  40a408:	f04a 0a01 	orr.w	sl, sl, #1
  40a40c:	f898 3000 	ldrb.w	r3, [r8]
  40a410:	e51f      	b.n	409e52 <_vfiprintf_r+0xda>
  40a412:	9004      	str	r0, [sp, #16]
  40a414:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40a418:	2b00      	cmp	r3, #0
  40a41a:	f000 80f9 	beq.w	40a610 <_vfiprintf_r+0x898>
  40a41e:	2501      	movs	r5, #1
  40a420:	f04f 0b00 	mov.w	fp, #0
  40a424:	9503      	str	r5, [sp, #12]
  40a426:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40a42a:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40a42e:	9505      	str	r5, [sp, #20]
  40a430:	af16      	add	r7, sp, #88	; 0x58
  40a432:	e70e      	b.n	40a252 <_vfiprintf_r+0x4da>
  40a434:	9806      	ldr	r0, [sp, #24]
  40a436:	9902      	ldr	r1, [sp, #8]
  40a438:	aa13      	add	r2, sp, #76	; 0x4c
  40a43a:	f7ff fc61 	bl	409d00 <__sprint_r.part.0>
  40a43e:	2800      	cmp	r0, #0
  40a440:	f040 80ed 	bne.w	40a61e <_vfiprintf_r+0x8a6>
  40a444:	9814      	ldr	r0, [sp, #80]	; 0x50
  40a446:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a448:	1c43      	adds	r3, r0, #1
  40a44a:	46cc      	mov	ip, r9
  40a44c:	e5fe      	b.n	40a04c <_vfiprintf_r+0x2d4>
  40a44e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a450:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a452:	1c59      	adds	r1, r3, #1
  40a454:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40a458:	b168      	cbz	r0, 40a476 <_vfiprintf_r+0x6fe>
  40a45a:	3201      	adds	r2, #1
  40a45c:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  40a460:	2301      	movs	r3, #1
  40a462:	2907      	cmp	r1, #7
  40a464:	9215      	str	r2, [sp, #84]	; 0x54
  40a466:	9114      	str	r1, [sp, #80]	; 0x50
  40a468:	e886 0009 	stmia.w	r6, {r0, r3}
  40a46c:	f300 8160 	bgt.w	40a730 <_vfiprintf_r+0x9b8>
  40a470:	460b      	mov	r3, r1
  40a472:	3608      	adds	r6, #8
  40a474:	3101      	adds	r1, #1
  40a476:	9c07      	ldr	r4, [sp, #28]
  40a478:	b164      	cbz	r4, 40a494 <_vfiprintf_r+0x71c>
  40a47a:	3202      	adds	r2, #2
  40a47c:	a812      	add	r0, sp, #72	; 0x48
  40a47e:	2302      	movs	r3, #2
  40a480:	2907      	cmp	r1, #7
  40a482:	9215      	str	r2, [sp, #84]	; 0x54
  40a484:	9114      	str	r1, [sp, #80]	; 0x50
  40a486:	e886 0009 	stmia.w	r6, {r0, r3}
  40a48a:	f300 8157 	bgt.w	40a73c <_vfiprintf_r+0x9c4>
  40a48e:	460b      	mov	r3, r1
  40a490:	3608      	adds	r6, #8
  40a492:	3101      	adds	r1, #1
  40a494:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40a496:	2d80      	cmp	r5, #128	; 0x80
  40a498:	f000 8101 	beq.w	40a69e <_vfiprintf_r+0x926>
  40a49c:	9d05      	ldr	r5, [sp, #20]
  40a49e:	ebc5 040c 	rsb	r4, r5, ip
  40a4a2:	2c00      	cmp	r4, #0
  40a4a4:	dd2f      	ble.n	40a506 <_vfiprintf_r+0x78e>
  40a4a6:	2c10      	cmp	r4, #16
  40a4a8:	4d57      	ldr	r5, [pc, #348]	; (40a608 <_vfiprintf_r+0x890>)
  40a4aa:	dd22      	ble.n	40a4f2 <_vfiprintf_r+0x77a>
  40a4ac:	4630      	mov	r0, r6
  40a4ae:	f04f 0b10 	mov.w	fp, #16
  40a4b2:	462e      	mov	r6, r5
  40a4b4:	4625      	mov	r5, r4
  40a4b6:	9c06      	ldr	r4, [sp, #24]
  40a4b8:	e006      	b.n	40a4c8 <_vfiprintf_r+0x750>
  40a4ba:	f103 0c02 	add.w	ip, r3, #2
  40a4be:	3008      	adds	r0, #8
  40a4c0:	460b      	mov	r3, r1
  40a4c2:	3d10      	subs	r5, #16
  40a4c4:	2d10      	cmp	r5, #16
  40a4c6:	dd10      	ble.n	40a4ea <_vfiprintf_r+0x772>
  40a4c8:	1c59      	adds	r1, r3, #1
  40a4ca:	3210      	adds	r2, #16
  40a4cc:	2907      	cmp	r1, #7
  40a4ce:	9215      	str	r2, [sp, #84]	; 0x54
  40a4d0:	e880 0840 	stmia.w	r0, {r6, fp}
  40a4d4:	9114      	str	r1, [sp, #80]	; 0x50
  40a4d6:	ddf0      	ble.n	40a4ba <_vfiprintf_r+0x742>
  40a4d8:	2a00      	cmp	r2, #0
  40a4da:	d163      	bne.n	40a5a4 <_vfiprintf_r+0x82c>
  40a4dc:	3d10      	subs	r5, #16
  40a4de:	2d10      	cmp	r5, #16
  40a4e0:	f04f 0c01 	mov.w	ip, #1
  40a4e4:	4613      	mov	r3, r2
  40a4e6:	4648      	mov	r0, r9
  40a4e8:	dcee      	bgt.n	40a4c8 <_vfiprintf_r+0x750>
  40a4ea:	462c      	mov	r4, r5
  40a4ec:	4661      	mov	r1, ip
  40a4ee:	4635      	mov	r5, r6
  40a4f0:	4606      	mov	r6, r0
  40a4f2:	4422      	add	r2, r4
  40a4f4:	2907      	cmp	r1, #7
  40a4f6:	9215      	str	r2, [sp, #84]	; 0x54
  40a4f8:	6035      	str	r5, [r6, #0]
  40a4fa:	6074      	str	r4, [r6, #4]
  40a4fc:	9114      	str	r1, [sp, #80]	; 0x50
  40a4fe:	f300 80c1 	bgt.w	40a684 <_vfiprintf_r+0x90c>
  40a502:	3608      	adds	r6, #8
  40a504:	3101      	adds	r1, #1
  40a506:	9d05      	ldr	r5, [sp, #20]
  40a508:	2907      	cmp	r1, #7
  40a50a:	442a      	add	r2, r5
  40a50c:	9215      	str	r2, [sp, #84]	; 0x54
  40a50e:	6037      	str	r7, [r6, #0]
  40a510:	6075      	str	r5, [r6, #4]
  40a512:	9114      	str	r1, [sp, #80]	; 0x50
  40a514:	f340 80c1 	ble.w	40a69a <_vfiprintf_r+0x922>
  40a518:	2a00      	cmp	r2, #0
  40a51a:	f040 8130 	bne.w	40a77e <_vfiprintf_r+0xa06>
  40a51e:	9214      	str	r2, [sp, #80]	; 0x50
  40a520:	464e      	mov	r6, r9
  40a522:	f01a 0f04 	tst.w	sl, #4
  40a526:	f000 808b 	beq.w	40a640 <_vfiprintf_r+0x8c8>
  40a52a:	9d04      	ldr	r5, [sp, #16]
  40a52c:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40a530:	ebcb 0405 	rsb	r4, fp, r5
  40a534:	2c00      	cmp	r4, #0
  40a536:	f340 8083 	ble.w	40a640 <_vfiprintf_r+0x8c8>
  40a53a:	2c10      	cmp	r4, #16
  40a53c:	f340 821e 	ble.w	40a97c <_vfiprintf_r+0xc04>
  40a540:	9914      	ldr	r1, [sp, #80]	; 0x50
  40a542:	4d32      	ldr	r5, [pc, #200]	; (40a60c <_vfiprintf_r+0x894>)
  40a544:	2710      	movs	r7, #16
  40a546:	f8dd a018 	ldr.w	sl, [sp, #24]
  40a54a:	f8dd b008 	ldr.w	fp, [sp, #8]
  40a54e:	e005      	b.n	40a55c <_vfiprintf_r+0x7e4>
  40a550:	1c88      	adds	r0, r1, #2
  40a552:	3608      	adds	r6, #8
  40a554:	4619      	mov	r1, r3
  40a556:	3c10      	subs	r4, #16
  40a558:	2c10      	cmp	r4, #16
  40a55a:	dd10      	ble.n	40a57e <_vfiprintf_r+0x806>
  40a55c:	1c4b      	adds	r3, r1, #1
  40a55e:	3210      	adds	r2, #16
  40a560:	2b07      	cmp	r3, #7
  40a562:	9215      	str	r2, [sp, #84]	; 0x54
  40a564:	e886 00a0 	stmia.w	r6, {r5, r7}
  40a568:	9314      	str	r3, [sp, #80]	; 0x50
  40a56a:	ddf1      	ble.n	40a550 <_vfiprintf_r+0x7d8>
  40a56c:	2a00      	cmp	r2, #0
  40a56e:	d17d      	bne.n	40a66c <_vfiprintf_r+0x8f4>
  40a570:	3c10      	subs	r4, #16
  40a572:	2c10      	cmp	r4, #16
  40a574:	f04f 0001 	mov.w	r0, #1
  40a578:	4611      	mov	r1, r2
  40a57a:	464e      	mov	r6, r9
  40a57c:	dcee      	bgt.n	40a55c <_vfiprintf_r+0x7e4>
  40a57e:	4422      	add	r2, r4
  40a580:	2807      	cmp	r0, #7
  40a582:	9215      	str	r2, [sp, #84]	; 0x54
  40a584:	6035      	str	r5, [r6, #0]
  40a586:	6074      	str	r4, [r6, #4]
  40a588:	9014      	str	r0, [sp, #80]	; 0x50
  40a58a:	dd59      	ble.n	40a640 <_vfiprintf_r+0x8c8>
  40a58c:	2a00      	cmp	r2, #0
  40a58e:	d14f      	bne.n	40a630 <_vfiprintf_r+0x8b8>
  40a590:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a592:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40a596:	9d04      	ldr	r5, [sp, #16]
  40a598:	45ab      	cmp	fp, r5
  40a59a:	bfac      	ite	ge
  40a59c:	445c      	addge	r4, fp
  40a59e:	1964      	addlt	r4, r4, r5
  40a5a0:	9409      	str	r4, [sp, #36]	; 0x24
  40a5a2:	e05e      	b.n	40a662 <_vfiprintf_r+0x8ea>
  40a5a4:	4620      	mov	r0, r4
  40a5a6:	9902      	ldr	r1, [sp, #8]
  40a5a8:	aa13      	add	r2, sp, #76	; 0x4c
  40a5aa:	f7ff fba9 	bl	409d00 <__sprint_r.part.0>
  40a5ae:	2800      	cmp	r0, #0
  40a5b0:	d135      	bne.n	40a61e <_vfiprintf_r+0x8a6>
  40a5b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a5b4:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a5b6:	f103 0c01 	add.w	ip, r3, #1
  40a5ba:	4648      	mov	r0, r9
  40a5bc:	e781      	b.n	40a4c2 <_vfiprintf_r+0x74a>
  40a5be:	08e0      	lsrs	r0, r4, #3
  40a5c0:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40a5c4:	f004 0207 	and.w	r2, r4, #7
  40a5c8:	08e9      	lsrs	r1, r5, #3
  40a5ca:	3230      	adds	r2, #48	; 0x30
  40a5cc:	ea50 0b01 	orrs.w	fp, r0, r1
  40a5d0:	461f      	mov	r7, r3
  40a5d2:	701a      	strb	r2, [r3, #0]
  40a5d4:	4604      	mov	r4, r0
  40a5d6:	460d      	mov	r5, r1
  40a5d8:	f103 33ff 	add.w	r3, r3, #4294967295
  40a5dc:	d1ef      	bne.n	40a5be <_vfiprintf_r+0x846>
  40a5de:	f01a 0f01 	tst.w	sl, #1
  40a5e2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40a5e6:	4639      	mov	r1, r7
  40a5e8:	f000 80b9 	beq.w	40a75e <_vfiprintf_r+0x9e6>
  40a5ec:	2a30      	cmp	r2, #48	; 0x30
  40a5ee:	f43f acf4 	beq.w	409fda <_vfiprintf_r+0x262>
  40a5f2:	461f      	mov	r7, r3
  40a5f4:	ebc7 0509 	rsb	r5, r7, r9
  40a5f8:	2330      	movs	r3, #48	; 0x30
  40a5fa:	9505      	str	r5, [sp, #20]
  40a5fc:	f801 3c01 	strb.w	r3, [r1, #-1]
  40a600:	e4ee      	b.n	409fe0 <_vfiprintf_r+0x268>
  40a602:	bf00      	nop
  40a604:	0040ec90 	.word	0x0040ec90
  40a608:	0040ecc0 	.word	0x0040ecc0
  40a60c:	0040ecd0 	.word	0x0040ecd0
  40a610:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40a612:	b123      	cbz	r3, 40a61e <_vfiprintf_r+0x8a6>
  40a614:	9806      	ldr	r0, [sp, #24]
  40a616:	9902      	ldr	r1, [sp, #8]
  40a618:	aa13      	add	r2, sp, #76	; 0x4c
  40a61a:	f7ff fb71 	bl	409d00 <__sprint_r.part.0>
  40a61e:	9c02      	ldr	r4, [sp, #8]
  40a620:	89a3      	ldrh	r3, [r4, #12]
  40a622:	065b      	lsls	r3, r3, #25
  40a624:	f53f ac98 	bmi.w	409f58 <_vfiprintf_r+0x1e0>
  40a628:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a62a:	b031      	add	sp, #196	; 0xc4
  40a62c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a630:	9806      	ldr	r0, [sp, #24]
  40a632:	9902      	ldr	r1, [sp, #8]
  40a634:	aa13      	add	r2, sp, #76	; 0x4c
  40a636:	f7ff fb63 	bl	409d00 <__sprint_r.part.0>
  40a63a:	2800      	cmp	r0, #0
  40a63c:	d1ef      	bne.n	40a61e <_vfiprintf_r+0x8a6>
  40a63e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a640:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a642:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40a646:	9d04      	ldr	r5, [sp, #16]
  40a648:	45ab      	cmp	fp, r5
  40a64a:	bfac      	ite	ge
  40a64c:	445c      	addge	r4, fp
  40a64e:	1964      	addlt	r4, r4, r5
  40a650:	9409      	str	r4, [sp, #36]	; 0x24
  40a652:	b132      	cbz	r2, 40a662 <_vfiprintf_r+0x8ea>
  40a654:	9806      	ldr	r0, [sp, #24]
  40a656:	9902      	ldr	r1, [sp, #8]
  40a658:	aa13      	add	r2, sp, #76	; 0x4c
  40a65a:	f7ff fb51 	bl	409d00 <__sprint_r.part.0>
  40a65e:	2800      	cmp	r0, #0
  40a660:	d1dd      	bne.n	40a61e <_vfiprintf_r+0x8a6>
  40a662:	2000      	movs	r0, #0
  40a664:	9014      	str	r0, [sp, #80]	; 0x50
  40a666:	464e      	mov	r6, r9
  40a668:	f7ff bbb9 	b.w	409dde <_vfiprintf_r+0x66>
  40a66c:	4650      	mov	r0, sl
  40a66e:	4659      	mov	r1, fp
  40a670:	aa13      	add	r2, sp, #76	; 0x4c
  40a672:	f7ff fb45 	bl	409d00 <__sprint_r.part.0>
  40a676:	2800      	cmp	r0, #0
  40a678:	d1d1      	bne.n	40a61e <_vfiprintf_r+0x8a6>
  40a67a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40a67c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a67e:	1c48      	adds	r0, r1, #1
  40a680:	464e      	mov	r6, r9
  40a682:	e768      	b.n	40a556 <_vfiprintf_r+0x7de>
  40a684:	2a00      	cmp	r2, #0
  40a686:	f040 80f7 	bne.w	40a878 <_vfiprintf_r+0xb00>
  40a68a:	9c05      	ldr	r4, [sp, #20]
  40a68c:	2301      	movs	r3, #1
  40a68e:	9720      	str	r7, [sp, #128]	; 0x80
  40a690:	9421      	str	r4, [sp, #132]	; 0x84
  40a692:	9415      	str	r4, [sp, #84]	; 0x54
  40a694:	4622      	mov	r2, r4
  40a696:	9314      	str	r3, [sp, #80]	; 0x50
  40a698:	464e      	mov	r6, r9
  40a69a:	3608      	adds	r6, #8
  40a69c:	e741      	b.n	40a522 <_vfiprintf_r+0x7aa>
  40a69e:	9d04      	ldr	r5, [sp, #16]
  40a6a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40a6a4:	ebcb 0405 	rsb	r4, fp, r5
  40a6a8:	2c00      	cmp	r4, #0
  40a6aa:	f77f aef7 	ble.w	40a49c <_vfiprintf_r+0x724>
  40a6ae:	2c10      	cmp	r4, #16
  40a6b0:	4da6      	ldr	r5, [pc, #664]	; (40a94c <_vfiprintf_r+0xbd4>)
  40a6b2:	f340 8170 	ble.w	40a996 <_vfiprintf_r+0xc1e>
  40a6b6:	4629      	mov	r1, r5
  40a6b8:	f04f 0b10 	mov.w	fp, #16
  40a6bc:	4625      	mov	r5, r4
  40a6be:	4664      	mov	r4, ip
  40a6c0:	46b4      	mov	ip, r6
  40a6c2:	460e      	mov	r6, r1
  40a6c4:	e006      	b.n	40a6d4 <_vfiprintf_r+0x95c>
  40a6c6:	1c98      	adds	r0, r3, #2
  40a6c8:	f10c 0c08 	add.w	ip, ip, #8
  40a6cc:	460b      	mov	r3, r1
  40a6ce:	3d10      	subs	r5, #16
  40a6d0:	2d10      	cmp	r5, #16
  40a6d2:	dd0f      	ble.n	40a6f4 <_vfiprintf_r+0x97c>
  40a6d4:	1c59      	adds	r1, r3, #1
  40a6d6:	3210      	adds	r2, #16
  40a6d8:	2907      	cmp	r1, #7
  40a6da:	9215      	str	r2, [sp, #84]	; 0x54
  40a6dc:	e88c 0840 	stmia.w	ip, {r6, fp}
  40a6e0:	9114      	str	r1, [sp, #80]	; 0x50
  40a6e2:	ddf0      	ble.n	40a6c6 <_vfiprintf_r+0x94e>
  40a6e4:	b9ba      	cbnz	r2, 40a716 <_vfiprintf_r+0x99e>
  40a6e6:	3d10      	subs	r5, #16
  40a6e8:	2d10      	cmp	r5, #16
  40a6ea:	f04f 0001 	mov.w	r0, #1
  40a6ee:	4613      	mov	r3, r2
  40a6f0:	46cc      	mov	ip, r9
  40a6f2:	dcef      	bgt.n	40a6d4 <_vfiprintf_r+0x95c>
  40a6f4:	4633      	mov	r3, r6
  40a6f6:	4666      	mov	r6, ip
  40a6f8:	46a4      	mov	ip, r4
  40a6fa:	462c      	mov	r4, r5
  40a6fc:	461d      	mov	r5, r3
  40a6fe:	4422      	add	r2, r4
  40a700:	2807      	cmp	r0, #7
  40a702:	9215      	str	r2, [sp, #84]	; 0x54
  40a704:	6035      	str	r5, [r6, #0]
  40a706:	6074      	str	r4, [r6, #4]
  40a708:	9014      	str	r0, [sp, #80]	; 0x50
  40a70a:	f300 80af 	bgt.w	40a86c <_vfiprintf_r+0xaf4>
  40a70e:	3608      	adds	r6, #8
  40a710:	1c41      	adds	r1, r0, #1
  40a712:	4603      	mov	r3, r0
  40a714:	e6c2      	b.n	40a49c <_vfiprintf_r+0x724>
  40a716:	9806      	ldr	r0, [sp, #24]
  40a718:	9902      	ldr	r1, [sp, #8]
  40a71a:	aa13      	add	r2, sp, #76	; 0x4c
  40a71c:	f7ff faf0 	bl	409d00 <__sprint_r.part.0>
  40a720:	2800      	cmp	r0, #0
  40a722:	f47f af7c 	bne.w	40a61e <_vfiprintf_r+0x8a6>
  40a726:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a728:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a72a:	1c58      	adds	r0, r3, #1
  40a72c:	46cc      	mov	ip, r9
  40a72e:	e7ce      	b.n	40a6ce <_vfiprintf_r+0x956>
  40a730:	2a00      	cmp	r2, #0
  40a732:	d179      	bne.n	40a828 <_vfiprintf_r+0xab0>
  40a734:	4619      	mov	r1, r3
  40a736:	464e      	mov	r6, r9
  40a738:	4613      	mov	r3, r2
  40a73a:	e69c      	b.n	40a476 <_vfiprintf_r+0x6fe>
  40a73c:	2a00      	cmp	r2, #0
  40a73e:	f040 8084 	bne.w	40a84a <_vfiprintf_r+0xad2>
  40a742:	2101      	movs	r1, #1
  40a744:	4613      	mov	r3, r2
  40a746:	464e      	mov	r6, r9
  40a748:	e6a4      	b.n	40a494 <_vfiprintf_r+0x71c>
  40a74a:	464f      	mov	r7, r9
  40a74c:	e448      	b.n	409fe0 <_vfiprintf_r+0x268>
  40a74e:	2d00      	cmp	r5, #0
  40a750:	bf08      	it	eq
  40a752:	2c0a      	cmpeq	r4, #10
  40a754:	d246      	bcs.n	40a7e4 <_vfiprintf_r+0xa6c>
  40a756:	3430      	adds	r4, #48	; 0x30
  40a758:	af30      	add	r7, sp, #192	; 0xc0
  40a75a:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40a75e:	ebc7 0309 	rsb	r3, r7, r9
  40a762:	9305      	str	r3, [sp, #20]
  40a764:	e43c      	b.n	409fe0 <_vfiprintf_r+0x268>
  40a766:	2302      	movs	r3, #2
  40a768:	e417      	b.n	409f9a <_vfiprintf_r+0x222>
  40a76a:	2a00      	cmp	r2, #0
  40a76c:	f040 80af 	bne.w	40a8ce <_vfiprintf_r+0xb56>
  40a770:	4613      	mov	r3, r2
  40a772:	2101      	movs	r1, #1
  40a774:	464e      	mov	r6, r9
  40a776:	e66d      	b.n	40a454 <_vfiprintf_r+0x6dc>
  40a778:	4644      	mov	r4, r8
  40a77a:	f7ff bb58 	b.w	409e2e <_vfiprintf_r+0xb6>
  40a77e:	9806      	ldr	r0, [sp, #24]
  40a780:	9902      	ldr	r1, [sp, #8]
  40a782:	aa13      	add	r2, sp, #76	; 0x4c
  40a784:	f7ff fabc 	bl	409d00 <__sprint_r.part.0>
  40a788:	2800      	cmp	r0, #0
  40a78a:	f47f af48 	bne.w	40a61e <_vfiprintf_r+0x8a6>
  40a78e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a790:	464e      	mov	r6, r9
  40a792:	e6c6      	b.n	40a522 <_vfiprintf_r+0x7aa>
  40a794:	9d08      	ldr	r5, [sp, #32]
  40a796:	682c      	ldr	r4, [r5, #0]
  40a798:	3504      	adds	r5, #4
  40a79a:	9508      	str	r5, [sp, #32]
  40a79c:	2500      	movs	r5, #0
  40a79e:	f7ff bbfc 	b.w	409f9a <_vfiprintf_r+0x222>
  40a7a2:	9d08      	ldr	r5, [sp, #32]
  40a7a4:	2301      	movs	r3, #1
  40a7a6:	682c      	ldr	r4, [r5, #0]
  40a7a8:	3504      	adds	r5, #4
  40a7aa:	9508      	str	r5, [sp, #32]
  40a7ac:	2500      	movs	r5, #0
  40a7ae:	f7ff bbf4 	b.w	409f9a <_vfiprintf_r+0x222>
  40a7b2:	9d08      	ldr	r5, [sp, #32]
  40a7b4:	682c      	ldr	r4, [r5, #0]
  40a7b6:	3504      	adds	r5, #4
  40a7b8:	9508      	str	r5, [sp, #32]
  40a7ba:	2500      	movs	r5, #0
  40a7bc:	e525      	b.n	40a20a <_vfiprintf_r+0x492>
  40a7be:	9d08      	ldr	r5, [sp, #32]
  40a7c0:	682c      	ldr	r4, [r5, #0]
  40a7c2:	3504      	adds	r5, #4
  40a7c4:	9508      	str	r5, [sp, #32]
  40a7c6:	17e5      	asrs	r5, r4, #31
  40a7c8:	4622      	mov	r2, r4
  40a7ca:	462b      	mov	r3, r5
  40a7cc:	e48e      	b.n	40a0ec <_vfiprintf_r+0x374>
  40a7ce:	9806      	ldr	r0, [sp, #24]
  40a7d0:	9902      	ldr	r1, [sp, #8]
  40a7d2:	aa13      	add	r2, sp, #76	; 0x4c
  40a7d4:	f7ff fa94 	bl	409d00 <__sprint_r.part.0>
  40a7d8:	2800      	cmp	r0, #0
  40a7da:	f47f af20 	bne.w	40a61e <_vfiprintf_r+0x8a6>
  40a7de:	464e      	mov	r6, r9
  40a7e0:	f7ff bb9a 	b.w	409f18 <_vfiprintf_r+0x1a0>
  40a7e4:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  40a7e8:	9603      	str	r6, [sp, #12]
  40a7ea:	465e      	mov	r6, fp
  40a7ec:	46e3      	mov	fp, ip
  40a7ee:	4620      	mov	r0, r4
  40a7f0:	4629      	mov	r1, r5
  40a7f2:	220a      	movs	r2, #10
  40a7f4:	2300      	movs	r3, #0
  40a7f6:	f003 fa2d 	bl	40dc54 <__aeabi_uldivmod>
  40a7fa:	3230      	adds	r2, #48	; 0x30
  40a7fc:	7032      	strb	r2, [r6, #0]
  40a7fe:	4620      	mov	r0, r4
  40a800:	4629      	mov	r1, r5
  40a802:	220a      	movs	r2, #10
  40a804:	2300      	movs	r3, #0
  40a806:	f003 fa25 	bl	40dc54 <__aeabi_uldivmod>
  40a80a:	4604      	mov	r4, r0
  40a80c:	460d      	mov	r5, r1
  40a80e:	ea54 0005 	orrs.w	r0, r4, r5
  40a812:	4637      	mov	r7, r6
  40a814:	f106 36ff 	add.w	r6, r6, #4294967295
  40a818:	d1e9      	bne.n	40a7ee <_vfiprintf_r+0xa76>
  40a81a:	ebc7 0309 	rsb	r3, r7, r9
  40a81e:	46dc      	mov	ip, fp
  40a820:	9e03      	ldr	r6, [sp, #12]
  40a822:	9305      	str	r3, [sp, #20]
  40a824:	f7ff bbdc 	b.w	409fe0 <_vfiprintf_r+0x268>
  40a828:	9806      	ldr	r0, [sp, #24]
  40a82a:	9902      	ldr	r1, [sp, #8]
  40a82c:	aa13      	add	r2, sp, #76	; 0x4c
  40a82e:	f8cd c004 	str.w	ip, [sp, #4]
  40a832:	f7ff fa65 	bl	409d00 <__sprint_r.part.0>
  40a836:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a83a:	2800      	cmp	r0, #0
  40a83c:	f47f aeef 	bne.w	40a61e <_vfiprintf_r+0x8a6>
  40a840:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a842:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a844:	1c59      	adds	r1, r3, #1
  40a846:	464e      	mov	r6, r9
  40a848:	e615      	b.n	40a476 <_vfiprintf_r+0x6fe>
  40a84a:	9806      	ldr	r0, [sp, #24]
  40a84c:	9902      	ldr	r1, [sp, #8]
  40a84e:	aa13      	add	r2, sp, #76	; 0x4c
  40a850:	f8cd c004 	str.w	ip, [sp, #4]
  40a854:	f7ff fa54 	bl	409d00 <__sprint_r.part.0>
  40a858:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a85c:	2800      	cmp	r0, #0
  40a85e:	f47f aede 	bne.w	40a61e <_vfiprintf_r+0x8a6>
  40a862:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a864:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a866:	1c59      	adds	r1, r3, #1
  40a868:	464e      	mov	r6, r9
  40a86a:	e613      	b.n	40a494 <_vfiprintf_r+0x71c>
  40a86c:	2a00      	cmp	r2, #0
  40a86e:	d156      	bne.n	40a91e <_vfiprintf_r+0xba6>
  40a870:	2101      	movs	r1, #1
  40a872:	4613      	mov	r3, r2
  40a874:	464e      	mov	r6, r9
  40a876:	e611      	b.n	40a49c <_vfiprintf_r+0x724>
  40a878:	9806      	ldr	r0, [sp, #24]
  40a87a:	9902      	ldr	r1, [sp, #8]
  40a87c:	aa13      	add	r2, sp, #76	; 0x4c
  40a87e:	f7ff fa3f 	bl	409d00 <__sprint_r.part.0>
  40a882:	2800      	cmp	r0, #0
  40a884:	f47f aecb 	bne.w	40a61e <_vfiprintf_r+0x8a6>
  40a888:	9914      	ldr	r1, [sp, #80]	; 0x50
  40a88a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a88c:	3101      	adds	r1, #1
  40a88e:	464e      	mov	r6, r9
  40a890:	e639      	b.n	40a506 <_vfiprintf_r+0x78e>
  40a892:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40a896:	4264      	negs	r4, r4
  40a898:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40a89c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40a8a0:	f8cd b01c 	str.w	fp, [sp, #28]
  40a8a4:	f8cd c014 	str.w	ip, [sp, #20]
  40a8a8:	2301      	movs	r3, #1
  40a8aa:	f7ff bb7e 	b.w	409faa <_vfiprintf_r+0x232>
  40a8ae:	f01a 0f10 	tst.w	sl, #16
  40a8b2:	d11d      	bne.n	40a8f0 <_vfiprintf_r+0xb78>
  40a8b4:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40a8b8:	d058      	beq.n	40a96c <_vfiprintf_r+0xbf4>
  40a8ba:	9d08      	ldr	r5, [sp, #32]
  40a8bc:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40a8c0:	682b      	ldr	r3, [r5, #0]
  40a8c2:	3504      	adds	r5, #4
  40a8c4:	9508      	str	r5, [sp, #32]
  40a8c6:	f8a3 b000 	strh.w	fp, [r3]
  40a8ca:	f7ff ba88 	b.w	409dde <_vfiprintf_r+0x66>
  40a8ce:	9806      	ldr	r0, [sp, #24]
  40a8d0:	9902      	ldr	r1, [sp, #8]
  40a8d2:	aa13      	add	r2, sp, #76	; 0x4c
  40a8d4:	f8cd c004 	str.w	ip, [sp, #4]
  40a8d8:	f7ff fa12 	bl	409d00 <__sprint_r.part.0>
  40a8dc:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a8e0:	2800      	cmp	r0, #0
  40a8e2:	f47f ae9c 	bne.w	40a61e <_vfiprintf_r+0x8a6>
  40a8e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a8e8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a8ea:	1c59      	adds	r1, r3, #1
  40a8ec:	464e      	mov	r6, r9
  40a8ee:	e5b1      	b.n	40a454 <_vfiprintf_r+0x6dc>
  40a8f0:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a8f4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a8f6:	f8db 3000 	ldr.w	r3, [fp]
  40a8fa:	f10b 0b04 	add.w	fp, fp, #4
  40a8fe:	f8cd b020 	str.w	fp, [sp, #32]
  40a902:	601c      	str	r4, [r3, #0]
  40a904:	f7ff ba6b 	b.w	409dde <_vfiprintf_r+0x66>
  40a908:	9408      	str	r4, [sp, #32]
  40a90a:	f7fd ff27 	bl	40875c <strlen>
  40a90e:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  40a912:	9005      	str	r0, [sp, #20]
  40a914:	9407      	str	r4, [sp, #28]
  40a916:	f04f 0c00 	mov.w	ip, #0
  40a91a:	f7ff bb61 	b.w	409fe0 <_vfiprintf_r+0x268>
  40a91e:	9806      	ldr	r0, [sp, #24]
  40a920:	9902      	ldr	r1, [sp, #8]
  40a922:	aa13      	add	r2, sp, #76	; 0x4c
  40a924:	f8cd c004 	str.w	ip, [sp, #4]
  40a928:	f7ff f9ea 	bl	409d00 <__sprint_r.part.0>
  40a92c:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a930:	2800      	cmp	r0, #0
  40a932:	f47f ae74 	bne.w	40a61e <_vfiprintf_r+0x8a6>
  40a936:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a938:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a93a:	1c59      	adds	r1, r3, #1
  40a93c:	464e      	mov	r6, r9
  40a93e:	e5ad      	b.n	40a49c <_vfiprintf_r+0x724>
  40a940:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a942:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a944:	3301      	adds	r3, #1
  40a946:	4d02      	ldr	r5, [pc, #8]	; (40a950 <_vfiprintf_r+0xbd8>)
  40a948:	f7ff bb9a 	b.w	40a080 <_vfiprintf_r+0x308>
  40a94c:	0040ecc0 	.word	0x0040ecc0
  40a950:	0040ecd0 	.word	0x0040ecd0
  40a954:	f1bc 0f06 	cmp.w	ip, #6
  40a958:	bf34      	ite	cc
  40a95a:	4663      	movcc	r3, ip
  40a95c:	2306      	movcs	r3, #6
  40a95e:	9408      	str	r4, [sp, #32]
  40a960:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  40a964:	9305      	str	r3, [sp, #20]
  40a966:	9403      	str	r4, [sp, #12]
  40a968:	4f16      	ldr	r7, [pc, #88]	; (40a9c4 <_vfiprintf_r+0xc4c>)
  40a96a:	e472      	b.n	40a252 <_vfiprintf_r+0x4da>
  40a96c:	9c08      	ldr	r4, [sp, #32]
  40a96e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a970:	6823      	ldr	r3, [r4, #0]
  40a972:	3404      	adds	r4, #4
  40a974:	9408      	str	r4, [sp, #32]
  40a976:	601d      	str	r5, [r3, #0]
  40a978:	f7ff ba31 	b.w	409dde <_vfiprintf_r+0x66>
  40a97c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40a97e:	4d12      	ldr	r5, [pc, #72]	; (40a9c8 <_vfiprintf_r+0xc50>)
  40a980:	3001      	adds	r0, #1
  40a982:	e5fc      	b.n	40a57e <_vfiprintf_r+0x806>
  40a984:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40a988:	f8cd c014 	str.w	ip, [sp, #20]
  40a98c:	9507      	str	r5, [sp, #28]
  40a98e:	9408      	str	r4, [sp, #32]
  40a990:	4684      	mov	ip, r0
  40a992:	f7ff bb25 	b.w	409fe0 <_vfiprintf_r+0x268>
  40a996:	4608      	mov	r0, r1
  40a998:	e6b1      	b.n	40a6fe <_vfiprintf_r+0x986>
  40a99a:	46a0      	mov	r8, r4
  40a99c:	2500      	movs	r5, #0
  40a99e:	f7ff ba5a 	b.w	409e56 <_vfiprintf_r+0xde>
  40a9a2:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a9a6:	f898 3001 	ldrb.w	r3, [r8, #1]
  40a9aa:	f8db 5000 	ldr.w	r5, [fp]
  40a9ae:	f10b 0204 	add.w	r2, fp, #4
  40a9b2:	2d00      	cmp	r5, #0
  40a9b4:	9208      	str	r2, [sp, #32]
  40a9b6:	46a0      	mov	r8, r4
  40a9b8:	f6bf aa4b 	bge.w	409e52 <_vfiprintf_r+0xda>
  40a9bc:	f04f 35ff 	mov.w	r5, #4294967295
  40a9c0:	f7ff ba47 	b.w	409e52 <_vfiprintf_r+0xda>
  40a9c4:	0040eca4 	.word	0x0040eca4
  40a9c8:	0040ecd0 	.word	0x0040ecd0

0040a9cc <__sbprintf>:
  40a9cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40a9d0:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  40a9d2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40a9d6:	4688      	mov	r8, r1
  40a9d8:	9719      	str	r7, [sp, #100]	; 0x64
  40a9da:	f8d8 701c 	ldr.w	r7, [r8, #28]
  40a9de:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  40a9e2:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  40a9e6:	9707      	str	r7, [sp, #28]
  40a9e8:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  40a9ec:	ac1a      	add	r4, sp, #104	; 0x68
  40a9ee:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40a9f2:	f02a 0a02 	bic.w	sl, sl, #2
  40a9f6:	2600      	movs	r6, #0
  40a9f8:	4669      	mov	r1, sp
  40a9fa:	9400      	str	r4, [sp, #0]
  40a9fc:	9404      	str	r4, [sp, #16]
  40a9fe:	9502      	str	r5, [sp, #8]
  40aa00:	9505      	str	r5, [sp, #20]
  40aa02:	f8ad a00c 	strh.w	sl, [sp, #12]
  40aa06:	f8ad 900e 	strh.w	r9, [sp, #14]
  40aa0a:	9709      	str	r7, [sp, #36]	; 0x24
  40aa0c:	9606      	str	r6, [sp, #24]
  40aa0e:	4605      	mov	r5, r0
  40aa10:	f7ff f9b2 	bl	409d78 <_vfiprintf_r>
  40aa14:	1e04      	subs	r4, r0, #0
  40aa16:	db07      	blt.n	40aa28 <__sbprintf+0x5c>
  40aa18:	4628      	mov	r0, r5
  40aa1a:	4669      	mov	r1, sp
  40aa1c:	f001 f908 	bl	40bc30 <_fflush_r>
  40aa20:	42b0      	cmp	r0, r6
  40aa22:	bf18      	it	ne
  40aa24:	f04f 34ff 	movne.w	r4, #4294967295
  40aa28:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40aa2c:	065b      	lsls	r3, r3, #25
  40aa2e:	d505      	bpl.n	40aa3c <__sbprintf+0x70>
  40aa30:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40aa34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40aa38:	f8a8 300c 	strh.w	r3, [r8, #12]
  40aa3c:	4620      	mov	r0, r4
  40aa3e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40aa42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40aa46:	bf00      	nop

0040aa48 <_vsprintf_r>:
  40aa48:	b5f0      	push	{r4, r5, r6, r7, lr}
  40aa4a:	b09b      	sub	sp, #108	; 0x6c
  40aa4c:	460d      	mov	r5, r1
  40aa4e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40aa52:	f44f 7702 	mov.w	r7, #520	; 0x208
  40aa56:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40aa5a:	4669      	mov	r1, sp
  40aa5c:	9500      	str	r5, [sp, #0]
  40aa5e:	9504      	str	r5, [sp, #16]
  40aa60:	f8ad 700c 	strh.w	r7, [sp, #12]
  40aa64:	9402      	str	r4, [sp, #8]
  40aa66:	9405      	str	r4, [sp, #20]
  40aa68:	f8ad 600e 	strh.w	r6, [sp, #14]
  40aa6c:	f7fd fed8 	bl	408820 <_svfprintf_r>
  40aa70:	9b00      	ldr	r3, [sp, #0]
  40aa72:	2200      	movs	r2, #0
  40aa74:	701a      	strb	r2, [r3, #0]
  40aa76:	b01b      	add	sp, #108	; 0x6c
  40aa78:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40aa7a:	bf00      	nop

0040aa7c <vsprintf>:
  40aa7c:	b430      	push	{r4, r5}
  40aa7e:	4c04      	ldr	r4, [pc, #16]	; (40aa90 <vsprintf+0x14>)
  40aa80:	460d      	mov	r5, r1
  40aa82:	4613      	mov	r3, r2
  40aa84:	4601      	mov	r1, r0
  40aa86:	462a      	mov	r2, r5
  40aa88:	6820      	ldr	r0, [r4, #0]
  40aa8a:	bc30      	pop	{r4, r5}
  40aa8c:	f7ff bfdc 	b.w	40aa48 <_vsprintf_r>
  40aa90:	20000560 	.word	0x20000560

0040aa94 <__swsetup_r>:
  40aa94:	4b2f      	ldr	r3, [pc, #188]	; (40ab54 <__swsetup_r+0xc0>)
  40aa96:	b570      	push	{r4, r5, r6, lr}
  40aa98:	4606      	mov	r6, r0
  40aa9a:	6818      	ldr	r0, [r3, #0]
  40aa9c:	460c      	mov	r4, r1
  40aa9e:	b110      	cbz	r0, 40aaa6 <__swsetup_r+0x12>
  40aaa0:	6b82      	ldr	r2, [r0, #56]	; 0x38
  40aaa2:	2a00      	cmp	r2, #0
  40aaa4:	d036      	beq.n	40ab14 <__swsetup_r+0x80>
  40aaa6:	89a5      	ldrh	r5, [r4, #12]
  40aaa8:	b2ab      	uxth	r3, r5
  40aaaa:	0719      	lsls	r1, r3, #28
  40aaac:	d50c      	bpl.n	40aac8 <__swsetup_r+0x34>
  40aaae:	6922      	ldr	r2, [r4, #16]
  40aab0:	b1aa      	cbz	r2, 40aade <__swsetup_r+0x4a>
  40aab2:	f013 0101 	ands.w	r1, r3, #1
  40aab6:	d01e      	beq.n	40aaf6 <__swsetup_r+0x62>
  40aab8:	6963      	ldr	r3, [r4, #20]
  40aaba:	2100      	movs	r1, #0
  40aabc:	425b      	negs	r3, r3
  40aabe:	61a3      	str	r3, [r4, #24]
  40aac0:	60a1      	str	r1, [r4, #8]
  40aac2:	b1f2      	cbz	r2, 40ab02 <__swsetup_r+0x6e>
  40aac4:	2000      	movs	r0, #0
  40aac6:	bd70      	pop	{r4, r5, r6, pc}
  40aac8:	06da      	lsls	r2, r3, #27
  40aaca:	d53a      	bpl.n	40ab42 <__swsetup_r+0xae>
  40aacc:	075b      	lsls	r3, r3, #29
  40aace:	d424      	bmi.n	40ab1a <__swsetup_r+0x86>
  40aad0:	6922      	ldr	r2, [r4, #16]
  40aad2:	f045 0308 	orr.w	r3, r5, #8
  40aad6:	81a3      	strh	r3, [r4, #12]
  40aad8:	b29b      	uxth	r3, r3
  40aada:	2a00      	cmp	r2, #0
  40aadc:	d1e9      	bne.n	40aab2 <__swsetup_r+0x1e>
  40aade:	f403 7120 	and.w	r1, r3, #640	; 0x280
  40aae2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40aae6:	d0e4      	beq.n	40aab2 <__swsetup_r+0x1e>
  40aae8:	4630      	mov	r0, r6
  40aaea:	4621      	mov	r1, r4
  40aaec:	f001 fc8a 	bl	40c404 <__smakebuf_r>
  40aaf0:	89a3      	ldrh	r3, [r4, #12]
  40aaf2:	6922      	ldr	r2, [r4, #16]
  40aaf4:	e7dd      	b.n	40aab2 <__swsetup_r+0x1e>
  40aaf6:	0798      	lsls	r0, r3, #30
  40aaf8:	bf58      	it	pl
  40aafa:	6961      	ldrpl	r1, [r4, #20]
  40aafc:	60a1      	str	r1, [r4, #8]
  40aafe:	2a00      	cmp	r2, #0
  40ab00:	d1e0      	bne.n	40aac4 <__swsetup_r+0x30>
  40ab02:	89a3      	ldrh	r3, [r4, #12]
  40ab04:	061a      	lsls	r2, r3, #24
  40ab06:	d5dd      	bpl.n	40aac4 <__swsetup_r+0x30>
  40ab08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40ab0c:	81a3      	strh	r3, [r4, #12]
  40ab0e:	f04f 30ff 	mov.w	r0, #4294967295
  40ab12:	bd70      	pop	{r4, r5, r6, pc}
  40ab14:	f001 f8a8 	bl	40bc68 <__sinit>
  40ab18:	e7c5      	b.n	40aaa6 <__swsetup_r+0x12>
  40ab1a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40ab1c:	b149      	cbz	r1, 40ab32 <__swsetup_r+0x9e>
  40ab1e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40ab22:	4299      	cmp	r1, r3
  40ab24:	d003      	beq.n	40ab2e <__swsetup_r+0x9a>
  40ab26:	4630      	mov	r0, r6
  40ab28:	f001 f9e2 	bl	40bef0 <_free_r>
  40ab2c:	89a5      	ldrh	r5, [r4, #12]
  40ab2e:	2300      	movs	r3, #0
  40ab30:	6323      	str	r3, [r4, #48]	; 0x30
  40ab32:	6922      	ldr	r2, [r4, #16]
  40ab34:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  40ab38:	2100      	movs	r1, #0
  40ab3a:	b2ad      	uxth	r5, r5
  40ab3c:	6022      	str	r2, [r4, #0]
  40ab3e:	6061      	str	r1, [r4, #4]
  40ab40:	e7c7      	b.n	40aad2 <__swsetup_r+0x3e>
  40ab42:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  40ab46:	2309      	movs	r3, #9
  40ab48:	6033      	str	r3, [r6, #0]
  40ab4a:	f04f 30ff 	mov.w	r0, #4294967295
  40ab4e:	81a5      	strh	r5, [r4, #12]
  40ab50:	bd70      	pop	{r4, r5, r6, pc}
  40ab52:	bf00      	nop
  40ab54:	20000560 	.word	0x20000560

0040ab58 <register_fini>:
  40ab58:	4b02      	ldr	r3, [pc, #8]	; (40ab64 <register_fini+0xc>)
  40ab5a:	b113      	cbz	r3, 40ab62 <register_fini+0xa>
  40ab5c:	4802      	ldr	r0, [pc, #8]	; (40ab68 <register_fini+0x10>)
  40ab5e:	f000 b805 	b.w	40ab6c <atexit>
  40ab62:	4770      	bx	lr
  40ab64:	00000000 	.word	0x00000000
  40ab68:	0040bd65 	.word	0x0040bd65

0040ab6c <atexit>:
  40ab6c:	4601      	mov	r1, r0
  40ab6e:	2000      	movs	r0, #0
  40ab70:	4602      	mov	r2, r0
  40ab72:	4603      	mov	r3, r0
  40ab74:	f002 be92 	b.w	40d89c <__register_exitproc>

0040ab78 <quorem>:
  40ab78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ab7c:	6903      	ldr	r3, [r0, #16]
  40ab7e:	690d      	ldr	r5, [r1, #16]
  40ab80:	b083      	sub	sp, #12
  40ab82:	429d      	cmp	r5, r3
  40ab84:	4683      	mov	fp, r0
  40ab86:	f300 808c 	bgt.w	40aca2 <quorem+0x12a>
  40ab8a:	3d01      	subs	r5, #1
  40ab8c:	f101 0414 	add.w	r4, r1, #20
  40ab90:	f100 0a14 	add.w	sl, r0, #20
  40ab94:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  40ab98:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  40ab9c:	3201      	adds	r2, #1
  40ab9e:	fbb3 f8f2 	udiv	r8, r3, r2
  40aba2:	00aa      	lsls	r2, r5, #2
  40aba4:	4691      	mov	r9, r2
  40aba6:	9200      	str	r2, [sp, #0]
  40aba8:	4452      	add	r2, sl
  40abaa:	44a1      	add	r9, r4
  40abac:	9201      	str	r2, [sp, #4]
  40abae:	f1b8 0f00 	cmp.w	r8, #0
  40abb2:	d03e      	beq.n	40ac32 <quorem+0xba>
  40abb4:	2600      	movs	r6, #0
  40abb6:	4630      	mov	r0, r6
  40abb8:	4622      	mov	r2, r4
  40abba:	4653      	mov	r3, sl
  40abbc:	468c      	mov	ip, r1
  40abbe:	f852 7b04 	ldr.w	r7, [r2], #4
  40abc2:	6819      	ldr	r1, [r3, #0]
  40abc4:	fa1f fe87 	uxth.w	lr, r7
  40abc8:	0c3f      	lsrs	r7, r7, #16
  40abca:	fb0e 6e08 	mla	lr, lr, r8, r6
  40abce:	fb07 f608 	mul.w	r6, r7, r8
  40abd2:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  40abd6:	fa1f fe8e 	uxth.w	lr, lr
  40abda:	ebce 0e00 	rsb	lr, lr, r0
  40abde:	b28f      	uxth	r7, r1
  40abe0:	b2b0      	uxth	r0, r6
  40abe2:	4477      	add	r7, lr
  40abe4:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  40abe8:	eb00 4027 	add.w	r0, r0, r7, asr #16
  40abec:	b2bf      	uxth	r7, r7
  40abee:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  40abf2:	4591      	cmp	r9, r2
  40abf4:	f843 7b04 	str.w	r7, [r3], #4
  40abf8:	ea4f 4020 	mov.w	r0, r0, asr #16
  40abfc:	ea4f 4616 	mov.w	r6, r6, lsr #16
  40ac00:	d2dd      	bcs.n	40abbe <quorem+0x46>
  40ac02:	9a00      	ldr	r2, [sp, #0]
  40ac04:	4661      	mov	r1, ip
  40ac06:	f85a 3002 	ldr.w	r3, [sl, r2]
  40ac0a:	b993      	cbnz	r3, 40ac32 <quorem+0xba>
  40ac0c:	9a01      	ldr	r2, [sp, #4]
  40ac0e:	1f13      	subs	r3, r2, #4
  40ac10:	459a      	cmp	sl, r3
  40ac12:	d20c      	bcs.n	40ac2e <quorem+0xb6>
  40ac14:	f852 3c04 	ldr.w	r3, [r2, #-4]
  40ac18:	b94b      	cbnz	r3, 40ac2e <quorem+0xb6>
  40ac1a:	f1a2 0308 	sub.w	r3, r2, #8
  40ac1e:	e002      	b.n	40ac26 <quorem+0xae>
  40ac20:	681a      	ldr	r2, [r3, #0]
  40ac22:	3b04      	subs	r3, #4
  40ac24:	b91a      	cbnz	r2, 40ac2e <quorem+0xb6>
  40ac26:	459a      	cmp	sl, r3
  40ac28:	f105 35ff 	add.w	r5, r5, #4294967295
  40ac2c:	d3f8      	bcc.n	40ac20 <quorem+0xa8>
  40ac2e:	f8cb 5010 	str.w	r5, [fp, #16]
  40ac32:	4658      	mov	r0, fp
  40ac34:	f002 f9ca 	bl	40cfcc <__mcmp>
  40ac38:	2800      	cmp	r0, #0
  40ac3a:	db2e      	blt.n	40ac9a <quorem+0x122>
  40ac3c:	f108 0801 	add.w	r8, r8, #1
  40ac40:	4653      	mov	r3, sl
  40ac42:	2200      	movs	r2, #0
  40ac44:	f854 6b04 	ldr.w	r6, [r4], #4
  40ac48:	6818      	ldr	r0, [r3, #0]
  40ac4a:	b2b1      	uxth	r1, r6
  40ac4c:	1a51      	subs	r1, r2, r1
  40ac4e:	b287      	uxth	r7, r0
  40ac50:	0c36      	lsrs	r6, r6, #16
  40ac52:	4439      	add	r1, r7
  40ac54:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  40ac58:	eb00 4221 	add.w	r2, r0, r1, asr #16
  40ac5c:	b289      	uxth	r1, r1
  40ac5e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  40ac62:	45a1      	cmp	r9, r4
  40ac64:	f843 1b04 	str.w	r1, [r3], #4
  40ac68:	ea4f 4222 	mov.w	r2, r2, asr #16
  40ac6c:	d2ea      	bcs.n	40ac44 <quorem+0xcc>
  40ac6e:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  40ac72:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  40ac76:	b982      	cbnz	r2, 40ac9a <quorem+0x122>
  40ac78:	1f1a      	subs	r2, r3, #4
  40ac7a:	4592      	cmp	sl, r2
  40ac7c:	d20b      	bcs.n	40ac96 <quorem+0x11e>
  40ac7e:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40ac82:	b942      	cbnz	r2, 40ac96 <quorem+0x11e>
  40ac84:	3b08      	subs	r3, #8
  40ac86:	e002      	b.n	40ac8e <quorem+0x116>
  40ac88:	681a      	ldr	r2, [r3, #0]
  40ac8a:	3b04      	subs	r3, #4
  40ac8c:	b91a      	cbnz	r2, 40ac96 <quorem+0x11e>
  40ac8e:	459a      	cmp	sl, r3
  40ac90:	f105 35ff 	add.w	r5, r5, #4294967295
  40ac94:	d3f8      	bcc.n	40ac88 <quorem+0x110>
  40ac96:	f8cb 5010 	str.w	r5, [fp, #16]
  40ac9a:	4640      	mov	r0, r8
  40ac9c:	b003      	add	sp, #12
  40ac9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40aca2:	2000      	movs	r0, #0
  40aca4:	b003      	add	sp, #12
  40aca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40acaa:	bf00      	nop
  40acac:	0000      	movs	r0, r0
	...

0040acb0 <_dtoa_r>:
  40acb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40acb4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40acb6:	b09b      	sub	sp, #108	; 0x6c
  40acb8:	4604      	mov	r4, r0
  40acba:	4692      	mov	sl, r2
  40acbc:	469b      	mov	fp, r3
  40acbe:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  40acc0:	b141      	cbz	r1, 40acd4 <_dtoa_r+0x24>
  40acc2:	6c43      	ldr	r3, [r0, #68]	; 0x44
  40acc4:	2201      	movs	r2, #1
  40acc6:	409a      	lsls	r2, r3
  40acc8:	604b      	str	r3, [r1, #4]
  40acca:	608a      	str	r2, [r1, #8]
  40accc:	f001 ff88 	bl	40cbe0 <_Bfree>
  40acd0:	2300      	movs	r3, #0
  40acd2:	6423      	str	r3, [r4, #64]	; 0x40
  40acd4:	f1bb 0f00 	cmp.w	fp, #0
  40acd8:	46d9      	mov	r9, fp
  40acda:	db33      	blt.n	40ad44 <_dtoa_r+0x94>
  40acdc:	2300      	movs	r3, #0
  40acde:	602b      	str	r3, [r5, #0]
  40ace0:	4ba5      	ldr	r3, [pc, #660]	; (40af78 <_dtoa_r+0x2c8>)
  40ace2:	461a      	mov	r2, r3
  40ace4:	ea09 0303 	and.w	r3, r9, r3
  40ace8:	4293      	cmp	r3, r2
  40acea:	d014      	beq.n	40ad16 <_dtoa_r+0x66>
  40acec:	4650      	mov	r0, sl
  40acee:	4659      	mov	r1, fp
  40acf0:	2200      	movs	r2, #0
  40acf2:	2300      	movs	r3, #0
  40acf4:	f002 ff54 	bl	40dba0 <__aeabi_dcmpeq>
  40acf8:	4680      	mov	r8, r0
  40acfa:	b348      	cbz	r0, 40ad50 <_dtoa_r+0xa0>
  40acfc:	9e26      	ldr	r6, [sp, #152]	; 0x98
  40acfe:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40ad00:	2301      	movs	r3, #1
  40ad02:	6033      	str	r3, [r6, #0]
  40ad04:	2d00      	cmp	r5, #0
  40ad06:	f000 80ca 	beq.w	40ae9e <_dtoa_r+0x1ee>
  40ad0a:	489c      	ldr	r0, [pc, #624]	; (40af7c <_dtoa_r+0x2cc>)
  40ad0c:	6028      	str	r0, [r5, #0]
  40ad0e:	3801      	subs	r0, #1
  40ad10:	b01b      	add	sp, #108	; 0x6c
  40ad12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ad16:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40ad18:	f242 730f 	movw	r3, #9999	; 0x270f
  40ad1c:	602b      	str	r3, [r5, #0]
  40ad1e:	f1ba 0f00 	cmp.w	sl, #0
  40ad22:	f000 80a5 	beq.w	40ae70 <_dtoa_r+0x1c0>
  40ad26:	4896      	ldr	r0, [pc, #600]	; (40af80 <_dtoa_r+0x2d0>)
  40ad28:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40ad2a:	2e00      	cmp	r6, #0
  40ad2c:	d0f0      	beq.n	40ad10 <_dtoa_r+0x60>
  40ad2e:	78c3      	ldrb	r3, [r0, #3]
  40ad30:	2b00      	cmp	r3, #0
  40ad32:	f000 80b6 	beq.w	40aea2 <_dtoa_r+0x1f2>
  40ad36:	f100 0308 	add.w	r3, r0, #8
  40ad3a:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40ad3c:	602b      	str	r3, [r5, #0]
  40ad3e:	b01b      	add	sp, #108	; 0x6c
  40ad40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ad44:	2301      	movs	r3, #1
  40ad46:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  40ad4a:	602b      	str	r3, [r5, #0]
  40ad4c:	46cb      	mov	fp, r9
  40ad4e:	e7c7      	b.n	40ace0 <_dtoa_r+0x30>
  40ad50:	aa19      	add	r2, sp, #100	; 0x64
  40ad52:	ab18      	add	r3, sp, #96	; 0x60
  40ad54:	e88d 000c 	stmia.w	sp, {r2, r3}
  40ad58:	4620      	mov	r0, r4
  40ad5a:	4652      	mov	r2, sl
  40ad5c:	465b      	mov	r3, fp
  40ad5e:	f002 f9c5 	bl	40d0ec <__d2b>
  40ad62:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40ad66:	900a      	str	r0, [sp, #40]	; 0x28
  40ad68:	f040 808b 	bne.w	40ae82 <_dtoa_r+0x1d2>
  40ad6c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40ad6e:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40ad70:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40ad74:	443d      	add	r5, r7
  40ad76:	429d      	cmp	r5, r3
  40ad78:	f2c0 8295 	blt.w	40b2a6 <_dtoa_r+0x5f6>
  40ad7c:	331f      	adds	r3, #31
  40ad7e:	f205 4212 	addw	r2, r5, #1042	; 0x412
  40ad82:	1b5b      	subs	r3, r3, r5
  40ad84:	fa09 f303 	lsl.w	r3, r9, r3
  40ad88:	fa2a f202 	lsr.w	r2, sl, r2
  40ad8c:	ea43 0002 	orr.w	r0, r3, r2
  40ad90:	f7fc fdd0 	bl	407934 <__aeabi_ui2d>
  40ad94:	2601      	movs	r6, #1
  40ad96:	3d01      	subs	r5, #1
  40ad98:	46b8      	mov	r8, r7
  40ad9a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40ad9e:	9616      	str	r6, [sp, #88]	; 0x58
  40ada0:	2200      	movs	r2, #0
  40ada2:	4b78      	ldr	r3, [pc, #480]	; (40af84 <_dtoa_r+0x2d4>)
  40ada4:	f7fc fc88 	bl	4076b8 <__aeabi_dsub>
  40ada8:	a36d      	add	r3, pc, #436	; (adr r3, 40af60 <_dtoa_r+0x2b0>)
  40adaa:	e9d3 2300 	ldrd	r2, r3, [r3]
  40adae:	f7fc fe37 	bl	407a20 <__aeabi_dmul>
  40adb2:	a36d      	add	r3, pc, #436	; (adr r3, 40af68 <_dtoa_r+0x2b8>)
  40adb4:	e9d3 2300 	ldrd	r2, r3, [r3]
  40adb8:	f7fc fc80 	bl	4076bc <__adddf3>
  40adbc:	4606      	mov	r6, r0
  40adbe:	4628      	mov	r0, r5
  40adc0:	460f      	mov	r7, r1
  40adc2:	f7fc fdc7 	bl	407954 <__aeabi_i2d>
  40adc6:	a36a      	add	r3, pc, #424	; (adr r3, 40af70 <_dtoa_r+0x2c0>)
  40adc8:	e9d3 2300 	ldrd	r2, r3, [r3]
  40adcc:	f7fc fe28 	bl	407a20 <__aeabi_dmul>
  40add0:	4602      	mov	r2, r0
  40add2:	460b      	mov	r3, r1
  40add4:	4630      	mov	r0, r6
  40add6:	4639      	mov	r1, r7
  40add8:	f7fc fc70 	bl	4076bc <__adddf3>
  40addc:	4606      	mov	r6, r0
  40adde:	460f      	mov	r7, r1
  40ade0:	f002 ff10 	bl	40dc04 <__aeabi_d2iz>
  40ade4:	4639      	mov	r1, r7
  40ade6:	9007      	str	r0, [sp, #28]
  40ade8:	2200      	movs	r2, #0
  40adea:	4630      	mov	r0, r6
  40adec:	2300      	movs	r3, #0
  40adee:	f002 fee1 	bl	40dbb4 <__aeabi_dcmplt>
  40adf2:	2800      	cmp	r0, #0
  40adf4:	f040 8229 	bne.w	40b24a <_dtoa_r+0x59a>
  40adf8:	9e07      	ldr	r6, [sp, #28]
  40adfa:	2e16      	cmp	r6, #22
  40adfc:	f200 8222 	bhi.w	40b244 <_dtoa_r+0x594>
  40ae00:	4961      	ldr	r1, [pc, #388]	; (40af88 <_dtoa_r+0x2d8>)
  40ae02:	4652      	mov	r2, sl
  40ae04:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  40ae08:	465b      	mov	r3, fp
  40ae0a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40ae0e:	f002 feef 	bl	40dbf0 <__aeabi_dcmpgt>
  40ae12:	2800      	cmp	r0, #0
  40ae14:	f000 824c 	beq.w	40b2b0 <_dtoa_r+0x600>
  40ae18:	3e01      	subs	r6, #1
  40ae1a:	9607      	str	r6, [sp, #28]
  40ae1c:	2600      	movs	r6, #0
  40ae1e:	960e      	str	r6, [sp, #56]	; 0x38
  40ae20:	ebc5 0508 	rsb	r5, r5, r8
  40ae24:	3d01      	subs	r5, #1
  40ae26:	9506      	str	r5, [sp, #24]
  40ae28:	f100 8226 	bmi.w	40b278 <_dtoa_r+0x5c8>
  40ae2c:	2500      	movs	r5, #0
  40ae2e:	9508      	str	r5, [sp, #32]
  40ae30:	9e07      	ldr	r6, [sp, #28]
  40ae32:	2e00      	cmp	r6, #0
  40ae34:	f2c0 8217 	blt.w	40b266 <_dtoa_r+0x5b6>
  40ae38:	9d06      	ldr	r5, [sp, #24]
  40ae3a:	960d      	str	r6, [sp, #52]	; 0x34
  40ae3c:	4435      	add	r5, r6
  40ae3e:	2600      	movs	r6, #0
  40ae40:	9506      	str	r5, [sp, #24]
  40ae42:	960c      	str	r6, [sp, #48]	; 0x30
  40ae44:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40ae46:	2d09      	cmp	r5, #9
  40ae48:	d82d      	bhi.n	40aea6 <_dtoa_r+0x1f6>
  40ae4a:	2d05      	cmp	r5, #5
  40ae4c:	bfc4      	itt	gt
  40ae4e:	3d04      	subgt	r5, #4
  40ae50:	9524      	strgt	r5, [sp, #144]	; 0x90
  40ae52:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40ae54:	bfc8      	it	gt
  40ae56:	2500      	movgt	r5, #0
  40ae58:	f1a6 0302 	sub.w	r3, r6, #2
  40ae5c:	bfd8      	it	le
  40ae5e:	2501      	movle	r5, #1
  40ae60:	2b03      	cmp	r3, #3
  40ae62:	d822      	bhi.n	40aeaa <_dtoa_r+0x1fa>
  40ae64:	e8df f013 	tbh	[pc, r3, lsl #1]
  40ae68:	029e03b7 	.word	0x029e03b7
  40ae6c:	049a03c0 	.word	0x049a03c0
  40ae70:	4a46      	ldr	r2, [pc, #280]	; (40af8c <_dtoa_r+0x2dc>)
  40ae72:	4b43      	ldr	r3, [pc, #268]	; (40af80 <_dtoa_r+0x2d0>)
  40ae74:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40ae78:	2800      	cmp	r0, #0
  40ae7a:	bf0c      	ite	eq
  40ae7c:	4610      	moveq	r0, r2
  40ae7e:	4618      	movne	r0, r3
  40ae80:	e752      	b.n	40ad28 <_dtoa_r+0x78>
  40ae82:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40ae86:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40ae8a:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  40ae8e:	4650      	mov	r0, sl
  40ae90:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40ae94:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40ae98:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40ae9c:	e780      	b.n	40ada0 <_dtoa_r+0xf0>
  40ae9e:	483c      	ldr	r0, [pc, #240]	; (40af90 <_dtoa_r+0x2e0>)
  40aea0:	e736      	b.n	40ad10 <_dtoa_r+0x60>
  40aea2:	1cc3      	adds	r3, r0, #3
  40aea4:	e749      	b.n	40ad3a <_dtoa_r+0x8a>
  40aea6:	2500      	movs	r5, #0
  40aea8:	9524      	str	r5, [sp, #144]	; 0x90
  40aeaa:	2500      	movs	r5, #0
  40aeac:	6465      	str	r5, [r4, #68]	; 0x44
  40aeae:	4629      	mov	r1, r5
  40aeb0:	4620      	mov	r0, r4
  40aeb2:	f001 fe6f 	bl	40cb94 <_Balloc>
  40aeb6:	f04f 39ff 	mov.w	r9, #4294967295
  40aeba:	2601      	movs	r6, #1
  40aebc:	9009      	str	r0, [sp, #36]	; 0x24
  40aebe:	9525      	str	r5, [sp, #148]	; 0x94
  40aec0:	6420      	str	r0, [r4, #64]	; 0x40
  40aec2:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40aec6:	960b      	str	r6, [sp, #44]	; 0x2c
  40aec8:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40aeca:	2b00      	cmp	r3, #0
  40aecc:	f2c0 80d2 	blt.w	40b074 <_dtoa_r+0x3c4>
  40aed0:	9e07      	ldr	r6, [sp, #28]
  40aed2:	2e0e      	cmp	r6, #14
  40aed4:	f300 80ce 	bgt.w	40b074 <_dtoa_r+0x3c4>
  40aed8:	4b2b      	ldr	r3, [pc, #172]	; (40af88 <_dtoa_r+0x2d8>)
  40aeda:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40aede:	e9d3 0100 	ldrd	r0, r1, [r3]
  40aee2:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40aee6:	9925      	ldr	r1, [sp, #148]	; 0x94
  40aee8:	2900      	cmp	r1, #0
  40aeea:	f2c0 8380 	blt.w	40b5ee <_dtoa_r+0x93e>
  40aeee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40aef2:	4659      	mov	r1, fp
  40aef4:	4650      	mov	r0, sl
  40aef6:	f7fc febd 	bl	407c74 <__aeabi_ddiv>
  40aefa:	f002 fe83 	bl	40dc04 <__aeabi_d2iz>
  40aefe:	4605      	mov	r5, r0
  40af00:	f7fc fd28 	bl	407954 <__aeabi_i2d>
  40af04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40af08:	f7fc fd8a 	bl	407a20 <__aeabi_dmul>
  40af0c:	4602      	mov	r2, r0
  40af0e:	460b      	mov	r3, r1
  40af10:	4650      	mov	r0, sl
  40af12:	4659      	mov	r1, fp
  40af14:	f7fc fbd0 	bl	4076b8 <__aeabi_dsub>
  40af18:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40af1a:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40af1e:	f1b9 0f01 	cmp.w	r9, #1
  40af22:	4606      	mov	r6, r0
  40af24:	460f      	mov	r7, r1
  40af26:	7013      	strb	r3, [r2, #0]
  40af28:	f102 0b01 	add.w	fp, r2, #1
  40af2c:	d064      	beq.n	40aff8 <_dtoa_r+0x348>
  40af2e:	2200      	movs	r2, #0
  40af30:	4b18      	ldr	r3, [pc, #96]	; (40af94 <_dtoa_r+0x2e4>)
  40af32:	f7fc fd75 	bl	407a20 <__aeabi_dmul>
  40af36:	2200      	movs	r2, #0
  40af38:	2300      	movs	r3, #0
  40af3a:	4606      	mov	r6, r0
  40af3c:	460f      	mov	r7, r1
  40af3e:	f002 fe2f 	bl	40dba0 <__aeabi_dcmpeq>
  40af42:	2800      	cmp	r0, #0
  40af44:	f040 8081 	bne.w	40b04a <_dtoa_r+0x39a>
  40af48:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  40af4c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40af4e:	44c8      	add	r8, r9
  40af50:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  40af54:	f105 0902 	add.w	r9, r5, #2
  40af58:	9403      	str	r4, [sp, #12]
  40af5a:	e028      	b.n	40afae <_dtoa_r+0x2fe>
  40af5c:	f3af 8000 	nop.w
  40af60:	636f4361 	.word	0x636f4361
  40af64:	3fd287a7 	.word	0x3fd287a7
  40af68:	8b60c8b3 	.word	0x8b60c8b3
  40af6c:	3fc68a28 	.word	0x3fc68a28
  40af70:	509f79fb 	.word	0x509f79fb
  40af74:	3fd34413 	.word	0x3fd34413
  40af78:	7ff00000 	.word	0x7ff00000
  40af7c:	0040ecad 	.word	0x0040ecad
  40af80:	0040ecec 	.word	0x0040ecec
  40af84:	3ff80000 	.word	0x3ff80000
  40af88:	0040ed00 	.word	0x0040ed00
  40af8c:	0040ece0 	.word	0x0040ece0
  40af90:	0040ecac 	.word	0x0040ecac
  40af94:	40240000 	.word	0x40240000
  40af98:	f7fc fd42 	bl	407a20 <__aeabi_dmul>
  40af9c:	2200      	movs	r2, #0
  40af9e:	2300      	movs	r3, #0
  40afa0:	4606      	mov	r6, r0
  40afa2:	460f      	mov	r7, r1
  40afa4:	f002 fdfc 	bl	40dba0 <__aeabi_dcmpeq>
  40afa8:	2800      	cmp	r0, #0
  40afaa:	f040 83c1 	bne.w	40b730 <_dtoa_r+0xa80>
  40afae:	4652      	mov	r2, sl
  40afb0:	465b      	mov	r3, fp
  40afb2:	4630      	mov	r0, r6
  40afb4:	4639      	mov	r1, r7
  40afb6:	f7fc fe5d 	bl	407c74 <__aeabi_ddiv>
  40afba:	f002 fe23 	bl	40dc04 <__aeabi_d2iz>
  40afbe:	4605      	mov	r5, r0
  40afc0:	f7fc fcc8 	bl	407954 <__aeabi_i2d>
  40afc4:	4652      	mov	r2, sl
  40afc6:	465b      	mov	r3, fp
  40afc8:	f7fc fd2a 	bl	407a20 <__aeabi_dmul>
  40afcc:	4602      	mov	r2, r0
  40afce:	460b      	mov	r3, r1
  40afd0:	4630      	mov	r0, r6
  40afd2:	4639      	mov	r1, r7
  40afd4:	f7fc fb70 	bl	4076b8 <__aeabi_dsub>
  40afd8:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  40afdc:	45c1      	cmp	r9, r8
  40afde:	f809 ec01 	strb.w	lr, [r9, #-1]
  40afe2:	464c      	mov	r4, r9
  40afe4:	4606      	mov	r6, r0
  40afe6:	460f      	mov	r7, r1
  40afe8:	f04f 0200 	mov.w	r2, #0
  40afec:	4ba7      	ldr	r3, [pc, #668]	; (40b28c <_dtoa_r+0x5dc>)
  40afee:	f109 0901 	add.w	r9, r9, #1
  40aff2:	d1d1      	bne.n	40af98 <_dtoa_r+0x2e8>
  40aff4:	46a3      	mov	fp, r4
  40aff6:	9c03      	ldr	r4, [sp, #12]
  40aff8:	4632      	mov	r2, r6
  40affa:	463b      	mov	r3, r7
  40affc:	4630      	mov	r0, r6
  40affe:	4639      	mov	r1, r7
  40b000:	f7fc fb5c 	bl	4076bc <__adddf3>
  40b004:	4606      	mov	r6, r0
  40b006:	460f      	mov	r7, r1
  40b008:	4632      	mov	r2, r6
  40b00a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40b00e:	463b      	mov	r3, r7
  40b010:	f002 fdd0 	bl	40dbb4 <__aeabi_dcmplt>
  40b014:	b940      	cbnz	r0, 40b028 <_dtoa_r+0x378>
  40b016:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40b01a:	4632      	mov	r2, r6
  40b01c:	463b      	mov	r3, r7
  40b01e:	f002 fdbf 	bl	40dba0 <__aeabi_dcmpeq>
  40b022:	b190      	cbz	r0, 40b04a <_dtoa_r+0x39a>
  40b024:	07eb      	lsls	r3, r5, #31
  40b026:	d510      	bpl.n	40b04a <_dtoa_r+0x39a>
  40b028:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40b02c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40b02e:	e005      	b.n	40b03c <_dtoa_r+0x38c>
  40b030:	429a      	cmp	r2, r3
  40b032:	f000 8429 	beq.w	40b888 <_dtoa_r+0xbd8>
  40b036:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  40b03a:	469b      	mov	fp, r3
  40b03c:	2d39      	cmp	r5, #57	; 0x39
  40b03e:	f10b 33ff 	add.w	r3, fp, #4294967295
  40b042:	d0f5      	beq.n	40b030 <_dtoa_r+0x380>
  40b044:	1c6a      	adds	r2, r5, #1
  40b046:	b2d2      	uxtb	r2, r2
  40b048:	701a      	strb	r2, [r3, #0]
  40b04a:	4620      	mov	r0, r4
  40b04c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b04e:	f001 fdc7 	bl	40cbe0 <_Bfree>
  40b052:	9e07      	ldr	r6, [sp, #28]
  40b054:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40b056:	1c73      	adds	r3, r6, #1
  40b058:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40b05a:	2200      	movs	r2, #0
  40b05c:	f88b 2000 	strb.w	r2, [fp]
  40b060:	602b      	str	r3, [r5, #0]
  40b062:	2e00      	cmp	r6, #0
  40b064:	f000 8325 	beq.w	40b6b2 <_dtoa_r+0xa02>
  40b068:	9809      	ldr	r0, [sp, #36]	; 0x24
  40b06a:	f8c6 b000 	str.w	fp, [r6]
  40b06e:	b01b      	add	sp, #108	; 0x6c
  40b070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b074:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40b076:	2d00      	cmp	r5, #0
  40b078:	f000 8103 	beq.w	40b282 <_dtoa_r+0x5d2>
  40b07c:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40b07e:	2e01      	cmp	r6, #1
  40b080:	f340 82dc 	ble.w	40b63c <_dtoa_r+0x98c>
  40b084:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40b086:	f109 37ff 	add.w	r7, r9, #4294967295
  40b08a:	42be      	cmp	r6, r7
  40b08c:	f2c0 8389 	blt.w	40b7a2 <_dtoa_r+0xaf2>
  40b090:	1bf7      	subs	r7, r6, r7
  40b092:	f1b9 0f00 	cmp.w	r9, #0
  40b096:	f2c0 8487 	blt.w	40b9a8 <_dtoa_r+0xcf8>
  40b09a:	9d08      	ldr	r5, [sp, #32]
  40b09c:	464b      	mov	r3, r9
  40b09e:	9e08      	ldr	r6, [sp, #32]
  40b0a0:	4620      	mov	r0, r4
  40b0a2:	441e      	add	r6, r3
  40b0a4:	9608      	str	r6, [sp, #32]
  40b0a6:	9e06      	ldr	r6, [sp, #24]
  40b0a8:	2101      	movs	r1, #1
  40b0aa:	441e      	add	r6, r3
  40b0ac:	9606      	str	r6, [sp, #24]
  40b0ae:	f001 fe39 	bl	40cd24 <__i2b>
  40b0b2:	4606      	mov	r6, r0
  40b0b4:	b165      	cbz	r5, 40b0d0 <_dtoa_r+0x420>
  40b0b6:	9806      	ldr	r0, [sp, #24]
  40b0b8:	2800      	cmp	r0, #0
  40b0ba:	dd09      	ble.n	40b0d0 <_dtoa_r+0x420>
  40b0bc:	4603      	mov	r3, r0
  40b0be:	9908      	ldr	r1, [sp, #32]
  40b0c0:	42ab      	cmp	r3, r5
  40b0c2:	bfa8      	it	ge
  40b0c4:	462b      	movge	r3, r5
  40b0c6:	1ac9      	subs	r1, r1, r3
  40b0c8:	1ac0      	subs	r0, r0, r3
  40b0ca:	9108      	str	r1, [sp, #32]
  40b0cc:	1aed      	subs	r5, r5, r3
  40b0ce:	9006      	str	r0, [sp, #24]
  40b0d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40b0d2:	2a00      	cmp	r2, #0
  40b0d4:	dd1d      	ble.n	40b112 <_dtoa_r+0x462>
  40b0d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40b0d8:	2b00      	cmp	r3, #0
  40b0da:	f000 8358 	beq.w	40b78e <_dtoa_r+0xade>
  40b0de:	2f00      	cmp	r7, #0
  40b0e0:	dd11      	ble.n	40b106 <_dtoa_r+0x456>
  40b0e2:	4631      	mov	r1, r6
  40b0e4:	463a      	mov	r2, r7
  40b0e6:	4620      	mov	r0, r4
  40b0e8:	f001 fec4 	bl	40ce74 <__pow5mult>
  40b0ec:	4606      	mov	r6, r0
  40b0ee:	4631      	mov	r1, r6
  40b0f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40b0f2:	4620      	mov	r0, r4
  40b0f4:	f001 fe20 	bl	40cd38 <__multiply>
  40b0f8:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b0fa:	4680      	mov	r8, r0
  40b0fc:	4620      	mov	r0, r4
  40b0fe:	f001 fd6f 	bl	40cbe0 <_Bfree>
  40b102:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  40b106:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  40b10a:	ebbe 0207 	subs.w	r2, lr, r7
  40b10e:	f040 828f 	bne.w	40b630 <_dtoa_r+0x980>
  40b112:	4620      	mov	r0, r4
  40b114:	2101      	movs	r1, #1
  40b116:	f001 fe05 	bl	40cd24 <__i2b>
  40b11a:	4680      	mov	r8, r0
  40b11c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b11e:	2800      	cmp	r0, #0
  40b120:	dd05      	ble.n	40b12e <_dtoa_r+0x47e>
  40b122:	4641      	mov	r1, r8
  40b124:	4620      	mov	r0, r4
  40b126:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40b128:	f001 fea4 	bl	40ce74 <__pow5mult>
  40b12c:	4680      	mov	r8, r0
  40b12e:	9924      	ldr	r1, [sp, #144]	; 0x90
  40b130:	2901      	cmp	r1, #1
  40b132:	f340 82c1 	ble.w	40b6b8 <_dtoa_r+0xa08>
  40b136:	2700      	movs	r7, #0
  40b138:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b13a:	2800      	cmp	r0, #0
  40b13c:	f040 82af 	bne.w	40b69e <_dtoa_r+0x9ee>
  40b140:	2001      	movs	r0, #1
  40b142:	9b06      	ldr	r3, [sp, #24]
  40b144:	4403      	add	r3, r0
  40b146:	f013 031f 	ands.w	r3, r3, #31
  40b14a:	f000 80a1 	beq.w	40b290 <_dtoa_r+0x5e0>
  40b14e:	f1c3 0220 	rsb	r2, r3, #32
  40b152:	2a04      	cmp	r2, #4
  40b154:	f340 84b7 	ble.w	40bac6 <_dtoa_r+0xe16>
  40b158:	9908      	ldr	r1, [sp, #32]
  40b15a:	9a06      	ldr	r2, [sp, #24]
  40b15c:	f1c3 031c 	rsb	r3, r3, #28
  40b160:	4419      	add	r1, r3
  40b162:	441a      	add	r2, r3
  40b164:	9108      	str	r1, [sp, #32]
  40b166:	441d      	add	r5, r3
  40b168:	9206      	str	r2, [sp, #24]
  40b16a:	9908      	ldr	r1, [sp, #32]
  40b16c:	2900      	cmp	r1, #0
  40b16e:	dd05      	ble.n	40b17c <_dtoa_r+0x4cc>
  40b170:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b172:	9a08      	ldr	r2, [sp, #32]
  40b174:	4620      	mov	r0, r4
  40b176:	f001 fecb 	bl	40cf10 <__lshift>
  40b17a:	900a      	str	r0, [sp, #40]	; 0x28
  40b17c:	9a06      	ldr	r2, [sp, #24]
  40b17e:	2a00      	cmp	r2, #0
  40b180:	dd04      	ble.n	40b18c <_dtoa_r+0x4dc>
  40b182:	4641      	mov	r1, r8
  40b184:	4620      	mov	r0, r4
  40b186:	f001 fec3 	bl	40cf10 <__lshift>
  40b18a:	4680      	mov	r8, r0
  40b18c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40b18e:	2b00      	cmp	r3, #0
  40b190:	f040 826a 	bne.w	40b668 <_dtoa_r+0x9b8>
  40b194:	f1b9 0f00 	cmp.w	r9, #0
  40b198:	f340 82a6 	ble.w	40b6e8 <_dtoa_r+0xa38>
  40b19c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40b19e:	2800      	cmp	r0, #0
  40b1a0:	f040 8088 	bne.w	40b2b4 <_dtoa_r+0x604>
  40b1a4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40b1a6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40b1a8:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40b1ac:	e006      	b.n	40b1bc <_dtoa_r+0x50c>
  40b1ae:	4639      	mov	r1, r7
  40b1b0:	4620      	mov	r0, r4
  40b1b2:	220a      	movs	r2, #10
  40b1b4:	2300      	movs	r3, #0
  40b1b6:	f001 fd1d 	bl	40cbf4 <__multadd>
  40b1ba:	4607      	mov	r7, r0
  40b1bc:	4638      	mov	r0, r7
  40b1be:	4641      	mov	r1, r8
  40b1c0:	f7ff fcda 	bl	40ab78 <quorem>
  40b1c4:	3030      	adds	r0, #48	; 0x30
  40b1c6:	f80b 0005 	strb.w	r0, [fp, r5]
  40b1ca:	3501      	adds	r5, #1
  40b1cc:	45a9      	cmp	r9, r5
  40b1ce:	dcee      	bgt.n	40b1ae <_dtoa_r+0x4fe>
  40b1d0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40b1d4:	4682      	mov	sl, r0
  40b1d6:	970a      	str	r7, [sp, #40]	; 0x28
  40b1d8:	f1b9 0f01 	cmp.w	r9, #1
  40b1dc:	bfac      	ite	ge
  40b1de:	44cb      	addge	fp, r9
  40b1e0:	f10b 0b01 	addlt.w	fp, fp, #1
  40b1e4:	2500      	movs	r5, #0
  40b1e6:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b1e8:	2201      	movs	r2, #1
  40b1ea:	4620      	mov	r0, r4
  40b1ec:	f001 fe90 	bl	40cf10 <__lshift>
  40b1f0:	4641      	mov	r1, r8
  40b1f2:	900a      	str	r0, [sp, #40]	; 0x28
  40b1f4:	f001 feea 	bl	40cfcc <__mcmp>
  40b1f8:	2800      	cmp	r0, #0
  40b1fa:	f340 8309 	ble.w	40b810 <_dtoa_r+0xb60>
  40b1fe:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  40b202:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b204:	e005      	b.n	40b212 <_dtoa_r+0x562>
  40b206:	4299      	cmp	r1, r3
  40b208:	f000 828b 	beq.w	40b722 <_dtoa_r+0xa72>
  40b20c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40b210:	469b      	mov	fp, r3
  40b212:	2a39      	cmp	r2, #57	; 0x39
  40b214:	f10b 33ff 	add.w	r3, fp, #4294967295
  40b218:	d0f5      	beq.n	40b206 <_dtoa_r+0x556>
  40b21a:	3201      	adds	r2, #1
  40b21c:	701a      	strb	r2, [r3, #0]
  40b21e:	4641      	mov	r1, r8
  40b220:	4620      	mov	r0, r4
  40b222:	f001 fcdd 	bl	40cbe0 <_Bfree>
  40b226:	2e00      	cmp	r6, #0
  40b228:	f43f af0f 	beq.w	40b04a <_dtoa_r+0x39a>
  40b22c:	b12d      	cbz	r5, 40b23a <_dtoa_r+0x58a>
  40b22e:	42b5      	cmp	r5, r6
  40b230:	d003      	beq.n	40b23a <_dtoa_r+0x58a>
  40b232:	4629      	mov	r1, r5
  40b234:	4620      	mov	r0, r4
  40b236:	f001 fcd3 	bl	40cbe0 <_Bfree>
  40b23a:	4631      	mov	r1, r6
  40b23c:	4620      	mov	r0, r4
  40b23e:	f001 fccf 	bl	40cbe0 <_Bfree>
  40b242:	e702      	b.n	40b04a <_dtoa_r+0x39a>
  40b244:	2601      	movs	r6, #1
  40b246:	960e      	str	r6, [sp, #56]	; 0x38
  40b248:	e5ea      	b.n	40ae20 <_dtoa_r+0x170>
  40b24a:	9807      	ldr	r0, [sp, #28]
  40b24c:	f7fc fb82 	bl	407954 <__aeabi_i2d>
  40b250:	4632      	mov	r2, r6
  40b252:	463b      	mov	r3, r7
  40b254:	f002 fca4 	bl	40dba0 <__aeabi_dcmpeq>
  40b258:	2800      	cmp	r0, #0
  40b25a:	f47f adcd 	bne.w	40adf8 <_dtoa_r+0x148>
  40b25e:	9e07      	ldr	r6, [sp, #28]
  40b260:	3e01      	subs	r6, #1
  40b262:	9607      	str	r6, [sp, #28]
  40b264:	e5c8      	b.n	40adf8 <_dtoa_r+0x148>
  40b266:	9e07      	ldr	r6, [sp, #28]
  40b268:	9d08      	ldr	r5, [sp, #32]
  40b26a:	1bad      	subs	r5, r5, r6
  40b26c:	9508      	str	r5, [sp, #32]
  40b26e:	4275      	negs	r5, r6
  40b270:	2600      	movs	r6, #0
  40b272:	950c      	str	r5, [sp, #48]	; 0x30
  40b274:	960d      	str	r6, [sp, #52]	; 0x34
  40b276:	e5e5      	b.n	40ae44 <_dtoa_r+0x194>
  40b278:	426d      	negs	r5, r5
  40b27a:	2600      	movs	r6, #0
  40b27c:	9508      	str	r5, [sp, #32]
  40b27e:	9606      	str	r6, [sp, #24]
  40b280:	e5d6      	b.n	40ae30 <_dtoa_r+0x180>
  40b282:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40b284:	9d08      	ldr	r5, [sp, #32]
  40b286:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40b288:	e714      	b.n	40b0b4 <_dtoa_r+0x404>
  40b28a:	bf00      	nop
  40b28c:	40240000 	.word	0x40240000
  40b290:	231c      	movs	r3, #28
  40b292:	f8dd e020 	ldr.w	lr, [sp, #32]
  40b296:	9806      	ldr	r0, [sp, #24]
  40b298:	449e      	add	lr, r3
  40b29a:	4418      	add	r0, r3
  40b29c:	f8cd e020 	str.w	lr, [sp, #32]
  40b2a0:	441d      	add	r5, r3
  40b2a2:	9006      	str	r0, [sp, #24]
  40b2a4:	e761      	b.n	40b16a <_dtoa_r+0x4ba>
  40b2a6:	48a7      	ldr	r0, [pc, #668]	; (40b544 <_dtoa_r+0x894>)
  40b2a8:	1b40      	subs	r0, r0, r5
  40b2aa:	fa0a f000 	lsl.w	r0, sl, r0
  40b2ae:	e56f      	b.n	40ad90 <_dtoa_r+0xe0>
  40b2b0:	900e      	str	r0, [sp, #56]	; 0x38
  40b2b2:	e5b5      	b.n	40ae20 <_dtoa_r+0x170>
  40b2b4:	2d00      	cmp	r5, #0
  40b2b6:	dd05      	ble.n	40b2c4 <_dtoa_r+0x614>
  40b2b8:	4631      	mov	r1, r6
  40b2ba:	462a      	mov	r2, r5
  40b2bc:	4620      	mov	r0, r4
  40b2be:	f001 fe27 	bl	40cf10 <__lshift>
  40b2c2:	4606      	mov	r6, r0
  40b2c4:	2f00      	cmp	r7, #0
  40b2c6:	f040 82e9 	bne.w	40b89c <_dtoa_r+0xbec>
  40b2ca:	4637      	mov	r7, r6
  40b2cc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b2ce:	9809      	ldr	r0, [sp, #36]	; 0x24
  40b2d0:	444d      	add	r5, r9
  40b2d2:	9508      	str	r5, [sp, #32]
  40b2d4:	f00a 0501 	and.w	r5, sl, #1
  40b2d8:	950b      	str	r5, [sp, #44]	; 0x2c
  40b2da:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  40b2de:	1c45      	adds	r5, r0, #1
  40b2e0:	e00a      	b.n	40b2f8 <_dtoa_r+0x648>
  40b2e2:	f001 fc87 	bl	40cbf4 <__multadd>
  40b2e6:	4639      	mov	r1, r7
  40b2e8:	4606      	mov	r6, r0
  40b2ea:	220a      	movs	r2, #10
  40b2ec:	4620      	mov	r0, r4
  40b2ee:	2300      	movs	r3, #0
  40b2f0:	f001 fc80 	bl	40cbf4 <__multadd>
  40b2f4:	4607      	mov	r7, r0
  40b2f6:	3501      	adds	r5, #1
  40b2f8:	4641      	mov	r1, r8
  40b2fa:	4648      	mov	r0, r9
  40b2fc:	f7ff fc3c 	bl	40ab78 <quorem>
  40b300:	4631      	mov	r1, r6
  40b302:	4683      	mov	fp, r0
  40b304:	4648      	mov	r0, r9
  40b306:	f001 fe61 	bl	40cfcc <__mcmp>
  40b30a:	4641      	mov	r1, r8
  40b30c:	9003      	str	r0, [sp, #12]
  40b30e:	463a      	mov	r2, r7
  40b310:	4620      	mov	r0, r4
  40b312:	f001 fe7f 	bl	40d014 <__mdiff>
  40b316:	68c2      	ldr	r2, [r0, #12]
  40b318:	1e69      	subs	r1, r5, #1
  40b31a:	4603      	mov	r3, r0
  40b31c:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  40b320:	9106      	str	r1, [sp, #24]
  40b322:	2a00      	cmp	r2, #0
  40b324:	f040 8193 	bne.w	40b64e <_dtoa_r+0x99e>
  40b328:	4619      	mov	r1, r3
  40b32a:	4648      	mov	r0, r9
  40b32c:	9302      	str	r3, [sp, #8]
  40b32e:	f001 fe4d 	bl	40cfcc <__mcmp>
  40b332:	9b02      	ldr	r3, [sp, #8]
  40b334:	4602      	mov	r2, r0
  40b336:	4619      	mov	r1, r3
  40b338:	4620      	mov	r0, r4
  40b33a:	9202      	str	r2, [sp, #8]
  40b33c:	f001 fc50 	bl	40cbe0 <_Bfree>
  40b340:	9a02      	ldr	r2, [sp, #8]
  40b342:	b92a      	cbnz	r2, 40b350 <_dtoa_r+0x6a0>
  40b344:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b346:	b91b      	cbnz	r3, 40b350 <_dtoa_r+0x6a0>
  40b348:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40b34a:	2800      	cmp	r0, #0
  40b34c:	f000 8393 	beq.w	40ba76 <_dtoa_r+0xdc6>
  40b350:	9b03      	ldr	r3, [sp, #12]
  40b352:	2b00      	cmp	r3, #0
  40b354:	f2c0 8234 	blt.w	40b7c0 <_dtoa_r+0xb10>
  40b358:	d105      	bne.n	40b366 <_dtoa_r+0x6b6>
  40b35a:	9824      	ldr	r0, [sp, #144]	; 0x90
  40b35c:	b918      	cbnz	r0, 40b366 <_dtoa_r+0x6b6>
  40b35e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b360:	2900      	cmp	r1, #0
  40b362:	f000 822d 	beq.w	40b7c0 <_dtoa_r+0xb10>
  40b366:	2a00      	cmp	r2, #0
  40b368:	f300 82ac 	bgt.w	40b8c4 <_dtoa_r+0xc14>
  40b36c:	f8dd e020 	ldr.w	lr, [sp, #32]
  40b370:	f805 ac01 	strb.w	sl, [r5, #-1]
  40b374:	4575      	cmp	r5, lr
  40b376:	46ab      	mov	fp, r5
  40b378:	f000 82b4 	beq.w	40b8e4 <_dtoa_r+0xc34>
  40b37c:	4649      	mov	r1, r9
  40b37e:	220a      	movs	r2, #10
  40b380:	2300      	movs	r3, #0
  40b382:	4620      	mov	r0, r4
  40b384:	f001 fc36 	bl	40cbf4 <__multadd>
  40b388:	42be      	cmp	r6, r7
  40b38a:	4681      	mov	r9, r0
  40b38c:	4631      	mov	r1, r6
  40b38e:	4620      	mov	r0, r4
  40b390:	f04f 020a 	mov.w	r2, #10
  40b394:	f04f 0300 	mov.w	r3, #0
  40b398:	d1a3      	bne.n	40b2e2 <_dtoa_r+0x632>
  40b39a:	f001 fc2b 	bl	40cbf4 <__multadd>
  40b39e:	4606      	mov	r6, r0
  40b3a0:	4607      	mov	r7, r0
  40b3a2:	e7a8      	b.n	40b2f6 <_dtoa_r+0x646>
  40b3a4:	2600      	movs	r6, #0
  40b3a6:	960b      	str	r6, [sp, #44]	; 0x2c
  40b3a8:	9e07      	ldr	r6, [sp, #28]
  40b3aa:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  40b3ae:	44b6      	add	lr, r6
  40b3b0:	f10e 0901 	add.w	r9, lr, #1
  40b3b4:	f1b9 0f00 	cmp.w	r9, #0
  40b3b8:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  40b3bc:	464e      	mov	r6, r9
  40b3be:	f340 8150 	ble.w	40b662 <_dtoa_r+0x9b2>
  40b3c2:	2100      	movs	r1, #0
  40b3c4:	2e17      	cmp	r6, #23
  40b3c6:	6461      	str	r1, [r4, #68]	; 0x44
  40b3c8:	d90a      	bls.n	40b3e0 <_dtoa_r+0x730>
  40b3ca:	2201      	movs	r2, #1
  40b3cc:	2304      	movs	r3, #4
  40b3ce:	005b      	lsls	r3, r3, #1
  40b3d0:	f103 0014 	add.w	r0, r3, #20
  40b3d4:	42b0      	cmp	r0, r6
  40b3d6:	4611      	mov	r1, r2
  40b3d8:	f102 0201 	add.w	r2, r2, #1
  40b3dc:	d9f7      	bls.n	40b3ce <_dtoa_r+0x71e>
  40b3de:	6461      	str	r1, [r4, #68]	; 0x44
  40b3e0:	4620      	mov	r0, r4
  40b3e2:	f001 fbd7 	bl	40cb94 <_Balloc>
  40b3e6:	2e0e      	cmp	r6, #14
  40b3e8:	9009      	str	r0, [sp, #36]	; 0x24
  40b3ea:	6420      	str	r0, [r4, #64]	; 0x40
  40b3ec:	f63f ad6c 	bhi.w	40aec8 <_dtoa_r+0x218>
  40b3f0:	2d00      	cmp	r5, #0
  40b3f2:	f43f ad69 	beq.w	40aec8 <_dtoa_r+0x218>
  40b3f6:	9d07      	ldr	r5, [sp, #28]
  40b3f8:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  40b3fc:	2d00      	cmp	r5, #0
  40b3fe:	f340 821c 	ble.w	40b83a <_dtoa_r+0xb8a>
  40b402:	4b51      	ldr	r3, [pc, #324]	; (40b548 <_dtoa_r+0x898>)
  40b404:	f005 020f 	and.w	r2, r5, #15
  40b408:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40b40c:	112d      	asrs	r5, r5, #4
  40b40e:	e9d3 6700 	ldrd	r6, r7, [r3]
  40b412:	06eb      	lsls	r3, r5, #27
  40b414:	f140 81cd 	bpl.w	40b7b2 <_dtoa_r+0xb02>
  40b418:	4b4c      	ldr	r3, [pc, #304]	; (40b54c <_dtoa_r+0x89c>)
  40b41a:	4650      	mov	r0, sl
  40b41c:	4659      	mov	r1, fp
  40b41e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40b422:	f7fc fc27 	bl	407c74 <__aeabi_ddiv>
  40b426:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40b42a:	f005 050f 	and.w	r5, r5, #15
  40b42e:	f04f 0803 	mov.w	r8, #3
  40b432:	b18d      	cbz	r5, 40b458 <_dtoa_r+0x7a8>
  40b434:	f8df a114 	ldr.w	sl, [pc, #276]	; 40b54c <_dtoa_r+0x89c>
  40b438:	4630      	mov	r0, r6
  40b43a:	4639      	mov	r1, r7
  40b43c:	07ee      	lsls	r6, r5, #31
  40b43e:	d505      	bpl.n	40b44c <_dtoa_r+0x79c>
  40b440:	e9da 2300 	ldrd	r2, r3, [sl]
  40b444:	f108 0801 	add.w	r8, r8, #1
  40b448:	f7fc faea 	bl	407a20 <__aeabi_dmul>
  40b44c:	106d      	asrs	r5, r5, #1
  40b44e:	f10a 0a08 	add.w	sl, sl, #8
  40b452:	d1f3      	bne.n	40b43c <_dtoa_r+0x78c>
  40b454:	4606      	mov	r6, r0
  40b456:	460f      	mov	r7, r1
  40b458:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40b45c:	4632      	mov	r2, r6
  40b45e:	463b      	mov	r3, r7
  40b460:	f7fc fc08 	bl	407c74 <__aeabi_ddiv>
  40b464:	4682      	mov	sl, r0
  40b466:	468b      	mov	fp, r1
  40b468:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40b46a:	b145      	cbz	r5, 40b47e <_dtoa_r+0x7ce>
  40b46c:	4650      	mov	r0, sl
  40b46e:	4659      	mov	r1, fp
  40b470:	2200      	movs	r2, #0
  40b472:	4b37      	ldr	r3, [pc, #220]	; (40b550 <_dtoa_r+0x8a0>)
  40b474:	f002 fb9e 	bl	40dbb4 <__aeabi_dcmplt>
  40b478:	2800      	cmp	r0, #0
  40b47a:	f040 82aa 	bne.w	40b9d2 <_dtoa_r+0xd22>
  40b47e:	4640      	mov	r0, r8
  40b480:	f7fc fa68 	bl	407954 <__aeabi_i2d>
  40b484:	4652      	mov	r2, sl
  40b486:	465b      	mov	r3, fp
  40b488:	f7fc faca 	bl	407a20 <__aeabi_dmul>
  40b48c:	2200      	movs	r2, #0
  40b48e:	4b31      	ldr	r3, [pc, #196]	; (40b554 <_dtoa_r+0x8a4>)
  40b490:	f7fc f914 	bl	4076bc <__adddf3>
  40b494:	4606      	mov	r6, r0
  40b496:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40b49a:	f1b9 0f00 	cmp.w	r9, #0
  40b49e:	f000 815a 	beq.w	40b756 <_dtoa_r+0xaa6>
  40b4a2:	9d07      	ldr	r5, [sp, #28]
  40b4a4:	46c8      	mov	r8, r9
  40b4a6:	9517      	str	r5, [sp, #92]	; 0x5c
  40b4a8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40b4aa:	2d00      	cmp	r5, #0
  40b4ac:	f000 8223 	beq.w	40b8f6 <_dtoa_r+0xc46>
  40b4b0:	4b25      	ldr	r3, [pc, #148]	; (40b548 <_dtoa_r+0x898>)
  40b4b2:	2000      	movs	r0, #0
  40b4b4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40b4b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40b4bc:	4926      	ldr	r1, [pc, #152]	; (40b558 <_dtoa_r+0x8a8>)
  40b4be:	f7fc fbd9 	bl	407c74 <__aeabi_ddiv>
  40b4c2:	4632      	mov	r2, r6
  40b4c4:	463b      	mov	r3, r7
  40b4c6:	f7fc f8f7 	bl	4076b8 <__aeabi_dsub>
  40b4ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40b4ce:	4659      	mov	r1, fp
  40b4d0:	4650      	mov	r0, sl
  40b4d2:	f002 fb97 	bl	40dc04 <__aeabi_d2iz>
  40b4d6:	4605      	mov	r5, r0
  40b4d8:	f7fc fa3c 	bl	407954 <__aeabi_i2d>
  40b4dc:	4602      	mov	r2, r0
  40b4de:	460b      	mov	r3, r1
  40b4e0:	4650      	mov	r0, sl
  40b4e2:	4659      	mov	r1, fp
  40b4e4:	f7fc f8e8 	bl	4076b8 <__aeabi_dsub>
  40b4e8:	3530      	adds	r5, #48	; 0x30
  40b4ea:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40b4ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40b4f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40b4f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40b4f8:	b2ed      	uxtb	r5, r5
  40b4fa:	7035      	strb	r5, [r6, #0]
  40b4fc:	f106 0b01 	add.w	fp, r6, #1
  40b500:	f002 fb76 	bl	40dbf0 <__aeabi_dcmpgt>
  40b504:	2800      	cmp	r0, #0
  40b506:	f040 82ab 	bne.w	40ba60 <_dtoa_r+0xdb0>
  40b50a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40b50e:	2000      	movs	r0, #0
  40b510:	490f      	ldr	r1, [pc, #60]	; (40b550 <_dtoa_r+0x8a0>)
  40b512:	f7fc f8d1 	bl	4076b8 <__aeabi_dsub>
  40b516:	4602      	mov	r2, r0
  40b518:	460b      	mov	r3, r1
  40b51a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40b51e:	f002 fb67 	bl	40dbf0 <__aeabi_dcmpgt>
  40b522:	2800      	cmp	r0, #0
  40b524:	f040 82a2 	bne.w	40ba6c <_dtoa_r+0xdbc>
  40b528:	f1b8 0f01 	cmp.w	r8, #1
  40b52c:	f340 8181 	ble.w	40b832 <_dtoa_r+0xb82>
  40b530:	44b0      	add	r8, r6
  40b532:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  40b536:	46a2      	mov	sl, r4
  40b538:	46c1      	mov	r9, r8
  40b53a:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40b53e:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40b542:	e019      	b.n	40b578 <_dtoa_r+0x8c8>
  40b544:	fffffbee 	.word	0xfffffbee
  40b548:	0040ed00 	.word	0x0040ed00
  40b54c:	0040edc8 	.word	0x0040edc8
  40b550:	3ff00000 	.word	0x3ff00000
  40b554:	401c0000 	.word	0x401c0000
  40b558:	3fe00000 	.word	0x3fe00000
  40b55c:	2000      	movs	r0, #0
  40b55e:	49a8      	ldr	r1, [pc, #672]	; (40b800 <_dtoa_r+0xb50>)
  40b560:	f7fc f8aa 	bl	4076b8 <__aeabi_dsub>
  40b564:	4622      	mov	r2, r4
  40b566:	462b      	mov	r3, r5
  40b568:	f002 fb24 	bl	40dbb4 <__aeabi_dcmplt>
  40b56c:	2800      	cmp	r0, #0
  40b56e:	f040 827b 	bne.w	40ba68 <_dtoa_r+0xdb8>
  40b572:	45cb      	cmp	fp, r9
  40b574:	f000 815a 	beq.w	40b82c <_dtoa_r+0xb7c>
  40b578:	4620      	mov	r0, r4
  40b57a:	4629      	mov	r1, r5
  40b57c:	2200      	movs	r2, #0
  40b57e:	4ba1      	ldr	r3, [pc, #644]	; (40b804 <_dtoa_r+0xb54>)
  40b580:	f7fc fa4e 	bl	407a20 <__aeabi_dmul>
  40b584:	2200      	movs	r2, #0
  40b586:	4b9f      	ldr	r3, [pc, #636]	; (40b804 <_dtoa_r+0xb54>)
  40b588:	4604      	mov	r4, r0
  40b58a:	460d      	mov	r5, r1
  40b58c:	4630      	mov	r0, r6
  40b58e:	4639      	mov	r1, r7
  40b590:	f7fc fa46 	bl	407a20 <__aeabi_dmul>
  40b594:	460f      	mov	r7, r1
  40b596:	4606      	mov	r6, r0
  40b598:	f002 fb34 	bl	40dc04 <__aeabi_d2iz>
  40b59c:	4680      	mov	r8, r0
  40b59e:	f7fc f9d9 	bl	407954 <__aeabi_i2d>
  40b5a2:	4602      	mov	r2, r0
  40b5a4:	460b      	mov	r3, r1
  40b5a6:	4630      	mov	r0, r6
  40b5a8:	4639      	mov	r1, r7
  40b5aa:	f7fc f885 	bl	4076b8 <__aeabi_dsub>
  40b5ae:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40b5b2:	fa5f f888 	uxtb.w	r8, r8
  40b5b6:	4622      	mov	r2, r4
  40b5b8:	462b      	mov	r3, r5
  40b5ba:	f80b 8b01 	strb.w	r8, [fp], #1
  40b5be:	4606      	mov	r6, r0
  40b5c0:	460f      	mov	r7, r1
  40b5c2:	f002 faf7 	bl	40dbb4 <__aeabi_dcmplt>
  40b5c6:	4632      	mov	r2, r6
  40b5c8:	463b      	mov	r3, r7
  40b5ca:	2800      	cmp	r0, #0
  40b5cc:	d0c6      	beq.n	40b55c <_dtoa_r+0x8ac>
  40b5ce:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40b5d0:	4654      	mov	r4, sl
  40b5d2:	9607      	str	r6, [sp, #28]
  40b5d4:	e539      	b.n	40b04a <_dtoa_r+0x39a>
  40b5d6:	2600      	movs	r6, #0
  40b5d8:	960b      	str	r6, [sp, #44]	; 0x2c
  40b5da:	9825      	ldr	r0, [sp, #148]	; 0x94
  40b5dc:	2800      	cmp	r0, #0
  40b5de:	dd3c      	ble.n	40b65a <_dtoa_r+0x9aa>
  40b5e0:	4606      	mov	r6, r0
  40b5e2:	900f      	str	r0, [sp, #60]	; 0x3c
  40b5e4:	4681      	mov	r9, r0
  40b5e6:	e6ec      	b.n	40b3c2 <_dtoa_r+0x712>
  40b5e8:	2601      	movs	r6, #1
  40b5ea:	960b      	str	r6, [sp, #44]	; 0x2c
  40b5ec:	e7f5      	b.n	40b5da <_dtoa_r+0x92a>
  40b5ee:	f1b9 0f00 	cmp.w	r9, #0
  40b5f2:	f73f ac7c 	bgt.w	40aeee <_dtoa_r+0x23e>
  40b5f6:	f040 80c6 	bne.w	40b786 <_dtoa_r+0xad6>
  40b5fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40b5fe:	2200      	movs	r2, #0
  40b600:	4b81      	ldr	r3, [pc, #516]	; (40b808 <_dtoa_r+0xb58>)
  40b602:	f7fc fa0d 	bl	407a20 <__aeabi_dmul>
  40b606:	4652      	mov	r2, sl
  40b608:	465b      	mov	r3, fp
  40b60a:	f002 fae7 	bl	40dbdc <__aeabi_dcmpge>
  40b60e:	46c8      	mov	r8, r9
  40b610:	464e      	mov	r6, r9
  40b612:	2800      	cmp	r0, #0
  40b614:	d07c      	beq.n	40b710 <_dtoa_r+0xa60>
  40b616:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40b618:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40b61c:	43ed      	mvns	r5, r5
  40b61e:	9507      	str	r5, [sp, #28]
  40b620:	4641      	mov	r1, r8
  40b622:	4620      	mov	r0, r4
  40b624:	f001 fadc 	bl	40cbe0 <_Bfree>
  40b628:	2e00      	cmp	r6, #0
  40b62a:	f47f ae06 	bne.w	40b23a <_dtoa_r+0x58a>
  40b62e:	e50c      	b.n	40b04a <_dtoa_r+0x39a>
  40b630:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b632:	4620      	mov	r0, r4
  40b634:	f001 fc1e 	bl	40ce74 <__pow5mult>
  40b638:	900a      	str	r0, [sp, #40]	; 0x28
  40b63a:	e56a      	b.n	40b112 <_dtoa_r+0x462>
  40b63c:	9d16      	ldr	r5, [sp, #88]	; 0x58
  40b63e:	2d00      	cmp	r5, #0
  40b640:	f000 81b8 	beq.w	40b9b4 <_dtoa_r+0xd04>
  40b644:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40b648:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40b64a:	9d08      	ldr	r5, [sp, #32]
  40b64c:	e527      	b.n	40b09e <_dtoa_r+0x3ee>
  40b64e:	4601      	mov	r1, r0
  40b650:	4620      	mov	r0, r4
  40b652:	f001 fac5 	bl	40cbe0 <_Bfree>
  40b656:	2201      	movs	r2, #1
  40b658:	e67a      	b.n	40b350 <_dtoa_r+0x6a0>
  40b65a:	2601      	movs	r6, #1
  40b65c:	9625      	str	r6, [sp, #148]	; 0x94
  40b65e:	960f      	str	r6, [sp, #60]	; 0x3c
  40b660:	46b1      	mov	r9, r6
  40b662:	2100      	movs	r1, #0
  40b664:	6461      	str	r1, [r4, #68]	; 0x44
  40b666:	e6bb      	b.n	40b3e0 <_dtoa_r+0x730>
  40b668:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b66a:	4641      	mov	r1, r8
  40b66c:	f001 fcae 	bl	40cfcc <__mcmp>
  40b670:	2800      	cmp	r0, #0
  40b672:	f6bf ad8f 	bge.w	40b194 <_dtoa_r+0x4e4>
  40b676:	f8dd e01c 	ldr.w	lr, [sp, #28]
  40b67a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b67c:	f10e 3eff 	add.w	lr, lr, #4294967295
  40b680:	4620      	mov	r0, r4
  40b682:	220a      	movs	r2, #10
  40b684:	2300      	movs	r3, #0
  40b686:	f8cd e01c 	str.w	lr, [sp, #28]
  40b68a:	f001 fab3 	bl	40cbf4 <__multadd>
  40b68e:	900a      	str	r0, [sp, #40]	; 0x28
  40b690:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40b692:	2800      	cmp	r0, #0
  40b694:	f040 8209 	bne.w	40baaa <_dtoa_r+0xdfa>
  40b698:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40b69c:	e57a      	b.n	40b194 <_dtoa_r+0x4e4>
  40b69e:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40b6a2:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40b6a6:	6918      	ldr	r0, [r3, #16]
  40b6a8:	f001 faee 	bl	40cc88 <__hi0bits>
  40b6ac:	f1c0 0020 	rsb	r0, r0, #32
  40b6b0:	e547      	b.n	40b142 <_dtoa_r+0x492>
  40b6b2:	9809      	ldr	r0, [sp, #36]	; 0x24
  40b6b4:	f7ff bb2c 	b.w	40ad10 <_dtoa_r+0x60>
  40b6b8:	f1ba 0f00 	cmp.w	sl, #0
  40b6bc:	f47f ad3b 	bne.w	40b136 <_dtoa_r+0x486>
  40b6c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40b6c4:	2b00      	cmp	r3, #0
  40b6c6:	f040 817c 	bne.w	40b9c2 <_dtoa_r+0xd12>
  40b6ca:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40b6ce:	0d3f      	lsrs	r7, r7, #20
  40b6d0:	053f      	lsls	r7, r7, #20
  40b6d2:	2f00      	cmp	r7, #0
  40b6d4:	f43f ad30 	beq.w	40b138 <_dtoa_r+0x488>
  40b6d8:	9a08      	ldr	r2, [sp, #32]
  40b6da:	9b06      	ldr	r3, [sp, #24]
  40b6dc:	3201      	adds	r2, #1
  40b6de:	3301      	adds	r3, #1
  40b6e0:	9208      	str	r2, [sp, #32]
  40b6e2:	9306      	str	r3, [sp, #24]
  40b6e4:	2701      	movs	r7, #1
  40b6e6:	e527      	b.n	40b138 <_dtoa_r+0x488>
  40b6e8:	9924      	ldr	r1, [sp, #144]	; 0x90
  40b6ea:	2902      	cmp	r1, #2
  40b6ec:	f77f ad56 	ble.w	40b19c <_dtoa_r+0x4ec>
  40b6f0:	f1b9 0f00 	cmp.w	r9, #0
  40b6f4:	d18f      	bne.n	40b616 <_dtoa_r+0x966>
  40b6f6:	4641      	mov	r1, r8
  40b6f8:	464b      	mov	r3, r9
  40b6fa:	2205      	movs	r2, #5
  40b6fc:	4620      	mov	r0, r4
  40b6fe:	f001 fa79 	bl	40cbf4 <__multadd>
  40b702:	4680      	mov	r8, r0
  40b704:	4641      	mov	r1, r8
  40b706:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b708:	f001 fc60 	bl	40cfcc <__mcmp>
  40b70c:	2800      	cmp	r0, #0
  40b70e:	dd82      	ble.n	40b616 <_dtoa_r+0x966>
  40b710:	9d07      	ldr	r5, [sp, #28]
  40b712:	2331      	movs	r3, #49	; 0x31
  40b714:	3501      	adds	r5, #1
  40b716:	9507      	str	r5, [sp, #28]
  40b718:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b71a:	702b      	strb	r3, [r5, #0]
  40b71c:	f105 0b01 	add.w	fp, r5, #1
  40b720:	e77e      	b.n	40b620 <_dtoa_r+0x970>
  40b722:	9807      	ldr	r0, [sp, #28]
  40b724:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b726:	2331      	movs	r3, #49	; 0x31
  40b728:	3001      	adds	r0, #1
  40b72a:	9007      	str	r0, [sp, #28]
  40b72c:	700b      	strb	r3, [r1, #0]
  40b72e:	e576      	b.n	40b21e <_dtoa_r+0x56e>
  40b730:	46a3      	mov	fp, r4
  40b732:	9c03      	ldr	r4, [sp, #12]
  40b734:	e489      	b.n	40b04a <_dtoa_r+0x39a>
  40b736:	4640      	mov	r0, r8
  40b738:	f7fc f90c 	bl	407954 <__aeabi_i2d>
  40b73c:	4602      	mov	r2, r0
  40b73e:	460b      	mov	r3, r1
  40b740:	4650      	mov	r0, sl
  40b742:	4659      	mov	r1, fp
  40b744:	f7fc f96c 	bl	407a20 <__aeabi_dmul>
  40b748:	2200      	movs	r2, #0
  40b74a:	4b30      	ldr	r3, [pc, #192]	; (40b80c <_dtoa_r+0xb5c>)
  40b74c:	f7fb ffb6 	bl	4076bc <__adddf3>
  40b750:	4606      	mov	r6, r0
  40b752:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40b756:	4650      	mov	r0, sl
  40b758:	4659      	mov	r1, fp
  40b75a:	2200      	movs	r2, #0
  40b75c:	4b2a      	ldr	r3, [pc, #168]	; (40b808 <_dtoa_r+0xb58>)
  40b75e:	f7fb ffab 	bl	4076b8 <__aeabi_dsub>
  40b762:	4632      	mov	r2, r6
  40b764:	463b      	mov	r3, r7
  40b766:	4682      	mov	sl, r0
  40b768:	468b      	mov	fp, r1
  40b76a:	f002 fa41 	bl	40dbf0 <__aeabi_dcmpgt>
  40b76e:	2800      	cmp	r0, #0
  40b770:	f040 80bd 	bne.w	40b8ee <_dtoa_r+0xc3e>
  40b774:	4632      	mov	r2, r6
  40b776:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  40b77a:	4650      	mov	r0, sl
  40b77c:	4659      	mov	r1, fp
  40b77e:	f002 fa19 	bl	40dbb4 <__aeabi_dcmplt>
  40b782:	2800      	cmp	r0, #0
  40b784:	d055      	beq.n	40b832 <_dtoa_r+0xb82>
  40b786:	f04f 0800 	mov.w	r8, #0
  40b78a:	4646      	mov	r6, r8
  40b78c:	e743      	b.n	40b616 <_dtoa_r+0x966>
  40b78e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b790:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40b792:	4620      	mov	r0, r4
  40b794:	f001 fb6e 	bl	40ce74 <__pow5mult>
  40b798:	900a      	str	r0, [sp, #40]	; 0x28
  40b79a:	e4ba      	b.n	40b112 <_dtoa_r+0x462>
  40b79c:	2601      	movs	r6, #1
  40b79e:	960b      	str	r6, [sp, #44]	; 0x2c
  40b7a0:	e602      	b.n	40b3a8 <_dtoa_r+0x6f8>
  40b7a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40b7a4:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40b7a6:	1b7b      	subs	r3, r7, r5
  40b7a8:	441e      	add	r6, r3
  40b7aa:	970c      	str	r7, [sp, #48]	; 0x30
  40b7ac:	960d      	str	r6, [sp, #52]	; 0x34
  40b7ae:	2700      	movs	r7, #0
  40b7b0:	e46f      	b.n	40b092 <_dtoa_r+0x3e2>
  40b7b2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40b7b6:	f04f 0802 	mov.w	r8, #2
  40b7ba:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40b7be:	e638      	b.n	40b432 <_dtoa_r+0x782>
  40b7c0:	2a00      	cmp	r2, #0
  40b7c2:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40b7c6:	46d9      	mov	r9, fp
  40b7c8:	dd11      	ble.n	40b7ee <_dtoa_r+0xb3e>
  40b7ca:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b7cc:	2201      	movs	r2, #1
  40b7ce:	4620      	mov	r0, r4
  40b7d0:	f001 fb9e 	bl	40cf10 <__lshift>
  40b7d4:	4641      	mov	r1, r8
  40b7d6:	900a      	str	r0, [sp, #40]	; 0x28
  40b7d8:	f001 fbf8 	bl	40cfcc <__mcmp>
  40b7dc:	2800      	cmp	r0, #0
  40b7de:	f340 815d 	ble.w	40ba9c <_dtoa_r+0xdec>
  40b7e2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40b7e6:	f000 811b 	beq.w	40ba20 <_dtoa_r+0xd70>
  40b7ea:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  40b7ee:	9b06      	ldr	r3, [sp, #24]
  40b7f0:	4635      	mov	r5, r6
  40b7f2:	f883 a000 	strb.w	sl, [r3]
  40b7f6:	f103 0b01 	add.w	fp, r3, #1
  40b7fa:	463e      	mov	r6, r7
  40b7fc:	e50f      	b.n	40b21e <_dtoa_r+0x56e>
  40b7fe:	bf00      	nop
  40b800:	3ff00000 	.word	0x3ff00000
  40b804:	40240000 	.word	0x40240000
  40b808:	40140000 	.word	0x40140000
  40b80c:	401c0000 	.word	0x401c0000
  40b810:	d103      	bne.n	40b81a <_dtoa_r+0xb6a>
  40b812:	f01a 0f01 	tst.w	sl, #1
  40b816:	f47f acf2 	bne.w	40b1fe <_dtoa_r+0x54e>
  40b81a:	465b      	mov	r3, fp
  40b81c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40b820:	469b      	mov	fp, r3
  40b822:	2a30      	cmp	r2, #48	; 0x30
  40b824:	f103 33ff 	add.w	r3, r3, #4294967295
  40b828:	d0f8      	beq.n	40b81c <_dtoa_r+0xb6c>
  40b82a:	e4f8      	b.n	40b21e <_dtoa_r+0x56e>
  40b82c:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  40b830:	4654      	mov	r4, sl
  40b832:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40b836:	f7ff bb47 	b.w	40aec8 <_dtoa_r+0x218>
  40b83a:	9e07      	ldr	r6, [sp, #28]
  40b83c:	4275      	negs	r5, r6
  40b83e:	2d00      	cmp	r5, #0
  40b840:	f000 80c2 	beq.w	40b9c8 <_dtoa_r+0xd18>
  40b844:	4ba3      	ldr	r3, [pc, #652]	; (40bad4 <_dtoa_r+0xe24>)
  40b846:	f005 020f 	and.w	r2, r5, #15
  40b84a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40b84e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40b852:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40b856:	f7fc f8e3 	bl	407a20 <__aeabi_dmul>
  40b85a:	112d      	asrs	r5, r5, #4
  40b85c:	4682      	mov	sl, r0
  40b85e:	468b      	mov	fp, r1
  40b860:	f000 812e 	beq.w	40bac0 <_dtoa_r+0xe10>
  40b864:	4e9c      	ldr	r6, [pc, #624]	; (40bad8 <_dtoa_r+0xe28>)
  40b866:	f04f 0802 	mov.w	r8, #2
  40b86a:	07ea      	lsls	r2, r5, #31
  40b86c:	d505      	bpl.n	40b87a <_dtoa_r+0xbca>
  40b86e:	e9d6 2300 	ldrd	r2, r3, [r6]
  40b872:	f108 0801 	add.w	r8, r8, #1
  40b876:	f7fc f8d3 	bl	407a20 <__aeabi_dmul>
  40b87a:	106d      	asrs	r5, r5, #1
  40b87c:	f106 0608 	add.w	r6, r6, #8
  40b880:	d1f3      	bne.n	40b86a <_dtoa_r+0xbba>
  40b882:	4682      	mov	sl, r0
  40b884:	468b      	mov	fp, r1
  40b886:	e5ef      	b.n	40b468 <_dtoa_r+0x7b8>
  40b888:	9e07      	ldr	r6, [sp, #28]
  40b88a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b88c:	2230      	movs	r2, #48	; 0x30
  40b88e:	702a      	strb	r2, [r5, #0]
  40b890:	3601      	adds	r6, #1
  40b892:	2231      	movs	r2, #49	; 0x31
  40b894:	9607      	str	r6, [sp, #28]
  40b896:	701a      	strb	r2, [r3, #0]
  40b898:	f7ff bbd7 	b.w	40b04a <_dtoa_r+0x39a>
  40b89c:	6871      	ldr	r1, [r6, #4]
  40b89e:	4620      	mov	r0, r4
  40b8a0:	f001 f978 	bl	40cb94 <_Balloc>
  40b8a4:	6933      	ldr	r3, [r6, #16]
  40b8a6:	4605      	mov	r5, r0
  40b8a8:	1c9a      	adds	r2, r3, #2
  40b8aa:	0092      	lsls	r2, r2, #2
  40b8ac:	f106 010c 	add.w	r1, r6, #12
  40b8b0:	300c      	adds	r0, #12
  40b8b2:	f7fc fde5 	bl	408480 <memcpy>
  40b8b6:	4620      	mov	r0, r4
  40b8b8:	4629      	mov	r1, r5
  40b8ba:	2201      	movs	r2, #1
  40b8bc:	f001 fb28 	bl	40cf10 <__lshift>
  40b8c0:	4607      	mov	r7, r0
  40b8c2:	e503      	b.n	40b2cc <_dtoa_r+0x61c>
  40b8c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40b8c8:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40b8cc:	f000 80a8 	beq.w	40ba20 <_dtoa_r+0xd70>
  40b8d0:	9d06      	ldr	r5, [sp, #24]
  40b8d2:	f10a 0301 	add.w	r3, sl, #1
  40b8d6:	702b      	strb	r3, [r5, #0]
  40b8d8:	4635      	mov	r5, r6
  40b8da:	9e06      	ldr	r6, [sp, #24]
  40b8dc:	f106 0b01 	add.w	fp, r6, #1
  40b8e0:	463e      	mov	r6, r7
  40b8e2:	e49c      	b.n	40b21e <_dtoa_r+0x56e>
  40b8e4:	4635      	mov	r5, r6
  40b8e6:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40b8ea:	463e      	mov	r6, r7
  40b8ec:	e47b      	b.n	40b1e6 <_dtoa_r+0x536>
  40b8ee:	f04f 0800 	mov.w	r8, #0
  40b8f2:	4646      	mov	r6, r8
  40b8f4:	e70c      	b.n	40b710 <_dtoa_r+0xa60>
  40b8f6:	4977      	ldr	r1, [pc, #476]	; (40bad4 <_dtoa_r+0xe24>)
  40b8f8:	f108 35ff 	add.w	r5, r8, #4294967295
  40b8fc:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  40b900:	4632      	mov	r2, r6
  40b902:	463b      	mov	r3, r7
  40b904:	e9d1 0100 	ldrd	r0, r1, [r1]
  40b908:	9510      	str	r5, [sp, #64]	; 0x40
  40b90a:	f7fc f889 	bl	407a20 <__aeabi_dmul>
  40b90e:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40b912:	4659      	mov	r1, fp
  40b914:	4650      	mov	r0, sl
  40b916:	f002 f975 	bl	40dc04 <__aeabi_d2iz>
  40b91a:	4605      	mov	r5, r0
  40b91c:	f7fc f81a 	bl	407954 <__aeabi_i2d>
  40b920:	4602      	mov	r2, r0
  40b922:	460b      	mov	r3, r1
  40b924:	4650      	mov	r0, sl
  40b926:	4659      	mov	r1, fp
  40b928:	f7fb fec6 	bl	4076b8 <__aeabi_dsub>
  40b92c:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  40b930:	3530      	adds	r5, #48	; 0x30
  40b932:	f1b8 0f01 	cmp.w	r8, #1
  40b936:	4606      	mov	r6, r0
  40b938:	460f      	mov	r7, r1
  40b93a:	f88e 5000 	strb.w	r5, [lr]
  40b93e:	f10e 0b01 	add.w	fp, lr, #1
  40b942:	d01e      	beq.n	40b982 <_dtoa_r+0xcd2>
  40b944:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b946:	1e6b      	subs	r3, r5, #1
  40b948:	eb03 0a08 	add.w	sl, r3, r8
  40b94c:	2200      	movs	r2, #0
  40b94e:	4b63      	ldr	r3, [pc, #396]	; (40badc <_dtoa_r+0xe2c>)
  40b950:	f7fc f866 	bl	407a20 <__aeabi_dmul>
  40b954:	460f      	mov	r7, r1
  40b956:	4606      	mov	r6, r0
  40b958:	f002 f954 	bl	40dc04 <__aeabi_d2iz>
  40b95c:	4680      	mov	r8, r0
  40b95e:	f7fb fff9 	bl	407954 <__aeabi_i2d>
  40b962:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40b966:	4602      	mov	r2, r0
  40b968:	460b      	mov	r3, r1
  40b96a:	4630      	mov	r0, r6
  40b96c:	4639      	mov	r1, r7
  40b96e:	f7fb fea3 	bl	4076b8 <__aeabi_dsub>
  40b972:	f805 8f01 	strb.w	r8, [r5, #1]!
  40b976:	4555      	cmp	r5, sl
  40b978:	d1e8      	bne.n	40b94c <_dtoa_r+0xc9c>
  40b97a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40b97c:	4606      	mov	r6, r0
  40b97e:	460f      	mov	r7, r1
  40b980:	44ab      	add	fp, r5
  40b982:	2200      	movs	r2, #0
  40b984:	4b56      	ldr	r3, [pc, #344]	; (40bae0 <_dtoa_r+0xe30>)
  40b986:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  40b98a:	f7fb fe97 	bl	4076bc <__adddf3>
  40b98e:	4632      	mov	r2, r6
  40b990:	463b      	mov	r3, r7
  40b992:	f002 f90f 	bl	40dbb4 <__aeabi_dcmplt>
  40b996:	2800      	cmp	r0, #0
  40b998:	d04d      	beq.n	40ba36 <_dtoa_r+0xd86>
  40b99a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40b99c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40b99e:	9607      	str	r6, [sp, #28]
  40b9a0:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40b9a4:	f7ff bb4a 	b.w	40b03c <_dtoa_r+0x38c>
  40b9a8:	9e08      	ldr	r6, [sp, #32]
  40b9aa:	2300      	movs	r3, #0
  40b9ac:	ebc9 0506 	rsb	r5, r9, r6
  40b9b0:	f7ff bb75 	b.w	40b09e <_dtoa_r+0x3ee>
  40b9b4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40b9b6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40b9b8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40b9bc:	9d08      	ldr	r5, [sp, #32]
  40b9be:	f7ff bb6e 	b.w	40b09e <_dtoa_r+0x3ee>
  40b9c2:	4657      	mov	r7, sl
  40b9c4:	f7ff bbb8 	b.w	40b138 <_dtoa_r+0x488>
  40b9c8:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40b9cc:	f04f 0802 	mov.w	r8, #2
  40b9d0:	e54a      	b.n	40b468 <_dtoa_r+0x7b8>
  40b9d2:	f1b9 0f00 	cmp.w	r9, #0
  40b9d6:	f43f aeae 	beq.w	40b736 <_dtoa_r+0xa86>
  40b9da:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  40b9dc:	2e00      	cmp	r6, #0
  40b9de:	f77f af28 	ble.w	40b832 <_dtoa_r+0xb82>
  40b9e2:	2200      	movs	r2, #0
  40b9e4:	4b3d      	ldr	r3, [pc, #244]	; (40badc <_dtoa_r+0xe2c>)
  40b9e6:	4650      	mov	r0, sl
  40b9e8:	4659      	mov	r1, fp
  40b9ea:	f7fc f819 	bl	407a20 <__aeabi_dmul>
  40b9ee:	4682      	mov	sl, r0
  40b9f0:	f108 0001 	add.w	r0, r8, #1
  40b9f4:	468b      	mov	fp, r1
  40b9f6:	f7fb ffad 	bl	407954 <__aeabi_i2d>
  40b9fa:	4602      	mov	r2, r0
  40b9fc:	460b      	mov	r3, r1
  40b9fe:	4650      	mov	r0, sl
  40ba00:	4659      	mov	r1, fp
  40ba02:	f7fc f80d 	bl	407a20 <__aeabi_dmul>
  40ba06:	2200      	movs	r2, #0
  40ba08:	4b36      	ldr	r3, [pc, #216]	; (40bae4 <_dtoa_r+0xe34>)
  40ba0a:	f7fb fe57 	bl	4076bc <__adddf3>
  40ba0e:	9d07      	ldr	r5, [sp, #28]
  40ba10:	4606      	mov	r6, r0
  40ba12:	3d01      	subs	r5, #1
  40ba14:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40ba18:	9517      	str	r5, [sp, #92]	; 0x5c
  40ba1a:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  40ba1e:	e543      	b.n	40b4a8 <_dtoa_r+0x7f8>
  40ba20:	4635      	mov	r5, r6
  40ba22:	9b06      	ldr	r3, [sp, #24]
  40ba24:	9e06      	ldr	r6, [sp, #24]
  40ba26:	2239      	movs	r2, #57	; 0x39
  40ba28:	7032      	strb	r2, [r6, #0]
  40ba2a:	f103 0b01 	add.w	fp, r3, #1
  40ba2e:	463e      	mov	r6, r7
  40ba30:	9909      	ldr	r1, [sp, #36]	; 0x24
  40ba32:	f7ff bbee 	b.w	40b212 <_dtoa_r+0x562>
  40ba36:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  40ba3a:	2000      	movs	r0, #0
  40ba3c:	4928      	ldr	r1, [pc, #160]	; (40bae0 <_dtoa_r+0xe30>)
  40ba3e:	f7fb fe3b 	bl	4076b8 <__aeabi_dsub>
  40ba42:	4632      	mov	r2, r6
  40ba44:	463b      	mov	r3, r7
  40ba46:	f002 f8d3 	bl	40dbf0 <__aeabi_dcmpgt>
  40ba4a:	2800      	cmp	r0, #0
  40ba4c:	f43f aef1 	beq.w	40b832 <_dtoa_r+0xb82>
  40ba50:	465b      	mov	r3, fp
  40ba52:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40ba56:	469b      	mov	fp, r3
  40ba58:	2a30      	cmp	r2, #48	; 0x30
  40ba5a:	f103 33ff 	add.w	r3, r3, #4294967295
  40ba5e:	d0f8      	beq.n	40ba52 <_dtoa_r+0xda2>
  40ba60:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  40ba62:	9507      	str	r5, [sp, #28]
  40ba64:	f7ff baf1 	b.w	40b04a <_dtoa_r+0x39a>
  40ba68:	4645      	mov	r5, r8
  40ba6a:	4654      	mov	r4, sl
  40ba6c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40ba6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40ba70:	9607      	str	r6, [sp, #28]
  40ba72:	f7ff bae3 	b.w	40b03c <_dtoa_r+0x38c>
  40ba76:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40ba7a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40ba7e:	d0cf      	beq.n	40ba20 <_dtoa_r+0xd70>
  40ba80:	9b03      	ldr	r3, [sp, #12]
  40ba82:	4635      	mov	r5, r6
  40ba84:	2b00      	cmp	r3, #0
  40ba86:	9e06      	ldr	r6, [sp, #24]
  40ba88:	bfc8      	it	gt
  40ba8a:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  40ba8e:	f886 a000 	strb.w	sl, [r6]
  40ba92:	f106 0b01 	add.w	fp, r6, #1
  40ba96:	463e      	mov	r6, r7
  40ba98:	f7ff bbc1 	b.w	40b21e <_dtoa_r+0x56e>
  40ba9c:	f47f aea7 	bne.w	40b7ee <_dtoa_r+0xb3e>
  40baa0:	f01a 0f01 	tst.w	sl, #1
  40baa4:	f43f aea3 	beq.w	40b7ee <_dtoa_r+0xb3e>
  40baa8:	e69b      	b.n	40b7e2 <_dtoa_r+0xb32>
  40baaa:	4631      	mov	r1, r6
  40baac:	4620      	mov	r0, r4
  40baae:	220a      	movs	r2, #10
  40bab0:	2300      	movs	r3, #0
  40bab2:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40bab6:	f001 f89d 	bl	40cbf4 <__multadd>
  40baba:	4606      	mov	r6, r0
  40babc:	f7ff bb6a 	b.w	40b194 <_dtoa_r+0x4e4>
  40bac0:	f04f 0802 	mov.w	r8, #2
  40bac4:	e4d0      	b.n	40b468 <_dtoa_r+0x7b8>
  40bac6:	f43f ab50 	beq.w	40b16a <_dtoa_r+0x4ba>
  40baca:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  40bace:	f7ff bbe0 	b.w	40b292 <_dtoa_r+0x5e2>
  40bad2:	bf00      	nop
  40bad4:	0040ed00 	.word	0x0040ed00
  40bad8:	0040edc8 	.word	0x0040edc8
  40badc:	40240000 	.word	0x40240000
  40bae0:	3fe00000 	.word	0x3fe00000
  40bae4:	401c0000 	.word	0x401c0000

0040bae8 <__sflush_r>:
  40bae8:	898b      	ldrh	r3, [r1, #12]
  40baea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40baee:	b29a      	uxth	r2, r3
  40baf0:	460d      	mov	r5, r1
  40baf2:	0711      	lsls	r1, r2, #28
  40baf4:	4680      	mov	r8, r0
  40baf6:	d43c      	bmi.n	40bb72 <__sflush_r+0x8a>
  40baf8:	686a      	ldr	r2, [r5, #4]
  40bafa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40bafe:	2a00      	cmp	r2, #0
  40bb00:	81ab      	strh	r3, [r5, #12]
  40bb02:	dd59      	ble.n	40bbb8 <__sflush_r+0xd0>
  40bb04:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40bb06:	2c00      	cmp	r4, #0
  40bb08:	d04b      	beq.n	40bba2 <__sflush_r+0xba>
  40bb0a:	b29b      	uxth	r3, r3
  40bb0c:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40bb10:	2100      	movs	r1, #0
  40bb12:	b292      	uxth	r2, r2
  40bb14:	f8d8 6000 	ldr.w	r6, [r8]
  40bb18:	f8c8 1000 	str.w	r1, [r8]
  40bb1c:	2a00      	cmp	r2, #0
  40bb1e:	d04f      	beq.n	40bbc0 <__sflush_r+0xd8>
  40bb20:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40bb22:	075f      	lsls	r7, r3, #29
  40bb24:	d505      	bpl.n	40bb32 <__sflush_r+0x4a>
  40bb26:	6869      	ldr	r1, [r5, #4]
  40bb28:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40bb2a:	1a52      	subs	r2, r2, r1
  40bb2c:	b10b      	cbz	r3, 40bb32 <__sflush_r+0x4a>
  40bb2e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40bb30:	1ad2      	subs	r2, r2, r3
  40bb32:	4640      	mov	r0, r8
  40bb34:	69e9      	ldr	r1, [r5, #28]
  40bb36:	2300      	movs	r3, #0
  40bb38:	47a0      	blx	r4
  40bb3a:	1c44      	adds	r4, r0, #1
  40bb3c:	d04a      	beq.n	40bbd4 <__sflush_r+0xec>
  40bb3e:	89ab      	ldrh	r3, [r5, #12]
  40bb40:	692a      	ldr	r2, [r5, #16]
  40bb42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40bb46:	b29b      	uxth	r3, r3
  40bb48:	2100      	movs	r1, #0
  40bb4a:	602a      	str	r2, [r5, #0]
  40bb4c:	04da      	lsls	r2, r3, #19
  40bb4e:	81ab      	strh	r3, [r5, #12]
  40bb50:	6069      	str	r1, [r5, #4]
  40bb52:	d44c      	bmi.n	40bbee <__sflush_r+0x106>
  40bb54:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40bb56:	f8c8 6000 	str.w	r6, [r8]
  40bb5a:	b311      	cbz	r1, 40bba2 <__sflush_r+0xba>
  40bb5c:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40bb60:	4299      	cmp	r1, r3
  40bb62:	d002      	beq.n	40bb6a <__sflush_r+0x82>
  40bb64:	4640      	mov	r0, r8
  40bb66:	f000 f9c3 	bl	40bef0 <_free_r>
  40bb6a:	2000      	movs	r0, #0
  40bb6c:	6328      	str	r0, [r5, #48]	; 0x30
  40bb6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bb72:	692e      	ldr	r6, [r5, #16]
  40bb74:	b1ae      	cbz	r6, 40bba2 <__sflush_r+0xba>
  40bb76:	0791      	lsls	r1, r2, #30
  40bb78:	682c      	ldr	r4, [r5, #0]
  40bb7a:	bf0c      	ite	eq
  40bb7c:	696b      	ldreq	r3, [r5, #20]
  40bb7e:	2300      	movne	r3, #0
  40bb80:	602e      	str	r6, [r5, #0]
  40bb82:	1ba4      	subs	r4, r4, r6
  40bb84:	60ab      	str	r3, [r5, #8]
  40bb86:	e00a      	b.n	40bb9e <__sflush_r+0xb6>
  40bb88:	4632      	mov	r2, r6
  40bb8a:	4623      	mov	r3, r4
  40bb8c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40bb8e:	4640      	mov	r0, r8
  40bb90:	69e9      	ldr	r1, [r5, #28]
  40bb92:	47b8      	blx	r7
  40bb94:	2800      	cmp	r0, #0
  40bb96:	ebc0 0404 	rsb	r4, r0, r4
  40bb9a:	4406      	add	r6, r0
  40bb9c:	dd04      	ble.n	40bba8 <__sflush_r+0xc0>
  40bb9e:	2c00      	cmp	r4, #0
  40bba0:	dcf2      	bgt.n	40bb88 <__sflush_r+0xa0>
  40bba2:	2000      	movs	r0, #0
  40bba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bba8:	89ab      	ldrh	r3, [r5, #12]
  40bbaa:	f04f 30ff 	mov.w	r0, #4294967295
  40bbae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40bbb2:	81ab      	strh	r3, [r5, #12]
  40bbb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bbb8:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40bbba:	2a00      	cmp	r2, #0
  40bbbc:	dca2      	bgt.n	40bb04 <__sflush_r+0x1c>
  40bbbe:	e7f0      	b.n	40bba2 <__sflush_r+0xba>
  40bbc0:	2301      	movs	r3, #1
  40bbc2:	4640      	mov	r0, r8
  40bbc4:	69e9      	ldr	r1, [r5, #28]
  40bbc6:	47a0      	blx	r4
  40bbc8:	1c43      	adds	r3, r0, #1
  40bbca:	4602      	mov	r2, r0
  40bbcc:	d01e      	beq.n	40bc0c <__sflush_r+0x124>
  40bbce:	89ab      	ldrh	r3, [r5, #12]
  40bbd0:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40bbd2:	e7a6      	b.n	40bb22 <__sflush_r+0x3a>
  40bbd4:	f8d8 3000 	ldr.w	r3, [r8]
  40bbd8:	b95b      	cbnz	r3, 40bbf2 <__sflush_r+0x10a>
  40bbda:	89aa      	ldrh	r2, [r5, #12]
  40bbdc:	6929      	ldr	r1, [r5, #16]
  40bbde:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  40bbe2:	b292      	uxth	r2, r2
  40bbe4:	606b      	str	r3, [r5, #4]
  40bbe6:	04d3      	lsls	r3, r2, #19
  40bbe8:	81aa      	strh	r2, [r5, #12]
  40bbea:	6029      	str	r1, [r5, #0]
  40bbec:	d5b2      	bpl.n	40bb54 <__sflush_r+0x6c>
  40bbee:	6528      	str	r0, [r5, #80]	; 0x50
  40bbf0:	e7b0      	b.n	40bb54 <__sflush_r+0x6c>
  40bbf2:	2b1d      	cmp	r3, #29
  40bbf4:	d001      	beq.n	40bbfa <__sflush_r+0x112>
  40bbf6:	2b16      	cmp	r3, #22
  40bbf8:	d113      	bne.n	40bc22 <__sflush_r+0x13a>
  40bbfa:	89a9      	ldrh	r1, [r5, #12]
  40bbfc:	692b      	ldr	r3, [r5, #16]
  40bbfe:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40bc02:	2200      	movs	r2, #0
  40bc04:	81a9      	strh	r1, [r5, #12]
  40bc06:	602b      	str	r3, [r5, #0]
  40bc08:	606a      	str	r2, [r5, #4]
  40bc0a:	e7a3      	b.n	40bb54 <__sflush_r+0x6c>
  40bc0c:	f8d8 3000 	ldr.w	r3, [r8]
  40bc10:	2b00      	cmp	r3, #0
  40bc12:	d0dc      	beq.n	40bbce <__sflush_r+0xe6>
  40bc14:	2b1d      	cmp	r3, #29
  40bc16:	d001      	beq.n	40bc1c <__sflush_r+0x134>
  40bc18:	2b16      	cmp	r3, #22
  40bc1a:	d1c5      	bne.n	40bba8 <__sflush_r+0xc0>
  40bc1c:	f8c8 6000 	str.w	r6, [r8]
  40bc20:	e7bf      	b.n	40bba2 <__sflush_r+0xba>
  40bc22:	89ab      	ldrh	r3, [r5, #12]
  40bc24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40bc28:	81ab      	strh	r3, [r5, #12]
  40bc2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bc2e:	bf00      	nop

0040bc30 <_fflush_r>:
  40bc30:	b510      	push	{r4, lr}
  40bc32:	4604      	mov	r4, r0
  40bc34:	b082      	sub	sp, #8
  40bc36:	b108      	cbz	r0, 40bc3c <_fflush_r+0xc>
  40bc38:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40bc3a:	b153      	cbz	r3, 40bc52 <_fflush_r+0x22>
  40bc3c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40bc40:	b908      	cbnz	r0, 40bc46 <_fflush_r+0x16>
  40bc42:	b002      	add	sp, #8
  40bc44:	bd10      	pop	{r4, pc}
  40bc46:	4620      	mov	r0, r4
  40bc48:	b002      	add	sp, #8
  40bc4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40bc4e:	f7ff bf4b 	b.w	40bae8 <__sflush_r>
  40bc52:	9101      	str	r1, [sp, #4]
  40bc54:	f000 f808 	bl	40bc68 <__sinit>
  40bc58:	9901      	ldr	r1, [sp, #4]
  40bc5a:	e7ef      	b.n	40bc3c <_fflush_r+0xc>

0040bc5c <_cleanup_r>:
  40bc5c:	4901      	ldr	r1, [pc, #4]	; (40bc64 <_cleanup_r+0x8>)
  40bc5e:	f000 bb9f 	b.w	40c3a0 <_fwalk>
  40bc62:	bf00      	nop
  40bc64:	0040da49 	.word	0x0040da49

0040bc68 <__sinit>:
  40bc68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40bc6c:	6b84      	ldr	r4, [r0, #56]	; 0x38
  40bc6e:	b083      	sub	sp, #12
  40bc70:	4607      	mov	r7, r0
  40bc72:	2c00      	cmp	r4, #0
  40bc74:	d165      	bne.n	40bd42 <__sinit+0xda>
  40bc76:	687d      	ldr	r5, [r7, #4]
  40bc78:	4833      	ldr	r0, [pc, #204]	; (40bd48 <__sinit+0xe0>)
  40bc7a:	2304      	movs	r3, #4
  40bc7c:	2103      	movs	r1, #3
  40bc7e:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  40bc82:	63f8      	str	r0, [r7, #60]	; 0x3c
  40bc84:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  40bc88:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  40bc8c:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  40bc90:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40bc94:	81ab      	strh	r3, [r5, #12]
  40bc96:	602c      	str	r4, [r5, #0]
  40bc98:	606c      	str	r4, [r5, #4]
  40bc9a:	60ac      	str	r4, [r5, #8]
  40bc9c:	666c      	str	r4, [r5, #100]	; 0x64
  40bc9e:	81ec      	strh	r4, [r5, #14]
  40bca0:	612c      	str	r4, [r5, #16]
  40bca2:	616c      	str	r4, [r5, #20]
  40bca4:	61ac      	str	r4, [r5, #24]
  40bca6:	4621      	mov	r1, r4
  40bca8:	2208      	movs	r2, #8
  40bcaa:	f7fc fc5f 	bl	40856c <memset>
  40bcae:	f8df b09c 	ldr.w	fp, [pc, #156]	; 40bd4c <__sinit+0xe4>
  40bcb2:	68be      	ldr	r6, [r7, #8]
  40bcb4:	f8df a098 	ldr.w	sl, [pc, #152]	; 40bd50 <__sinit+0xe8>
  40bcb8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40bd54 <__sinit+0xec>
  40bcbc:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40bd58 <__sinit+0xf0>
  40bcc0:	2301      	movs	r3, #1
  40bcc2:	2209      	movs	r2, #9
  40bcc4:	61ed      	str	r5, [r5, #28]
  40bcc6:	f8c5 b020 	str.w	fp, [r5, #32]
  40bcca:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40bcce:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40bcd2:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40bcd6:	4621      	mov	r1, r4
  40bcd8:	81f3      	strh	r3, [r6, #14]
  40bcda:	81b2      	strh	r2, [r6, #12]
  40bcdc:	6034      	str	r4, [r6, #0]
  40bcde:	6074      	str	r4, [r6, #4]
  40bce0:	60b4      	str	r4, [r6, #8]
  40bce2:	6674      	str	r4, [r6, #100]	; 0x64
  40bce4:	6134      	str	r4, [r6, #16]
  40bce6:	6174      	str	r4, [r6, #20]
  40bce8:	61b4      	str	r4, [r6, #24]
  40bcea:	2208      	movs	r2, #8
  40bcec:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40bcf0:	9301      	str	r3, [sp, #4]
  40bcf2:	f7fc fc3b 	bl	40856c <memset>
  40bcf6:	68fd      	ldr	r5, [r7, #12]
  40bcf8:	2012      	movs	r0, #18
  40bcfa:	2202      	movs	r2, #2
  40bcfc:	61f6      	str	r6, [r6, #28]
  40bcfe:	f8c6 b020 	str.w	fp, [r6, #32]
  40bd02:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40bd06:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40bd0a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40bd0e:	4621      	mov	r1, r4
  40bd10:	81a8      	strh	r0, [r5, #12]
  40bd12:	81ea      	strh	r2, [r5, #14]
  40bd14:	602c      	str	r4, [r5, #0]
  40bd16:	606c      	str	r4, [r5, #4]
  40bd18:	60ac      	str	r4, [r5, #8]
  40bd1a:	666c      	str	r4, [r5, #100]	; 0x64
  40bd1c:	612c      	str	r4, [r5, #16]
  40bd1e:	616c      	str	r4, [r5, #20]
  40bd20:	61ac      	str	r4, [r5, #24]
  40bd22:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40bd26:	2208      	movs	r2, #8
  40bd28:	f7fc fc20 	bl	40856c <memset>
  40bd2c:	9b01      	ldr	r3, [sp, #4]
  40bd2e:	61ed      	str	r5, [r5, #28]
  40bd30:	f8c5 b020 	str.w	fp, [r5, #32]
  40bd34:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40bd38:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40bd3c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40bd40:	63bb      	str	r3, [r7, #56]	; 0x38
  40bd42:	b003      	add	sp, #12
  40bd44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bd48:	0040bc5d 	.word	0x0040bc5d
  40bd4c:	0040d5dd 	.word	0x0040d5dd
  40bd50:	0040d601 	.word	0x0040d601
  40bd54:	0040d639 	.word	0x0040d639
  40bd58:	0040d659 	.word	0x0040d659

0040bd5c <__sfp_lock_acquire>:
  40bd5c:	4770      	bx	lr
  40bd5e:	bf00      	nop

0040bd60 <__sfp_lock_release>:
  40bd60:	4770      	bx	lr
  40bd62:	bf00      	nop

0040bd64 <__libc_fini_array>:
  40bd64:	b538      	push	{r3, r4, r5, lr}
  40bd66:	4d09      	ldr	r5, [pc, #36]	; (40bd8c <__libc_fini_array+0x28>)
  40bd68:	4c09      	ldr	r4, [pc, #36]	; (40bd90 <__libc_fini_array+0x2c>)
  40bd6a:	1b64      	subs	r4, r4, r5
  40bd6c:	10a4      	asrs	r4, r4, #2
  40bd6e:	bf18      	it	ne
  40bd70:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  40bd74:	d005      	beq.n	40bd82 <__libc_fini_array+0x1e>
  40bd76:	3c01      	subs	r4, #1
  40bd78:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40bd7c:	4798      	blx	r3
  40bd7e:	2c00      	cmp	r4, #0
  40bd80:	d1f9      	bne.n	40bd76 <__libc_fini_array+0x12>
  40bd82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40bd86:	f003 b843 	b.w	40ee10 <_fini>
  40bd8a:	bf00      	nop
  40bd8c:	0040ee1c 	.word	0x0040ee1c
  40bd90:	0040ee20 	.word	0x0040ee20

0040bd94 <_fputwc_r>:
  40bd94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40bd98:	8993      	ldrh	r3, [r2, #12]
  40bd9a:	460f      	mov	r7, r1
  40bd9c:	0499      	lsls	r1, r3, #18
  40bd9e:	b082      	sub	sp, #8
  40bda0:	4614      	mov	r4, r2
  40bda2:	4680      	mov	r8, r0
  40bda4:	d406      	bmi.n	40bdb4 <_fputwc_r+0x20>
  40bda6:	6e52      	ldr	r2, [r2, #100]	; 0x64
  40bda8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40bdac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40bdb0:	81a3      	strh	r3, [r4, #12]
  40bdb2:	6662      	str	r2, [r4, #100]	; 0x64
  40bdb4:	f000 fb1c 	bl	40c3f0 <__locale_mb_cur_max>
  40bdb8:	2801      	cmp	r0, #1
  40bdba:	d03e      	beq.n	40be3a <_fputwc_r+0xa6>
  40bdbc:	463a      	mov	r2, r7
  40bdbe:	4640      	mov	r0, r8
  40bdc0:	a901      	add	r1, sp, #4
  40bdc2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40bdc6:	f001 fd1f 	bl	40d808 <_wcrtomb_r>
  40bdca:	1c42      	adds	r2, r0, #1
  40bdcc:	4606      	mov	r6, r0
  40bdce:	d02d      	beq.n	40be2c <_fputwc_r+0x98>
  40bdd0:	2800      	cmp	r0, #0
  40bdd2:	d03a      	beq.n	40be4a <_fputwc_r+0xb6>
  40bdd4:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40bdd8:	2500      	movs	r5, #0
  40bdda:	e009      	b.n	40bdf0 <_fputwc_r+0x5c>
  40bddc:	6823      	ldr	r3, [r4, #0]
  40bdde:	7019      	strb	r1, [r3, #0]
  40bde0:	6823      	ldr	r3, [r4, #0]
  40bde2:	3301      	adds	r3, #1
  40bde4:	6023      	str	r3, [r4, #0]
  40bde6:	3501      	adds	r5, #1
  40bde8:	42b5      	cmp	r5, r6
  40bdea:	d22e      	bcs.n	40be4a <_fputwc_r+0xb6>
  40bdec:	ab01      	add	r3, sp, #4
  40bdee:	5ce9      	ldrb	r1, [r5, r3]
  40bdf0:	68a3      	ldr	r3, [r4, #8]
  40bdf2:	3b01      	subs	r3, #1
  40bdf4:	2b00      	cmp	r3, #0
  40bdf6:	60a3      	str	r3, [r4, #8]
  40bdf8:	daf0      	bge.n	40bddc <_fputwc_r+0x48>
  40bdfa:	69a2      	ldr	r2, [r4, #24]
  40bdfc:	4293      	cmp	r3, r2
  40bdfe:	db06      	blt.n	40be0e <_fputwc_r+0x7a>
  40be00:	6823      	ldr	r3, [r4, #0]
  40be02:	7019      	strb	r1, [r3, #0]
  40be04:	6823      	ldr	r3, [r4, #0]
  40be06:	7819      	ldrb	r1, [r3, #0]
  40be08:	3301      	adds	r3, #1
  40be0a:	290a      	cmp	r1, #10
  40be0c:	d1ea      	bne.n	40bde4 <_fputwc_r+0x50>
  40be0e:	4640      	mov	r0, r8
  40be10:	4622      	mov	r2, r4
  40be12:	f001 fca5 	bl	40d760 <__swbuf_r>
  40be16:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  40be1a:	4258      	negs	r0, r3
  40be1c:	4158      	adcs	r0, r3
  40be1e:	2800      	cmp	r0, #0
  40be20:	d0e1      	beq.n	40bde6 <_fputwc_r+0x52>
  40be22:	f04f 30ff 	mov.w	r0, #4294967295
  40be26:	b002      	add	sp, #8
  40be28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40be2c:	89a3      	ldrh	r3, [r4, #12]
  40be2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40be32:	81a3      	strh	r3, [r4, #12]
  40be34:	b002      	add	sp, #8
  40be36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40be3a:	1e7b      	subs	r3, r7, #1
  40be3c:	2bfe      	cmp	r3, #254	; 0xfe
  40be3e:	d8bd      	bhi.n	40bdbc <_fputwc_r+0x28>
  40be40:	b2f9      	uxtb	r1, r7
  40be42:	4606      	mov	r6, r0
  40be44:	f88d 1004 	strb.w	r1, [sp, #4]
  40be48:	e7c6      	b.n	40bdd8 <_fputwc_r+0x44>
  40be4a:	4638      	mov	r0, r7
  40be4c:	b002      	add	sp, #8
  40be4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40be52:	bf00      	nop

0040be54 <_malloc_trim_r>:
  40be54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40be56:	4d23      	ldr	r5, [pc, #140]	; (40bee4 <_malloc_trim_r+0x90>)
  40be58:	460f      	mov	r7, r1
  40be5a:	4604      	mov	r4, r0
  40be5c:	f000 fe96 	bl	40cb8c <__malloc_lock>
  40be60:	68ab      	ldr	r3, [r5, #8]
  40be62:	685e      	ldr	r6, [r3, #4]
  40be64:	f026 0603 	bic.w	r6, r6, #3
  40be68:	1bf1      	subs	r1, r6, r7
  40be6a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40be6e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40be72:	f021 010f 	bic.w	r1, r1, #15
  40be76:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  40be7a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  40be7e:	db07      	blt.n	40be90 <_malloc_trim_r+0x3c>
  40be80:	4620      	mov	r0, r4
  40be82:	2100      	movs	r1, #0
  40be84:	f001 fb98 	bl	40d5b8 <_sbrk_r>
  40be88:	68ab      	ldr	r3, [r5, #8]
  40be8a:	4433      	add	r3, r6
  40be8c:	4298      	cmp	r0, r3
  40be8e:	d004      	beq.n	40be9a <_malloc_trim_r+0x46>
  40be90:	4620      	mov	r0, r4
  40be92:	f000 fe7d 	bl	40cb90 <__malloc_unlock>
  40be96:	2000      	movs	r0, #0
  40be98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40be9a:	4620      	mov	r0, r4
  40be9c:	4279      	negs	r1, r7
  40be9e:	f001 fb8b 	bl	40d5b8 <_sbrk_r>
  40bea2:	3001      	adds	r0, #1
  40bea4:	d00d      	beq.n	40bec2 <_malloc_trim_r+0x6e>
  40bea6:	4b10      	ldr	r3, [pc, #64]	; (40bee8 <_malloc_trim_r+0x94>)
  40bea8:	68aa      	ldr	r2, [r5, #8]
  40beaa:	6819      	ldr	r1, [r3, #0]
  40beac:	1bf6      	subs	r6, r6, r7
  40beae:	f046 0601 	orr.w	r6, r6, #1
  40beb2:	4620      	mov	r0, r4
  40beb4:	1bc9      	subs	r1, r1, r7
  40beb6:	6056      	str	r6, [r2, #4]
  40beb8:	6019      	str	r1, [r3, #0]
  40beba:	f000 fe69 	bl	40cb90 <__malloc_unlock>
  40bebe:	2001      	movs	r0, #1
  40bec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40bec2:	4620      	mov	r0, r4
  40bec4:	2100      	movs	r1, #0
  40bec6:	f001 fb77 	bl	40d5b8 <_sbrk_r>
  40beca:	68ab      	ldr	r3, [r5, #8]
  40becc:	1ac2      	subs	r2, r0, r3
  40bece:	2a0f      	cmp	r2, #15
  40bed0:	ddde      	ble.n	40be90 <_malloc_trim_r+0x3c>
  40bed2:	4d06      	ldr	r5, [pc, #24]	; (40beec <_malloc_trim_r+0x98>)
  40bed4:	4904      	ldr	r1, [pc, #16]	; (40bee8 <_malloc_trim_r+0x94>)
  40bed6:	682d      	ldr	r5, [r5, #0]
  40bed8:	f042 0201 	orr.w	r2, r2, #1
  40bedc:	1b40      	subs	r0, r0, r5
  40bede:	605a      	str	r2, [r3, #4]
  40bee0:	6008      	str	r0, [r1, #0]
  40bee2:	e7d5      	b.n	40be90 <_malloc_trim_r+0x3c>
  40bee4:	200005c0 	.word	0x200005c0
  40bee8:	20003e64 	.word	0x20003e64
  40beec:	200009cc 	.word	0x200009cc

0040bef0 <_free_r>:
  40bef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40bef4:	460d      	mov	r5, r1
  40bef6:	4606      	mov	r6, r0
  40bef8:	2900      	cmp	r1, #0
  40befa:	d055      	beq.n	40bfa8 <_free_r+0xb8>
  40befc:	f000 fe46 	bl	40cb8c <__malloc_lock>
  40bf00:	f855 1c04 	ldr.w	r1, [r5, #-4]
  40bf04:	f8df c170 	ldr.w	ip, [pc, #368]	; 40c078 <_free_r+0x188>
  40bf08:	f1a5 0408 	sub.w	r4, r5, #8
  40bf0c:	f021 0301 	bic.w	r3, r1, #1
  40bf10:	18e2      	adds	r2, r4, r3
  40bf12:	f8dc 0008 	ldr.w	r0, [ip, #8]
  40bf16:	6857      	ldr	r7, [r2, #4]
  40bf18:	4290      	cmp	r0, r2
  40bf1a:	f027 0703 	bic.w	r7, r7, #3
  40bf1e:	d068      	beq.n	40bff2 <_free_r+0x102>
  40bf20:	f011 0101 	ands.w	r1, r1, #1
  40bf24:	6057      	str	r7, [r2, #4]
  40bf26:	d032      	beq.n	40bf8e <_free_r+0x9e>
  40bf28:	2100      	movs	r1, #0
  40bf2a:	19d0      	adds	r0, r2, r7
  40bf2c:	6840      	ldr	r0, [r0, #4]
  40bf2e:	07c0      	lsls	r0, r0, #31
  40bf30:	d406      	bmi.n	40bf40 <_free_r+0x50>
  40bf32:	443b      	add	r3, r7
  40bf34:	6890      	ldr	r0, [r2, #8]
  40bf36:	2900      	cmp	r1, #0
  40bf38:	d04d      	beq.n	40bfd6 <_free_r+0xe6>
  40bf3a:	68d2      	ldr	r2, [r2, #12]
  40bf3c:	60c2      	str	r2, [r0, #12]
  40bf3e:	6090      	str	r0, [r2, #8]
  40bf40:	f043 0201 	orr.w	r2, r3, #1
  40bf44:	6062      	str	r2, [r4, #4]
  40bf46:	50e3      	str	r3, [r4, r3]
  40bf48:	b9e1      	cbnz	r1, 40bf84 <_free_r+0x94>
  40bf4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40bf4e:	d32d      	bcc.n	40bfac <_free_r+0xbc>
  40bf50:	0a5a      	lsrs	r2, r3, #9
  40bf52:	2a04      	cmp	r2, #4
  40bf54:	d869      	bhi.n	40c02a <_free_r+0x13a>
  40bf56:	0998      	lsrs	r0, r3, #6
  40bf58:	3038      	adds	r0, #56	; 0x38
  40bf5a:	0041      	lsls	r1, r0, #1
  40bf5c:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  40bf60:	f8dc 2008 	ldr.w	r2, [ip, #8]
  40bf64:	4944      	ldr	r1, [pc, #272]	; (40c078 <_free_r+0x188>)
  40bf66:	4562      	cmp	r2, ip
  40bf68:	d065      	beq.n	40c036 <_free_r+0x146>
  40bf6a:	6851      	ldr	r1, [r2, #4]
  40bf6c:	f021 0103 	bic.w	r1, r1, #3
  40bf70:	428b      	cmp	r3, r1
  40bf72:	d202      	bcs.n	40bf7a <_free_r+0x8a>
  40bf74:	6892      	ldr	r2, [r2, #8]
  40bf76:	4594      	cmp	ip, r2
  40bf78:	d1f7      	bne.n	40bf6a <_free_r+0x7a>
  40bf7a:	68d3      	ldr	r3, [r2, #12]
  40bf7c:	60e3      	str	r3, [r4, #12]
  40bf7e:	60a2      	str	r2, [r4, #8]
  40bf80:	609c      	str	r4, [r3, #8]
  40bf82:	60d4      	str	r4, [r2, #12]
  40bf84:	4630      	mov	r0, r6
  40bf86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40bf8a:	f000 be01 	b.w	40cb90 <__malloc_unlock>
  40bf8e:	f855 5c08 	ldr.w	r5, [r5, #-8]
  40bf92:	f10c 0808 	add.w	r8, ip, #8
  40bf96:	1b64      	subs	r4, r4, r5
  40bf98:	68a0      	ldr	r0, [r4, #8]
  40bf9a:	442b      	add	r3, r5
  40bf9c:	4540      	cmp	r0, r8
  40bf9e:	d042      	beq.n	40c026 <_free_r+0x136>
  40bfa0:	68e5      	ldr	r5, [r4, #12]
  40bfa2:	60c5      	str	r5, [r0, #12]
  40bfa4:	60a8      	str	r0, [r5, #8]
  40bfa6:	e7c0      	b.n	40bf2a <_free_r+0x3a>
  40bfa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bfac:	08db      	lsrs	r3, r3, #3
  40bfae:	109a      	asrs	r2, r3, #2
  40bfb0:	2001      	movs	r0, #1
  40bfb2:	4090      	lsls	r0, r2
  40bfb4:	f8dc 1004 	ldr.w	r1, [ip, #4]
  40bfb8:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  40bfbc:	689a      	ldr	r2, [r3, #8]
  40bfbe:	4301      	orrs	r1, r0
  40bfc0:	60a2      	str	r2, [r4, #8]
  40bfc2:	60e3      	str	r3, [r4, #12]
  40bfc4:	f8cc 1004 	str.w	r1, [ip, #4]
  40bfc8:	4630      	mov	r0, r6
  40bfca:	609c      	str	r4, [r3, #8]
  40bfcc:	60d4      	str	r4, [r2, #12]
  40bfce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40bfd2:	f000 bddd 	b.w	40cb90 <__malloc_unlock>
  40bfd6:	4d29      	ldr	r5, [pc, #164]	; (40c07c <_free_r+0x18c>)
  40bfd8:	42a8      	cmp	r0, r5
  40bfda:	d1ae      	bne.n	40bf3a <_free_r+0x4a>
  40bfdc:	f043 0201 	orr.w	r2, r3, #1
  40bfe0:	f8cc 4014 	str.w	r4, [ip, #20]
  40bfe4:	f8cc 4010 	str.w	r4, [ip, #16]
  40bfe8:	60e0      	str	r0, [r4, #12]
  40bfea:	60a0      	str	r0, [r4, #8]
  40bfec:	6062      	str	r2, [r4, #4]
  40bfee:	50e3      	str	r3, [r4, r3]
  40bff0:	e7c8      	b.n	40bf84 <_free_r+0x94>
  40bff2:	441f      	add	r7, r3
  40bff4:	07cb      	lsls	r3, r1, #31
  40bff6:	d407      	bmi.n	40c008 <_free_r+0x118>
  40bff8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40bffc:	1a64      	subs	r4, r4, r1
  40bffe:	68e3      	ldr	r3, [r4, #12]
  40c000:	68a2      	ldr	r2, [r4, #8]
  40c002:	440f      	add	r7, r1
  40c004:	60d3      	str	r3, [r2, #12]
  40c006:	609a      	str	r2, [r3, #8]
  40c008:	4b1d      	ldr	r3, [pc, #116]	; (40c080 <_free_r+0x190>)
  40c00a:	f047 0201 	orr.w	r2, r7, #1
  40c00e:	681b      	ldr	r3, [r3, #0]
  40c010:	6062      	str	r2, [r4, #4]
  40c012:	429f      	cmp	r7, r3
  40c014:	f8cc 4008 	str.w	r4, [ip, #8]
  40c018:	d3b4      	bcc.n	40bf84 <_free_r+0x94>
  40c01a:	4b1a      	ldr	r3, [pc, #104]	; (40c084 <_free_r+0x194>)
  40c01c:	4630      	mov	r0, r6
  40c01e:	6819      	ldr	r1, [r3, #0]
  40c020:	f7ff ff18 	bl	40be54 <_malloc_trim_r>
  40c024:	e7ae      	b.n	40bf84 <_free_r+0x94>
  40c026:	2101      	movs	r1, #1
  40c028:	e77f      	b.n	40bf2a <_free_r+0x3a>
  40c02a:	2a14      	cmp	r2, #20
  40c02c:	d80b      	bhi.n	40c046 <_free_r+0x156>
  40c02e:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  40c032:	0041      	lsls	r1, r0, #1
  40c034:	e792      	b.n	40bf5c <_free_r+0x6c>
  40c036:	1080      	asrs	r0, r0, #2
  40c038:	2501      	movs	r5, #1
  40c03a:	4085      	lsls	r5, r0
  40c03c:	6848      	ldr	r0, [r1, #4]
  40c03e:	4613      	mov	r3, r2
  40c040:	4328      	orrs	r0, r5
  40c042:	6048      	str	r0, [r1, #4]
  40c044:	e79a      	b.n	40bf7c <_free_r+0x8c>
  40c046:	2a54      	cmp	r2, #84	; 0x54
  40c048:	d803      	bhi.n	40c052 <_free_r+0x162>
  40c04a:	0b18      	lsrs	r0, r3, #12
  40c04c:	306e      	adds	r0, #110	; 0x6e
  40c04e:	0041      	lsls	r1, r0, #1
  40c050:	e784      	b.n	40bf5c <_free_r+0x6c>
  40c052:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40c056:	d803      	bhi.n	40c060 <_free_r+0x170>
  40c058:	0bd8      	lsrs	r0, r3, #15
  40c05a:	3077      	adds	r0, #119	; 0x77
  40c05c:	0041      	lsls	r1, r0, #1
  40c05e:	e77d      	b.n	40bf5c <_free_r+0x6c>
  40c060:	f240 5154 	movw	r1, #1364	; 0x554
  40c064:	428a      	cmp	r2, r1
  40c066:	d803      	bhi.n	40c070 <_free_r+0x180>
  40c068:	0c98      	lsrs	r0, r3, #18
  40c06a:	307c      	adds	r0, #124	; 0x7c
  40c06c:	0041      	lsls	r1, r0, #1
  40c06e:	e775      	b.n	40bf5c <_free_r+0x6c>
  40c070:	21fc      	movs	r1, #252	; 0xfc
  40c072:	207e      	movs	r0, #126	; 0x7e
  40c074:	e772      	b.n	40bf5c <_free_r+0x6c>
  40c076:	bf00      	nop
  40c078:	200005c0 	.word	0x200005c0
  40c07c:	200005c8 	.word	0x200005c8
  40c080:	200009c8 	.word	0x200009c8
  40c084:	20003e60 	.word	0x20003e60

0040c088 <__sfvwrite_r>:
  40c088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c08c:	6893      	ldr	r3, [r2, #8]
  40c08e:	b083      	sub	sp, #12
  40c090:	4616      	mov	r6, r2
  40c092:	4681      	mov	r9, r0
  40c094:	460c      	mov	r4, r1
  40c096:	b32b      	cbz	r3, 40c0e4 <__sfvwrite_r+0x5c>
  40c098:	898b      	ldrh	r3, [r1, #12]
  40c09a:	0719      	lsls	r1, r3, #28
  40c09c:	d526      	bpl.n	40c0ec <__sfvwrite_r+0x64>
  40c09e:	6922      	ldr	r2, [r4, #16]
  40c0a0:	b322      	cbz	r2, 40c0ec <__sfvwrite_r+0x64>
  40c0a2:	f003 0202 	and.w	r2, r3, #2
  40c0a6:	b292      	uxth	r2, r2
  40c0a8:	6835      	ldr	r5, [r6, #0]
  40c0aa:	2a00      	cmp	r2, #0
  40c0ac:	d02c      	beq.n	40c108 <__sfvwrite_r+0x80>
  40c0ae:	f04f 0a00 	mov.w	sl, #0
  40c0b2:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 40c39c <__sfvwrite_r+0x314>
  40c0b6:	46d0      	mov	r8, sl
  40c0b8:	45d8      	cmp	r8, fp
  40c0ba:	bf34      	ite	cc
  40c0bc:	4643      	movcc	r3, r8
  40c0be:	465b      	movcs	r3, fp
  40c0c0:	4652      	mov	r2, sl
  40c0c2:	4648      	mov	r0, r9
  40c0c4:	f1b8 0f00 	cmp.w	r8, #0
  40c0c8:	d04f      	beq.n	40c16a <__sfvwrite_r+0xe2>
  40c0ca:	69e1      	ldr	r1, [r4, #28]
  40c0cc:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40c0ce:	47b8      	blx	r7
  40c0d0:	2800      	cmp	r0, #0
  40c0d2:	dd56      	ble.n	40c182 <__sfvwrite_r+0xfa>
  40c0d4:	68b3      	ldr	r3, [r6, #8]
  40c0d6:	4482      	add	sl, r0
  40c0d8:	1a1b      	subs	r3, r3, r0
  40c0da:	ebc0 0808 	rsb	r8, r0, r8
  40c0de:	60b3      	str	r3, [r6, #8]
  40c0e0:	2b00      	cmp	r3, #0
  40c0e2:	d1e9      	bne.n	40c0b8 <__sfvwrite_r+0x30>
  40c0e4:	2000      	movs	r0, #0
  40c0e6:	b003      	add	sp, #12
  40c0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c0ec:	4648      	mov	r0, r9
  40c0ee:	4621      	mov	r1, r4
  40c0f0:	f7fe fcd0 	bl	40aa94 <__swsetup_r>
  40c0f4:	2800      	cmp	r0, #0
  40c0f6:	f040 8148 	bne.w	40c38a <__sfvwrite_r+0x302>
  40c0fa:	89a3      	ldrh	r3, [r4, #12]
  40c0fc:	6835      	ldr	r5, [r6, #0]
  40c0fe:	f003 0202 	and.w	r2, r3, #2
  40c102:	b292      	uxth	r2, r2
  40c104:	2a00      	cmp	r2, #0
  40c106:	d1d2      	bne.n	40c0ae <__sfvwrite_r+0x26>
  40c108:	f013 0a01 	ands.w	sl, r3, #1
  40c10c:	d142      	bne.n	40c194 <__sfvwrite_r+0x10c>
  40c10e:	46d0      	mov	r8, sl
  40c110:	f1b8 0f00 	cmp.w	r8, #0
  40c114:	d023      	beq.n	40c15e <__sfvwrite_r+0xd6>
  40c116:	059a      	lsls	r2, r3, #22
  40c118:	68a7      	ldr	r7, [r4, #8]
  40c11a:	d576      	bpl.n	40c20a <__sfvwrite_r+0x182>
  40c11c:	45b8      	cmp	r8, r7
  40c11e:	f0c0 80a4 	bcc.w	40c26a <__sfvwrite_r+0x1e2>
  40c122:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40c126:	f040 80b2 	bne.w	40c28e <__sfvwrite_r+0x206>
  40c12a:	6820      	ldr	r0, [r4, #0]
  40c12c:	46bb      	mov	fp, r7
  40c12e:	4651      	mov	r1, sl
  40c130:	465a      	mov	r2, fp
  40c132:	f000 fcc5 	bl	40cac0 <memmove>
  40c136:	68a2      	ldr	r2, [r4, #8]
  40c138:	6821      	ldr	r1, [r4, #0]
  40c13a:	1bd2      	subs	r2, r2, r7
  40c13c:	eb01 030b 	add.w	r3, r1, fp
  40c140:	60a2      	str	r2, [r4, #8]
  40c142:	6023      	str	r3, [r4, #0]
  40c144:	4642      	mov	r2, r8
  40c146:	68b3      	ldr	r3, [r6, #8]
  40c148:	4492      	add	sl, r2
  40c14a:	1a9b      	subs	r3, r3, r2
  40c14c:	ebc2 0808 	rsb	r8, r2, r8
  40c150:	60b3      	str	r3, [r6, #8]
  40c152:	2b00      	cmp	r3, #0
  40c154:	d0c6      	beq.n	40c0e4 <__sfvwrite_r+0x5c>
  40c156:	89a3      	ldrh	r3, [r4, #12]
  40c158:	f1b8 0f00 	cmp.w	r8, #0
  40c15c:	d1db      	bne.n	40c116 <__sfvwrite_r+0x8e>
  40c15e:	f8d5 a000 	ldr.w	sl, [r5]
  40c162:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40c166:	3508      	adds	r5, #8
  40c168:	e7d2      	b.n	40c110 <__sfvwrite_r+0x88>
  40c16a:	f8d5 a000 	ldr.w	sl, [r5]
  40c16e:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40c172:	3508      	adds	r5, #8
  40c174:	e7a0      	b.n	40c0b8 <__sfvwrite_r+0x30>
  40c176:	4648      	mov	r0, r9
  40c178:	4621      	mov	r1, r4
  40c17a:	f7ff fd59 	bl	40bc30 <_fflush_r>
  40c17e:	2800      	cmp	r0, #0
  40c180:	d059      	beq.n	40c236 <__sfvwrite_r+0x1ae>
  40c182:	89a3      	ldrh	r3, [r4, #12]
  40c184:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40c188:	f04f 30ff 	mov.w	r0, #4294967295
  40c18c:	81a3      	strh	r3, [r4, #12]
  40c18e:	b003      	add	sp, #12
  40c190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c194:	4692      	mov	sl, r2
  40c196:	9201      	str	r2, [sp, #4]
  40c198:	4693      	mov	fp, r2
  40c19a:	4690      	mov	r8, r2
  40c19c:	f1b8 0f00 	cmp.w	r8, #0
  40c1a0:	d02b      	beq.n	40c1fa <__sfvwrite_r+0x172>
  40c1a2:	9f01      	ldr	r7, [sp, #4]
  40c1a4:	2f00      	cmp	r7, #0
  40c1a6:	d064      	beq.n	40c272 <__sfvwrite_r+0x1ea>
  40c1a8:	6820      	ldr	r0, [r4, #0]
  40c1aa:	6921      	ldr	r1, [r4, #16]
  40c1ac:	45c2      	cmp	sl, r8
  40c1ae:	bf34      	ite	cc
  40c1b0:	4653      	movcc	r3, sl
  40c1b2:	4643      	movcs	r3, r8
  40c1b4:	4288      	cmp	r0, r1
  40c1b6:	461f      	mov	r7, r3
  40c1b8:	f8d4 c008 	ldr.w	ip, [r4, #8]
  40c1bc:	6962      	ldr	r2, [r4, #20]
  40c1be:	d903      	bls.n	40c1c8 <__sfvwrite_r+0x140>
  40c1c0:	4494      	add	ip, r2
  40c1c2:	4563      	cmp	r3, ip
  40c1c4:	f300 80ae 	bgt.w	40c324 <__sfvwrite_r+0x29c>
  40c1c8:	4293      	cmp	r3, r2
  40c1ca:	db36      	blt.n	40c23a <__sfvwrite_r+0x1b2>
  40c1cc:	4613      	mov	r3, r2
  40c1ce:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40c1d0:	4648      	mov	r0, r9
  40c1d2:	69e1      	ldr	r1, [r4, #28]
  40c1d4:	465a      	mov	r2, fp
  40c1d6:	47b8      	blx	r7
  40c1d8:	1e07      	subs	r7, r0, #0
  40c1da:	ddd2      	ble.n	40c182 <__sfvwrite_r+0xfa>
  40c1dc:	ebba 0a07 	subs.w	sl, sl, r7
  40c1e0:	d03a      	beq.n	40c258 <__sfvwrite_r+0x1d0>
  40c1e2:	68b3      	ldr	r3, [r6, #8]
  40c1e4:	44bb      	add	fp, r7
  40c1e6:	1bdb      	subs	r3, r3, r7
  40c1e8:	ebc7 0808 	rsb	r8, r7, r8
  40c1ec:	60b3      	str	r3, [r6, #8]
  40c1ee:	2b00      	cmp	r3, #0
  40c1f0:	f43f af78 	beq.w	40c0e4 <__sfvwrite_r+0x5c>
  40c1f4:	f1b8 0f00 	cmp.w	r8, #0
  40c1f8:	d1d3      	bne.n	40c1a2 <__sfvwrite_r+0x11a>
  40c1fa:	2700      	movs	r7, #0
  40c1fc:	f8d5 b000 	ldr.w	fp, [r5]
  40c200:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40c204:	9701      	str	r7, [sp, #4]
  40c206:	3508      	adds	r5, #8
  40c208:	e7c8      	b.n	40c19c <__sfvwrite_r+0x114>
  40c20a:	6820      	ldr	r0, [r4, #0]
  40c20c:	6923      	ldr	r3, [r4, #16]
  40c20e:	4298      	cmp	r0, r3
  40c210:	d802      	bhi.n	40c218 <__sfvwrite_r+0x190>
  40c212:	6963      	ldr	r3, [r4, #20]
  40c214:	4598      	cmp	r8, r3
  40c216:	d272      	bcs.n	40c2fe <__sfvwrite_r+0x276>
  40c218:	45b8      	cmp	r8, r7
  40c21a:	bf38      	it	cc
  40c21c:	4647      	movcc	r7, r8
  40c21e:	463a      	mov	r2, r7
  40c220:	4651      	mov	r1, sl
  40c222:	f000 fc4d 	bl	40cac0 <memmove>
  40c226:	68a3      	ldr	r3, [r4, #8]
  40c228:	6822      	ldr	r2, [r4, #0]
  40c22a:	1bdb      	subs	r3, r3, r7
  40c22c:	443a      	add	r2, r7
  40c22e:	60a3      	str	r3, [r4, #8]
  40c230:	6022      	str	r2, [r4, #0]
  40c232:	2b00      	cmp	r3, #0
  40c234:	d09f      	beq.n	40c176 <__sfvwrite_r+0xee>
  40c236:	463a      	mov	r2, r7
  40c238:	e785      	b.n	40c146 <__sfvwrite_r+0xbe>
  40c23a:	461a      	mov	r2, r3
  40c23c:	4659      	mov	r1, fp
  40c23e:	9300      	str	r3, [sp, #0]
  40c240:	f000 fc3e 	bl	40cac0 <memmove>
  40c244:	9b00      	ldr	r3, [sp, #0]
  40c246:	68a1      	ldr	r1, [r4, #8]
  40c248:	6822      	ldr	r2, [r4, #0]
  40c24a:	1ac9      	subs	r1, r1, r3
  40c24c:	ebba 0a07 	subs.w	sl, sl, r7
  40c250:	4413      	add	r3, r2
  40c252:	60a1      	str	r1, [r4, #8]
  40c254:	6023      	str	r3, [r4, #0]
  40c256:	d1c4      	bne.n	40c1e2 <__sfvwrite_r+0x15a>
  40c258:	4648      	mov	r0, r9
  40c25a:	4621      	mov	r1, r4
  40c25c:	f7ff fce8 	bl	40bc30 <_fflush_r>
  40c260:	2800      	cmp	r0, #0
  40c262:	d18e      	bne.n	40c182 <__sfvwrite_r+0xfa>
  40c264:	f8cd a004 	str.w	sl, [sp, #4]
  40c268:	e7bb      	b.n	40c1e2 <__sfvwrite_r+0x15a>
  40c26a:	6820      	ldr	r0, [r4, #0]
  40c26c:	4647      	mov	r7, r8
  40c26e:	46c3      	mov	fp, r8
  40c270:	e75d      	b.n	40c12e <__sfvwrite_r+0xa6>
  40c272:	4658      	mov	r0, fp
  40c274:	210a      	movs	r1, #10
  40c276:	4642      	mov	r2, r8
  40c278:	f000 fbd8 	bl	40ca2c <memchr>
  40c27c:	2800      	cmp	r0, #0
  40c27e:	d07f      	beq.n	40c380 <__sfvwrite_r+0x2f8>
  40c280:	f100 0a01 	add.w	sl, r0, #1
  40c284:	2701      	movs	r7, #1
  40c286:	ebcb 0a0a 	rsb	sl, fp, sl
  40c28a:	9701      	str	r7, [sp, #4]
  40c28c:	e78c      	b.n	40c1a8 <__sfvwrite_r+0x120>
  40c28e:	6822      	ldr	r2, [r4, #0]
  40c290:	6921      	ldr	r1, [r4, #16]
  40c292:	6967      	ldr	r7, [r4, #20]
  40c294:	ebc1 0c02 	rsb	ip, r1, r2
  40c298:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40c29c:	f10c 0201 	add.w	r2, ip, #1
  40c2a0:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40c2a4:	4442      	add	r2, r8
  40c2a6:	107f      	asrs	r7, r7, #1
  40c2a8:	4297      	cmp	r7, r2
  40c2aa:	bf34      	ite	cc
  40c2ac:	4617      	movcc	r7, r2
  40c2ae:	463a      	movcs	r2, r7
  40c2b0:	055b      	lsls	r3, r3, #21
  40c2b2:	d54f      	bpl.n	40c354 <__sfvwrite_r+0x2cc>
  40c2b4:	4611      	mov	r1, r2
  40c2b6:	4648      	mov	r0, r9
  40c2b8:	f8cd c000 	str.w	ip, [sp]
  40c2bc:	f000 f91a 	bl	40c4f4 <_malloc_r>
  40c2c0:	f8dd c000 	ldr.w	ip, [sp]
  40c2c4:	4683      	mov	fp, r0
  40c2c6:	2800      	cmp	r0, #0
  40c2c8:	d062      	beq.n	40c390 <__sfvwrite_r+0x308>
  40c2ca:	4662      	mov	r2, ip
  40c2cc:	6921      	ldr	r1, [r4, #16]
  40c2ce:	f8cd c000 	str.w	ip, [sp]
  40c2d2:	f7fc f8d5 	bl	408480 <memcpy>
  40c2d6:	89a2      	ldrh	r2, [r4, #12]
  40c2d8:	f8dd c000 	ldr.w	ip, [sp]
  40c2dc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40c2e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40c2e4:	81a2      	strh	r2, [r4, #12]
  40c2e6:	eb0b 000c 	add.w	r0, fp, ip
  40c2ea:	ebcc 0207 	rsb	r2, ip, r7
  40c2ee:	f8c4 b010 	str.w	fp, [r4, #16]
  40c2f2:	6167      	str	r7, [r4, #20]
  40c2f4:	6020      	str	r0, [r4, #0]
  40c2f6:	60a2      	str	r2, [r4, #8]
  40c2f8:	4647      	mov	r7, r8
  40c2fa:	46c3      	mov	fp, r8
  40c2fc:	e717      	b.n	40c12e <__sfvwrite_r+0xa6>
  40c2fe:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  40c302:	4590      	cmp	r8, r2
  40c304:	bf38      	it	cc
  40c306:	4642      	movcc	r2, r8
  40c308:	fb92 f2f3 	sdiv	r2, r2, r3
  40c30c:	fb02 f303 	mul.w	r3, r2, r3
  40c310:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40c312:	4648      	mov	r0, r9
  40c314:	69e1      	ldr	r1, [r4, #28]
  40c316:	4652      	mov	r2, sl
  40c318:	47b8      	blx	r7
  40c31a:	2800      	cmp	r0, #0
  40c31c:	f77f af31 	ble.w	40c182 <__sfvwrite_r+0xfa>
  40c320:	4602      	mov	r2, r0
  40c322:	e710      	b.n	40c146 <__sfvwrite_r+0xbe>
  40c324:	4662      	mov	r2, ip
  40c326:	4659      	mov	r1, fp
  40c328:	f8cd c000 	str.w	ip, [sp]
  40c32c:	f000 fbc8 	bl	40cac0 <memmove>
  40c330:	f8dd c000 	ldr.w	ip, [sp]
  40c334:	6823      	ldr	r3, [r4, #0]
  40c336:	4648      	mov	r0, r9
  40c338:	4463      	add	r3, ip
  40c33a:	6023      	str	r3, [r4, #0]
  40c33c:	4621      	mov	r1, r4
  40c33e:	f8cd c000 	str.w	ip, [sp]
  40c342:	f7ff fc75 	bl	40bc30 <_fflush_r>
  40c346:	f8dd c000 	ldr.w	ip, [sp]
  40c34a:	2800      	cmp	r0, #0
  40c34c:	f47f af19 	bne.w	40c182 <__sfvwrite_r+0xfa>
  40c350:	4667      	mov	r7, ip
  40c352:	e743      	b.n	40c1dc <__sfvwrite_r+0x154>
  40c354:	4648      	mov	r0, r9
  40c356:	f8cd c000 	str.w	ip, [sp]
  40c35a:	f000 ff25 	bl	40d1a8 <_realloc_r>
  40c35e:	f8dd c000 	ldr.w	ip, [sp]
  40c362:	4683      	mov	fp, r0
  40c364:	2800      	cmp	r0, #0
  40c366:	d1be      	bne.n	40c2e6 <__sfvwrite_r+0x25e>
  40c368:	4648      	mov	r0, r9
  40c36a:	6921      	ldr	r1, [r4, #16]
  40c36c:	f7ff fdc0 	bl	40bef0 <_free_r>
  40c370:	89a3      	ldrh	r3, [r4, #12]
  40c372:	220c      	movs	r2, #12
  40c374:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40c378:	b29b      	uxth	r3, r3
  40c37a:	f8c9 2000 	str.w	r2, [r9]
  40c37e:	e701      	b.n	40c184 <__sfvwrite_r+0xfc>
  40c380:	2701      	movs	r7, #1
  40c382:	f108 0a01 	add.w	sl, r8, #1
  40c386:	9701      	str	r7, [sp, #4]
  40c388:	e70e      	b.n	40c1a8 <__sfvwrite_r+0x120>
  40c38a:	f04f 30ff 	mov.w	r0, #4294967295
  40c38e:	e6aa      	b.n	40c0e6 <__sfvwrite_r+0x5e>
  40c390:	230c      	movs	r3, #12
  40c392:	f8c9 3000 	str.w	r3, [r9]
  40c396:	89a3      	ldrh	r3, [r4, #12]
  40c398:	e6f4      	b.n	40c184 <__sfvwrite_r+0xfc>
  40c39a:	bf00      	nop
  40c39c:	7ffffc00 	.word	0x7ffffc00

0040c3a0 <_fwalk>:
  40c3a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c3a4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40c3a8:	4688      	mov	r8, r1
  40c3aa:	d019      	beq.n	40c3e0 <_fwalk+0x40>
  40c3ac:	2600      	movs	r6, #0
  40c3ae:	687d      	ldr	r5, [r7, #4]
  40c3b0:	68bc      	ldr	r4, [r7, #8]
  40c3b2:	3d01      	subs	r5, #1
  40c3b4:	d40e      	bmi.n	40c3d4 <_fwalk+0x34>
  40c3b6:	89a3      	ldrh	r3, [r4, #12]
  40c3b8:	3d01      	subs	r5, #1
  40c3ba:	2b01      	cmp	r3, #1
  40c3bc:	d906      	bls.n	40c3cc <_fwalk+0x2c>
  40c3be:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40c3c2:	4620      	mov	r0, r4
  40c3c4:	3301      	adds	r3, #1
  40c3c6:	d001      	beq.n	40c3cc <_fwalk+0x2c>
  40c3c8:	47c0      	blx	r8
  40c3ca:	4306      	orrs	r6, r0
  40c3cc:	1c6b      	adds	r3, r5, #1
  40c3ce:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40c3d2:	d1f0      	bne.n	40c3b6 <_fwalk+0x16>
  40c3d4:	683f      	ldr	r7, [r7, #0]
  40c3d6:	2f00      	cmp	r7, #0
  40c3d8:	d1e9      	bne.n	40c3ae <_fwalk+0xe>
  40c3da:	4630      	mov	r0, r6
  40c3dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c3e0:	463e      	mov	r6, r7
  40c3e2:	4630      	mov	r0, r6
  40c3e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040c3e8 <__locale_charset>:
  40c3e8:	4800      	ldr	r0, [pc, #0]	; (40c3ec <__locale_charset+0x4>)
  40c3ea:	4770      	bx	lr
  40c3ec:	2000059c 	.word	0x2000059c

0040c3f0 <__locale_mb_cur_max>:
  40c3f0:	4b01      	ldr	r3, [pc, #4]	; (40c3f8 <__locale_mb_cur_max+0x8>)
  40c3f2:	6818      	ldr	r0, [r3, #0]
  40c3f4:	4770      	bx	lr
  40c3f6:	bf00      	nop
  40c3f8:	200005bc 	.word	0x200005bc

0040c3fc <_localeconv_r>:
  40c3fc:	4800      	ldr	r0, [pc, #0]	; (40c400 <_localeconv_r+0x4>)
  40c3fe:	4770      	bx	lr
  40c400:	20000564 	.word	0x20000564

0040c404 <__smakebuf_r>:
  40c404:	b5f0      	push	{r4, r5, r6, r7, lr}
  40c406:	898b      	ldrh	r3, [r1, #12]
  40c408:	b091      	sub	sp, #68	; 0x44
  40c40a:	b29a      	uxth	r2, r3
  40c40c:	0796      	lsls	r6, r2, #30
  40c40e:	460c      	mov	r4, r1
  40c410:	4605      	mov	r5, r0
  40c412:	d437      	bmi.n	40c484 <__smakebuf_r+0x80>
  40c414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40c418:	2900      	cmp	r1, #0
  40c41a:	db17      	blt.n	40c44c <__smakebuf_r+0x48>
  40c41c:	aa01      	add	r2, sp, #4
  40c41e:	f001 fb1b 	bl	40da58 <_fstat_r>
  40c422:	2800      	cmp	r0, #0
  40c424:	db10      	blt.n	40c448 <__smakebuf_r+0x44>
  40c426:	9b02      	ldr	r3, [sp, #8]
  40c428:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  40c42c:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  40c430:	424f      	negs	r7, r1
  40c432:	414f      	adcs	r7, r1
  40c434:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  40c438:	d02c      	beq.n	40c494 <__smakebuf_r+0x90>
  40c43a:	89a3      	ldrh	r3, [r4, #12]
  40c43c:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40c440:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40c444:	81a3      	strh	r3, [r4, #12]
  40c446:	e00b      	b.n	40c460 <__smakebuf_r+0x5c>
  40c448:	89a3      	ldrh	r3, [r4, #12]
  40c44a:	b29a      	uxth	r2, r3
  40c44c:	f012 0f80 	tst.w	r2, #128	; 0x80
  40c450:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40c454:	81a3      	strh	r3, [r4, #12]
  40c456:	bf14      	ite	ne
  40c458:	2640      	movne	r6, #64	; 0x40
  40c45a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  40c45e:	2700      	movs	r7, #0
  40c460:	4628      	mov	r0, r5
  40c462:	4631      	mov	r1, r6
  40c464:	f000 f846 	bl	40c4f4 <_malloc_r>
  40c468:	89a3      	ldrh	r3, [r4, #12]
  40c46a:	2800      	cmp	r0, #0
  40c46c:	d029      	beq.n	40c4c2 <__smakebuf_r+0xbe>
  40c46e:	4a1b      	ldr	r2, [pc, #108]	; (40c4dc <__smakebuf_r+0xd8>)
  40c470:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40c474:	63ea      	str	r2, [r5, #60]	; 0x3c
  40c476:	81a3      	strh	r3, [r4, #12]
  40c478:	6020      	str	r0, [r4, #0]
  40c47a:	6120      	str	r0, [r4, #16]
  40c47c:	6166      	str	r6, [r4, #20]
  40c47e:	b9a7      	cbnz	r7, 40c4aa <__smakebuf_r+0xa6>
  40c480:	b011      	add	sp, #68	; 0x44
  40c482:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c484:	f101 0343 	add.w	r3, r1, #67	; 0x43
  40c488:	2201      	movs	r2, #1
  40c48a:	600b      	str	r3, [r1, #0]
  40c48c:	610b      	str	r3, [r1, #16]
  40c48e:	614a      	str	r2, [r1, #20]
  40c490:	b011      	add	sp, #68	; 0x44
  40c492:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c494:	4a12      	ldr	r2, [pc, #72]	; (40c4e0 <__smakebuf_r+0xdc>)
  40c496:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  40c498:	4293      	cmp	r3, r2
  40c49a:	d1ce      	bne.n	40c43a <__smakebuf_r+0x36>
  40c49c:	89a3      	ldrh	r3, [r4, #12]
  40c49e:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40c4a2:	4333      	orrs	r3, r6
  40c4a4:	81a3      	strh	r3, [r4, #12]
  40c4a6:	64e6      	str	r6, [r4, #76]	; 0x4c
  40c4a8:	e7da      	b.n	40c460 <__smakebuf_r+0x5c>
  40c4aa:	4628      	mov	r0, r5
  40c4ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40c4b0:	f001 fae6 	bl	40da80 <_isatty_r>
  40c4b4:	2800      	cmp	r0, #0
  40c4b6:	d0e3      	beq.n	40c480 <__smakebuf_r+0x7c>
  40c4b8:	89a3      	ldrh	r3, [r4, #12]
  40c4ba:	f043 0301 	orr.w	r3, r3, #1
  40c4be:	81a3      	strh	r3, [r4, #12]
  40c4c0:	e7de      	b.n	40c480 <__smakebuf_r+0x7c>
  40c4c2:	059a      	lsls	r2, r3, #22
  40c4c4:	d4dc      	bmi.n	40c480 <__smakebuf_r+0x7c>
  40c4c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40c4ca:	f043 0302 	orr.w	r3, r3, #2
  40c4ce:	2101      	movs	r1, #1
  40c4d0:	81a3      	strh	r3, [r4, #12]
  40c4d2:	6022      	str	r2, [r4, #0]
  40c4d4:	6122      	str	r2, [r4, #16]
  40c4d6:	6161      	str	r1, [r4, #20]
  40c4d8:	e7d2      	b.n	40c480 <__smakebuf_r+0x7c>
  40c4da:	bf00      	nop
  40c4dc:	0040bc5d 	.word	0x0040bc5d
  40c4e0:	0040d639 	.word	0x0040d639

0040c4e4 <malloc>:
  40c4e4:	4b02      	ldr	r3, [pc, #8]	; (40c4f0 <malloc+0xc>)
  40c4e6:	4601      	mov	r1, r0
  40c4e8:	6818      	ldr	r0, [r3, #0]
  40c4ea:	f000 b803 	b.w	40c4f4 <_malloc_r>
  40c4ee:	bf00      	nop
  40c4f0:	20000560 	.word	0x20000560

0040c4f4 <_malloc_r>:
  40c4f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c4f8:	f101 050b 	add.w	r5, r1, #11
  40c4fc:	2d16      	cmp	r5, #22
  40c4fe:	b083      	sub	sp, #12
  40c500:	4606      	mov	r6, r0
  40c502:	d927      	bls.n	40c554 <_malloc_r+0x60>
  40c504:	f035 0507 	bics.w	r5, r5, #7
  40c508:	d427      	bmi.n	40c55a <_malloc_r+0x66>
  40c50a:	42a9      	cmp	r1, r5
  40c50c:	d825      	bhi.n	40c55a <_malloc_r+0x66>
  40c50e:	4630      	mov	r0, r6
  40c510:	f000 fb3c 	bl	40cb8c <__malloc_lock>
  40c514:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40c518:	d226      	bcs.n	40c568 <_malloc_r+0x74>
  40c51a:	4fc1      	ldr	r7, [pc, #772]	; (40c820 <_malloc_r+0x32c>)
  40c51c:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  40c520:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  40c524:	68dc      	ldr	r4, [r3, #12]
  40c526:	429c      	cmp	r4, r3
  40c528:	f000 81d2 	beq.w	40c8d0 <_malloc_r+0x3dc>
  40c52c:	6863      	ldr	r3, [r4, #4]
  40c52e:	68e2      	ldr	r2, [r4, #12]
  40c530:	f023 0303 	bic.w	r3, r3, #3
  40c534:	4423      	add	r3, r4
  40c536:	6858      	ldr	r0, [r3, #4]
  40c538:	68a1      	ldr	r1, [r4, #8]
  40c53a:	f040 0501 	orr.w	r5, r0, #1
  40c53e:	60ca      	str	r2, [r1, #12]
  40c540:	4630      	mov	r0, r6
  40c542:	6091      	str	r1, [r2, #8]
  40c544:	605d      	str	r5, [r3, #4]
  40c546:	f000 fb23 	bl	40cb90 <__malloc_unlock>
  40c54a:	3408      	adds	r4, #8
  40c54c:	4620      	mov	r0, r4
  40c54e:	b003      	add	sp, #12
  40c550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c554:	2510      	movs	r5, #16
  40c556:	42a9      	cmp	r1, r5
  40c558:	d9d9      	bls.n	40c50e <_malloc_r+0x1a>
  40c55a:	2400      	movs	r4, #0
  40c55c:	230c      	movs	r3, #12
  40c55e:	4620      	mov	r0, r4
  40c560:	6033      	str	r3, [r6, #0]
  40c562:	b003      	add	sp, #12
  40c564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c568:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  40c56c:	f000 8089 	beq.w	40c682 <_malloc_r+0x18e>
  40c570:	f1bc 0f04 	cmp.w	ip, #4
  40c574:	f200 8160 	bhi.w	40c838 <_malloc_r+0x344>
  40c578:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  40c57c:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  40c580:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40c584:	4fa6      	ldr	r7, [pc, #664]	; (40c820 <_malloc_r+0x32c>)
  40c586:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  40c58a:	68cc      	ldr	r4, [r1, #12]
  40c58c:	42a1      	cmp	r1, r4
  40c58e:	d105      	bne.n	40c59c <_malloc_r+0xa8>
  40c590:	e00c      	b.n	40c5ac <_malloc_r+0xb8>
  40c592:	2b00      	cmp	r3, #0
  40c594:	da79      	bge.n	40c68a <_malloc_r+0x196>
  40c596:	68e4      	ldr	r4, [r4, #12]
  40c598:	42a1      	cmp	r1, r4
  40c59a:	d007      	beq.n	40c5ac <_malloc_r+0xb8>
  40c59c:	6862      	ldr	r2, [r4, #4]
  40c59e:	f022 0203 	bic.w	r2, r2, #3
  40c5a2:	1b53      	subs	r3, r2, r5
  40c5a4:	2b0f      	cmp	r3, #15
  40c5a6:	ddf4      	ble.n	40c592 <_malloc_r+0x9e>
  40c5a8:	f10c 3cff 	add.w	ip, ip, #4294967295
  40c5ac:	f10c 0c01 	add.w	ip, ip, #1
  40c5b0:	4b9b      	ldr	r3, [pc, #620]	; (40c820 <_malloc_r+0x32c>)
  40c5b2:	693c      	ldr	r4, [r7, #16]
  40c5b4:	f103 0e08 	add.w	lr, r3, #8
  40c5b8:	4574      	cmp	r4, lr
  40c5ba:	f000 817e 	beq.w	40c8ba <_malloc_r+0x3c6>
  40c5be:	6861      	ldr	r1, [r4, #4]
  40c5c0:	f021 0103 	bic.w	r1, r1, #3
  40c5c4:	1b4a      	subs	r2, r1, r5
  40c5c6:	2a0f      	cmp	r2, #15
  40c5c8:	f300 8164 	bgt.w	40c894 <_malloc_r+0x3a0>
  40c5cc:	2a00      	cmp	r2, #0
  40c5ce:	f8c3 e014 	str.w	lr, [r3, #20]
  40c5d2:	f8c3 e010 	str.w	lr, [r3, #16]
  40c5d6:	da69      	bge.n	40c6ac <_malloc_r+0x1b8>
  40c5d8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40c5dc:	f080 813a 	bcs.w	40c854 <_malloc_r+0x360>
  40c5e0:	08c9      	lsrs	r1, r1, #3
  40c5e2:	108a      	asrs	r2, r1, #2
  40c5e4:	f04f 0801 	mov.w	r8, #1
  40c5e8:	fa08 f802 	lsl.w	r8, r8, r2
  40c5ec:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  40c5f0:	685a      	ldr	r2, [r3, #4]
  40c5f2:	6888      	ldr	r0, [r1, #8]
  40c5f4:	ea48 0202 	orr.w	r2, r8, r2
  40c5f8:	60a0      	str	r0, [r4, #8]
  40c5fa:	60e1      	str	r1, [r4, #12]
  40c5fc:	605a      	str	r2, [r3, #4]
  40c5fe:	608c      	str	r4, [r1, #8]
  40c600:	60c4      	str	r4, [r0, #12]
  40c602:	ea4f 03ac 	mov.w	r3, ip, asr #2
  40c606:	2001      	movs	r0, #1
  40c608:	4098      	lsls	r0, r3
  40c60a:	4290      	cmp	r0, r2
  40c60c:	d85b      	bhi.n	40c6c6 <_malloc_r+0x1d2>
  40c60e:	4202      	tst	r2, r0
  40c610:	d106      	bne.n	40c620 <_malloc_r+0x12c>
  40c612:	f02c 0c03 	bic.w	ip, ip, #3
  40c616:	0040      	lsls	r0, r0, #1
  40c618:	4202      	tst	r2, r0
  40c61a:	f10c 0c04 	add.w	ip, ip, #4
  40c61e:	d0fa      	beq.n	40c616 <_malloc_r+0x122>
  40c620:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  40c624:	4644      	mov	r4, r8
  40c626:	46e1      	mov	r9, ip
  40c628:	68e3      	ldr	r3, [r4, #12]
  40c62a:	429c      	cmp	r4, r3
  40c62c:	d107      	bne.n	40c63e <_malloc_r+0x14a>
  40c62e:	e146      	b.n	40c8be <_malloc_r+0x3ca>
  40c630:	2a00      	cmp	r2, #0
  40c632:	f280 8157 	bge.w	40c8e4 <_malloc_r+0x3f0>
  40c636:	68db      	ldr	r3, [r3, #12]
  40c638:	429c      	cmp	r4, r3
  40c63a:	f000 8140 	beq.w	40c8be <_malloc_r+0x3ca>
  40c63e:	6859      	ldr	r1, [r3, #4]
  40c640:	f021 0103 	bic.w	r1, r1, #3
  40c644:	1b4a      	subs	r2, r1, r5
  40c646:	2a0f      	cmp	r2, #15
  40c648:	ddf2      	ble.n	40c630 <_malloc_r+0x13c>
  40c64a:	461c      	mov	r4, r3
  40c64c:	f854 cf08 	ldr.w	ip, [r4, #8]!
  40c650:	68d9      	ldr	r1, [r3, #12]
  40c652:	f045 0901 	orr.w	r9, r5, #1
  40c656:	f042 0801 	orr.w	r8, r2, #1
  40c65a:	441d      	add	r5, r3
  40c65c:	f8c3 9004 	str.w	r9, [r3, #4]
  40c660:	4630      	mov	r0, r6
  40c662:	f8cc 100c 	str.w	r1, [ip, #12]
  40c666:	f8c1 c008 	str.w	ip, [r1, #8]
  40c66a:	617d      	str	r5, [r7, #20]
  40c66c:	613d      	str	r5, [r7, #16]
  40c66e:	f8c5 e00c 	str.w	lr, [r5, #12]
  40c672:	f8c5 e008 	str.w	lr, [r5, #8]
  40c676:	f8c5 8004 	str.w	r8, [r5, #4]
  40c67a:	50aa      	str	r2, [r5, r2]
  40c67c:	f000 fa88 	bl	40cb90 <__malloc_unlock>
  40c680:	e764      	b.n	40c54c <_malloc_r+0x58>
  40c682:	217e      	movs	r1, #126	; 0x7e
  40c684:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  40c688:	e77c      	b.n	40c584 <_malloc_r+0x90>
  40c68a:	4422      	add	r2, r4
  40c68c:	6850      	ldr	r0, [r2, #4]
  40c68e:	68e3      	ldr	r3, [r4, #12]
  40c690:	68a1      	ldr	r1, [r4, #8]
  40c692:	f040 0501 	orr.w	r5, r0, #1
  40c696:	60cb      	str	r3, [r1, #12]
  40c698:	4630      	mov	r0, r6
  40c69a:	6099      	str	r1, [r3, #8]
  40c69c:	6055      	str	r5, [r2, #4]
  40c69e:	f000 fa77 	bl	40cb90 <__malloc_unlock>
  40c6a2:	3408      	adds	r4, #8
  40c6a4:	4620      	mov	r0, r4
  40c6a6:	b003      	add	sp, #12
  40c6a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c6ac:	4421      	add	r1, r4
  40c6ae:	684b      	ldr	r3, [r1, #4]
  40c6b0:	4630      	mov	r0, r6
  40c6b2:	f043 0301 	orr.w	r3, r3, #1
  40c6b6:	604b      	str	r3, [r1, #4]
  40c6b8:	f000 fa6a 	bl	40cb90 <__malloc_unlock>
  40c6bc:	3408      	adds	r4, #8
  40c6be:	4620      	mov	r0, r4
  40c6c0:	b003      	add	sp, #12
  40c6c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c6c6:	68bc      	ldr	r4, [r7, #8]
  40c6c8:	6863      	ldr	r3, [r4, #4]
  40c6ca:	f023 0903 	bic.w	r9, r3, #3
  40c6ce:	45a9      	cmp	r9, r5
  40c6d0:	d304      	bcc.n	40c6dc <_malloc_r+0x1e8>
  40c6d2:	ebc5 0309 	rsb	r3, r5, r9
  40c6d6:	2b0f      	cmp	r3, #15
  40c6d8:	f300 8091 	bgt.w	40c7fe <_malloc_r+0x30a>
  40c6dc:	4b51      	ldr	r3, [pc, #324]	; (40c824 <_malloc_r+0x330>)
  40c6de:	4a52      	ldr	r2, [pc, #328]	; (40c828 <_malloc_r+0x334>)
  40c6e0:	6819      	ldr	r1, [r3, #0]
  40c6e2:	6813      	ldr	r3, [r2, #0]
  40c6e4:	eb05 0a01 	add.w	sl, r5, r1
  40c6e8:	3301      	adds	r3, #1
  40c6ea:	eb04 0b09 	add.w	fp, r4, r9
  40c6ee:	f000 8161 	beq.w	40c9b4 <_malloc_r+0x4c0>
  40c6f2:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  40c6f6:	f10a 0a0f 	add.w	sl, sl, #15
  40c6fa:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  40c6fe:	f02a 0a0f 	bic.w	sl, sl, #15
  40c702:	4630      	mov	r0, r6
  40c704:	4651      	mov	r1, sl
  40c706:	9201      	str	r2, [sp, #4]
  40c708:	f000 ff56 	bl	40d5b8 <_sbrk_r>
  40c70c:	f1b0 3fff 	cmp.w	r0, #4294967295
  40c710:	4680      	mov	r8, r0
  40c712:	9a01      	ldr	r2, [sp, #4]
  40c714:	f000 8101 	beq.w	40c91a <_malloc_r+0x426>
  40c718:	4583      	cmp	fp, r0
  40c71a:	f200 80fb 	bhi.w	40c914 <_malloc_r+0x420>
  40c71e:	f8df c114 	ldr.w	ip, [pc, #276]	; 40c834 <_malloc_r+0x340>
  40c722:	45c3      	cmp	fp, r8
  40c724:	f8dc 3000 	ldr.w	r3, [ip]
  40c728:	4453      	add	r3, sl
  40c72a:	f8cc 3000 	str.w	r3, [ip]
  40c72e:	f000 814a 	beq.w	40c9c6 <_malloc_r+0x4d2>
  40c732:	6812      	ldr	r2, [r2, #0]
  40c734:	493c      	ldr	r1, [pc, #240]	; (40c828 <_malloc_r+0x334>)
  40c736:	3201      	adds	r2, #1
  40c738:	bf1b      	ittet	ne
  40c73a:	ebcb 0b08 	rsbne	fp, fp, r8
  40c73e:	445b      	addne	r3, fp
  40c740:	f8c1 8000 	streq.w	r8, [r1]
  40c744:	f8cc 3000 	strne.w	r3, [ip]
  40c748:	f018 0307 	ands.w	r3, r8, #7
  40c74c:	f000 8114 	beq.w	40c978 <_malloc_r+0x484>
  40c750:	f1c3 0208 	rsb	r2, r3, #8
  40c754:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  40c758:	4490      	add	r8, r2
  40c75a:	3308      	adds	r3, #8
  40c75c:	44c2      	add	sl, r8
  40c75e:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  40c762:	ebca 0a03 	rsb	sl, sl, r3
  40c766:	4651      	mov	r1, sl
  40c768:	4630      	mov	r0, r6
  40c76a:	f8cd c004 	str.w	ip, [sp, #4]
  40c76e:	f000 ff23 	bl	40d5b8 <_sbrk_r>
  40c772:	1c43      	adds	r3, r0, #1
  40c774:	f8dd c004 	ldr.w	ip, [sp, #4]
  40c778:	f000 8135 	beq.w	40c9e6 <_malloc_r+0x4f2>
  40c77c:	ebc8 0200 	rsb	r2, r8, r0
  40c780:	4452      	add	r2, sl
  40c782:	f042 0201 	orr.w	r2, r2, #1
  40c786:	f8dc 3000 	ldr.w	r3, [ip]
  40c78a:	42bc      	cmp	r4, r7
  40c78c:	4453      	add	r3, sl
  40c78e:	f8c7 8008 	str.w	r8, [r7, #8]
  40c792:	f8cc 3000 	str.w	r3, [ip]
  40c796:	f8c8 2004 	str.w	r2, [r8, #4]
  40c79a:	f8df a098 	ldr.w	sl, [pc, #152]	; 40c834 <_malloc_r+0x340>
  40c79e:	d015      	beq.n	40c7cc <_malloc_r+0x2d8>
  40c7a0:	f1b9 0f0f 	cmp.w	r9, #15
  40c7a4:	f240 80eb 	bls.w	40c97e <_malloc_r+0x48a>
  40c7a8:	6861      	ldr	r1, [r4, #4]
  40c7aa:	f1a9 020c 	sub.w	r2, r9, #12
  40c7ae:	f022 0207 	bic.w	r2, r2, #7
  40c7b2:	f001 0101 	and.w	r1, r1, #1
  40c7b6:	ea42 0e01 	orr.w	lr, r2, r1
  40c7ba:	2005      	movs	r0, #5
  40c7bc:	18a1      	adds	r1, r4, r2
  40c7be:	2a0f      	cmp	r2, #15
  40c7c0:	f8c4 e004 	str.w	lr, [r4, #4]
  40c7c4:	6048      	str	r0, [r1, #4]
  40c7c6:	6088      	str	r0, [r1, #8]
  40c7c8:	f200 8111 	bhi.w	40c9ee <_malloc_r+0x4fa>
  40c7cc:	4a17      	ldr	r2, [pc, #92]	; (40c82c <_malloc_r+0x338>)
  40c7ce:	68bc      	ldr	r4, [r7, #8]
  40c7d0:	6811      	ldr	r1, [r2, #0]
  40c7d2:	428b      	cmp	r3, r1
  40c7d4:	bf88      	it	hi
  40c7d6:	6013      	strhi	r3, [r2, #0]
  40c7d8:	4a15      	ldr	r2, [pc, #84]	; (40c830 <_malloc_r+0x33c>)
  40c7da:	6811      	ldr	r1, [r2, #0]
  40c7dc:	428b      	cmp	r3, r1
  40c7de:	bf88      	it	hi
  40c7e0:	6013      	strhi	r3, [r2, #0]
  40c7e2:	6862      	ldr	r2, [r4, #4]
  40c7e4:	f022 0203 	bic.w	r2, r2, #3
  40c7e8:	4295      	cmp	r5, r2
  40c7ea:	ebc5 0302 	rsb	r3, r5, r2
  40c7ee:	d801      	bhi.n	40c7f4 <_malloc_r+0x300>
  40c7f0:	2b0f      	cmp	r3, #15
  40c7f2:	dc04      	bgt.n	40c7fe <_malloc_r+0x30a>
  40c7f4:	4630      	mov	r0, r6
  40c7f6:	f000 f9cb 	bl	40cb90 <__malloc_unlock>
  40c7fa:	2400      	movs	r4, #0
  40c7fc:	e6a6      	b.n	40c54c <_malloc_r+0x58>
  40c7fe:	f045 0201 	orr.w	r2, r5, #1
  40c802:	f043 0301 	orr.w	r3, r3, #1
  40c806:	4425      	add	r5, r4
  40c808:	6062      	str	r2, [r4, #4]
  40c80a:	4630      	mov	r0, r6
  40c80c:	60bd      	str	r5, [r7, #8]
  40c80e:	606b      	str	r3, [r5, #4]
  40c810:	f000 f9be 	bl	40cb90 <__malloc_unlock>
  40c814:	3408      	adds	r4, #8
  40c816:	4620      	mov	r0, r4
  40c818:	b003      	add	sp, #12
  40c81a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c81e:	bf00      	nop
  40c820:	200005c0 	.word	0x200005c0
  40c824:	20003e60 	.word	0x20003e60
  40c828:	200009cc 	.word	0x200009cc
  40c82c:	20003e5c 	.word	0x20003e5c
  40c830:	20003e58 	.word	0x20003e58
  40c834:	20003e64 	.word	0x20003e64
  40c838:	f1bc 0f14 	cmp.w	ip, #20
  40c83c:	d961      	bls.n	40c902 <_malloc_r+0x40e>
  40c83e:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  40c842:	f200 808f 	bhi.w	40c964 <_malloc_r+0x470>
  40c846:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  40c84a:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  40c84e:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40c852:	e697      	b.n	40c584 <_malloc_r+0x90>
  40c854:	0a4b      	lsrs	r3, r1, #9
  40c856:	2b04      	cmp	r3, #4
  40c858:	d958      	bls.n	40c90c <_malloc_r+0x418>
  40c85a:	2b14      	cmp	r3, #20
  40c85c:	f200 80ad 	bhi.w	40c9ba <_malloc_r+0x4c6>
  40c860:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  40c864:	0050      	lsls	r0, r2, #1
  40c866:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  40c86a:	6883      	ldr	r3, [r0, #8]
  40c86c:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 40ca28 <_malloc_r+0x534>
  40c870:	4283      	cmp	r3, r0
  40c872:	f000 808a 	beq.w	40c98a <_malloc_r+0x496>
  40c876:	685a      	ldr	r2, [r3, #4]
  40c878:	f022 0203 	bic.w	r2, r2, #3
  40c87c:	4291      	cmp	r1, r2
  40c87e:	d202      	bcs.n	40c886 <_malloc_r+0x392>
  40c880:	689b      	ldr	r3, [r3, #8]
  40c882:	4298      	cmp	r0, r3
  40c884:	d1f7      	bne.n	40c876 <_malloc_r+0x382>
  40c886:	68d9      	ldr	r1, [r3, #12]
  40c888:	687a      	ldr	r2, [r7, #4]
  40c88a:	60e1      	str	r1, [r4, #12]
  40c88c:	60a3      	str	r3, [r4, #8]
  40c88e:	608c      	str	r4, [r1, #8]
  40c890:	60dc      	str	r4, [r3, #12]
  40c892:	e6b6      	b.n	40c602 <_malloc_r+0x10e>
  40c894:	f045 0701 	orr.w	r7, r5, #1
  40c898:	f042 0101 	orr.w	r1, r2, #1
  40c89c:	4425      	add	r5, r4
  40c89e:	6067      	str	r7, [r4, #4]
  40c8a0:	4630      	mov	r0, r6
  40c8a2:	615d      	str	r5, [r3, #20]
  40c8a4:	611d      	str	r5, [r3, #16]
  40c8a6:	f8c5 e00c 	str.w	lr, [r5, #12]
  40c8aa:	f8c5 e008 	str.w	lr, [r5, #8]
  40c8ae:	6069      	str	r1, [r5, #4]
  40c8b0:	50aa      	str	r2, [r5, r2]
  40c8b2:	3408      	adds	r4, #8
  40c8b4:	f000 f96c 	bl	40cb90 <__malloc_unlock>
  40c8b8:	e648      	b.n	40c54c <_malloc_r+0x58>
  40c8ba:	685a      	ldr	r2, [r3, #4]
  40c8bc:	e6a1      	b.n	40c602 <_malloc_r+0x10e>
  40c8be:	f109 0901 	add.w	r9, r9, #1
  40c8c2:	f019 0f03 	tst.w	r9, #3
  40c8c6:	f104 0408 	add.w	r4, r4, #8
  40c8ca:	f47f aead 	bne.w	40c628 <_malloc_r+0x134>
  40c8ce:	e02d      	b.n	40c92c <_malloc_r+0x438>
  40c8d0:	f104 0308 	add.w	r3, r4, #8
  40c8d4:	6964      	ldr	r4, [r4, #20]
  40c8d6:	42a3      	cmp	r3, r4
  40c8d8:	bf08      	it	eq
  40c8da:	f10c 0c02 	addeq.w	ip, ip, #2
  40c8de:	f43f ae67 	beq.w	40c5b0 <_malloc_r+0xbc>
  40c8e2:	e623      	b.n	40c52c <_malloc_r+0x38>
  40c8e4:	4419      	add	r1, r3
  40c8e6:	6848      	ldr	r0, [r1, #4]
  40c8e8:	461c      	mov	r4, r3
  40c8ea:	f854 2f08 	ldr.w	r2, [r4, #8]!
  40c8ee:	68db      	ldr	r3, [r3, #12]
  40c8f0:	f040 0501 	orr.w	r5, r0, #1
  40c8f4:	604d      	str	r5, [r1, #4]
  40c8f6:	4630      	mov	r0, r6
  40c8f8:	60d3      	str	r3, [r2, #12]
  40c8fa:	609a      	str	r2, [r3, #8]
  40c8fc:	f000 f948 	bl	40cb90 <__malloc_unlock>
  40c900:	e624      	b.n	40c54c <_malloc_r+0x58>
  40c902:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  40c906:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40c90a:	e63b      	b.n	40c584 <_malloc_r+0x90>
  40c90c:	098a      	lsrs	r2, r1, #6
  40c90e:	3238      	adds	r2, #56	; 0x38
  40c910:	0050      	lsls	r0, r2, #1
  40c912:	e7a8      	b.n	40c866 <_malloc_r+0x372>
  40c914:	42bc      	cmp	r4, r7
  40c916:	f43f af02 	beq.w	40c71e <_malloc_r+0x22a>
  40c91a:	68bc      	ldr	r4, [r7, #8]
  40c91c:	6862      	ldr	r2, [r4, #4]
  40c91e:	f022 0203 	bic.w	r2, r2, #3
  40c922:	e761      	b.n	40c7e8 <_malloc_r+0x2f4>
  40c924:	f8d8 8000 	ldr.w	r8, [r8]
  40c928:	4598      	cmp	r8, r3
  40c92a:	d17a      	bne.n	40ca22 <_malloc_r+0x52e>
  40c92c:	f01c 0f03 	tst.w	ip, #3
  40c930:	f1a8 0308 	sub.w	r3, r8, #8
  40c934:	f10c 3cff 	add.w	ip, ip, #4294967295
  40c938:	d1f4      	bne.n	40c924 <_malloc_r+0x430>
  40c93a:	687b      	ldr	r3, [r7, #4]
  40c93c:	ea23 0300 	bic.w	r3, r3, r0
  40c940:	607b      	str	r3, [r7, #4]
  40c942:	0040      	lsls	r0, r0, #1
  40c944:	4298      	cmp	r0, r3
  40c946:	f63f aebe 	bhi.w	40c6c6 <_malloc_r+0x1d2>
  40c94a:	2800      	cmp	r0, #0
  40c94c:	f43f aebb 	beq.w	40c6c6 <_malloc_r+0x1d2>
  40c950:	4203      	tst	r3, r0
  40c952:	46cc      	mov	ip, r9
  40c954:	f47f ae64 	bne.w	40c620 <_malloc_r+0x12c>
  40c958:	0040      	lsls	r0, r0, #1
  40c95a:	4203      	tst	r3, r0
  40c95c:	f10c 0c04 	add.w	ip, ip, #4
  40c960:	d0fa      	beq.n	40c958 <_malloc_r+0x464>
  40c962:	e65d      	b.n	40c620 <_malloc_r+0x12c>
  40c964:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  40c968:	d819      	bhi.n	40c99e <_malloc_r+0x4aa>
  40c96a:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  40c96e:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  40c972:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40c976:	e605      	b.n	40c584 <_malloc_r+0x90>
  40c978:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40c97c:	e6ee      	b.n	40c75c <_malloc_r+0x268>
  40c97e:	2301      	movs	r3, #1
  40c980:	f8c8 3004 	str.w	r3, [r8, #4]
  40c984:	4644      	mov	r4, r8
  40c986:	2200      	movs	r2, #0
  40c988:	e72e      	b.n	40c7e8 <_malloc_r+0x2f4>
  40c98a:	1092      	asrs	r2, r2, #2
  40c98c:	2001      	movs	r0, #1
  40c98e:	4090      	lsls	r0, r2
  40c990:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40c994:	4619      	mov	r1, r3
  40c996:	4302      	orrs	r2, r0
  40c998:	f8c8 2004 	str.w	r2, [r8, #4]
  40c99c:	e775      	b.n	40c88a <_malloc_r+0x396>
  40c99e:	f240 5354 	movw	r3, #1364	; 0x554
  40c9a2:	459c      	cmp	ip, r3
  40c9a4:	d81b      	bhi.n	40c9de <_malloc_r+0x4ea>
  40c9a6:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  40c9aa:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  40c9ae:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40c9b2:	e5e7      	b.n	40c584 <_malloc_r+0x90>
  40c9b4:	f10a 0a10 	add.w	sl, sl, #16
  40c9b8:	e6a3      	b.n	40c702 <_malloc_r+0x20e>
  40c9ba:	2b54      	cmp	r3, #84	; 0x54
  40c9bc:	d81f      	bhi.n	40c9fe <_malloc_r+0x50a>
  40c9be:	0b0a      	lsrs	r2, r1, #12
  40c9c0:	326e      	adds	r2, #110	; 0x6e
  40c9c2:	0050      	lsls	r0, r2, #1
  40c9c4:	e74f      	b.n	40c866 <_malloc_r+0x372>
  40c9c6:	f3cb 010b 	ubfx	r1, fp, #0, #12
  40c9ca:	2900      	cmp	r1, #0
  40c9cc:	f47f aeb1 	bne.w	40c732 <_malloc_r+0x23e>
  40c9d0:	eb0a 0109 	add.w	r1, sl, r9
  40c9d4:	68ba      	ldr	r2, [r7, #8]
  40c9d6:	f041 0101 	orr.w	r1, r1, #1
  40c9da:	6051      	str	r1, [r2, #4]
  40c9dc:	e6f6      	b.n	40c7cc <_malloc_r+0x2d8>
  40c9de:	21fc      	movs	r1, #252	; 0xfc
  40c9e0:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  40c9e4:	e5ce      	b.n	40c584 <_malloc_r+0x90>
  40c9e6:	2201      	movs	r2, #1
  40c9e8:	f04f 0a00 	mov.w	sl, #0
  40c9ec:	e6cb      	b.n	40c786 <_malloc_r+0x292>
  40c9ee:	f104 0108 	add.w	r1, r4, #8
  40c9f2:	4630      	mov	r0, r6
  40c9f4:	f7ff fa7c 	bl	40bef0 <_free_r>
  40c9f8:	f8da 3000 	ldr.w	r3, [sl]
  40c9fc:	e6e6      	b.n	40c7cc <_malloc_r+0x2d8>
  40c9fe:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40ca02:	d803      	bhi.n	40ca0c <_malloc_r+0x518>
  40ca04:	0bca      	lsrs	r2, r1, #15
  40ca06:	3277      	adds	r2, #119	; 0x77
  40ca08:	0050      	lsls	r0, r2, #1
  40ca0a:	e72c      	b.n	40c866 <_malloc_r+0x372>
  40ca0c:	f240 5254 	movw	r2, #1364	; 0x554
  40ca10:	4293      	cmp	r3, r2
  40ca12:	d803      	bhi.n	40ca1c <_malloc_r+0x528>
  40ca14:	0c8a      	lsrs	r2, r1, #18
  40ca16:	327c      	adds	r2, #124	; 0x7c
  40ca18:	0050      	lsls	r0, r2, #1
  40ca1a:	e724      	b.n	40c866 <_malloc_r+0x372>
  40ca1c:	20fc      	movs	r0, #252	; 0xfc
  40ca1e:	227e      	movs	r2, #126	; 0x7e
  40ca20:	e721      	b.n	40c866 <_malloc_r+0x372>
  40ca22:	687b      	ldr	r3, [r7, #4]
  40ca24:	e78d      	b.n	40c942 <_malloc_r+0x44e>
  40ca26:	bf00      	nop
  40ca28:	200005c0 	.word	0x200005c0

0040ca2c <memchr>:
  40ca2c:	0783      	lsls	r3, r0, #30
  40ca2e:	b470      	push	{r4, r5, r6}
  40ca30:	b2c9      	uxtb	r1, r1
  40ca32:	d040      	beq.n	40cab6 <memchr+0x8a>
  40ca34:	1e54      	subs	r4, r2, #1
  40ca36:	b32a      	cbz	r2, 40ca84 <memchr+0x58>
  40ca38:	7803      	ldrb	r3, [r0, #0]
  40ca3a:	428b      	cmp	r3, r1
  40ca3c:	d023      	beq.n	40ca86 <memchr+0x5a>
  40ca3e:	1c43      	adds	r3, r0, #1
  40ca40:	e004      	b.n	40ca4c <memchr+0x20>
  40ca42:	b1fc      	cbz	r4, 40ca84 <memchr+0x58>
  40ca44:	7805      	ldrb	r5, [r0, #0]
  40ca46:	4614      	mov	r4, r2
  40ca48:	428d      	cmp	r5, r1
  40ca4a:	d01c      	beq.n	40ca86 <memchr+0x5a>
  40ca4c:	f013 0f03 	tst.w	r3, #3
  40ca50:	4618      	mov	r0, r3
  40ca52:	f104 32ff 	add.w	r2, r4, #4294967295
  40ca56:	f103 0301 	add.w	r3, r3, #1
  40ca5a:	d1f2      	bne.n	40ca42 <memchr+0x16>
  40ca5c:	2c03      	cmp	r4, #3
  40ca5e:	d814      	bhi.n	40ca8a <memchr+0x5e>
  40ca60:	1e65      	subs	r5, r4, #1
  40ca62:	b354      	cbz	r4, 40caba <memchr+0x8e>
  40ca64:	7803      	ldrb	r3, [r0, #0]
  40ca66:	428b      	cmp	r3, r1
  40ca68:	d00d      	beq.n	40ca86 <memchr+0x5a>
  40ca6a:	1c42      	adds	r2, r0, #1
  40ca6c:	2300      	movs	r3, #0
  40ca6e:	e002      	b.n	40ca76 <memchr+0x4a>
  40ca70:	7804      	ldrb	r4, [r0, #0]
  40ca72:	428c      	cmp	r4, r1
  40ca74:	d007      	beq.n	40ca86 <memchr+0x5a>
  40ca76:	42ab      	cmp	r3, r5
  40ca78:	4610      	mov	r0, r2
  40ca7a:	f103 0301 	add.w	r3, r3, #1
  40ca7e:	f102 0201 	add.w	r2, r2, #1
  40ca82:	d1f5      	bne.n	40ca70 <memchr+0x44>
  40ca84:	2000      	movs	r0, #0
  40ca86:	bc70      	pop	{r4, r5, r6}
  40ca88:	4770      	bx	lr
  40ca8a:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  40ca8e:	4603      	mov	r3, r0
  40ca90:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40ca94:	681a      	ldr	r2, [r3, #0]
  40ca96:	4618      	mov	r0, r3
  40ca98:	4072      	eors	r2, r6
  40ca9a:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  40ca9e:	ea25 0202 	bic.w	r2, r5, r2
  40caa2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40caa6:	f103 0304 	add.w	r3, r3, #4
  40caaa:	d1d9      	bne.n	40ca60 <memchr+0x34>
  40caac:	3c04      	subs	r4, #4
  40caae:	2c03      	cmp	r4, #3
  40cab0:	4618      	mov	r0, r3
  40cab2:	d8ef      	bhi.n	40ca94 <memchr+0x68>
  40cab4:	e7d4      	b.n	40ca60 <memchr+0x34>
  40cab6:	4614      	mov	r4, r2
  40cab8:	e7d0      	b.n	40ca5c <memchr+0x30>
  40caba:	4620      	mov	r0, r4
  40cabc:	e7e3      	b.n	40ca86 <memchr+0x5a>
  40cabe:	bf00      	nop

0040cac0 <memmove>:
  40cac0:	4288      	cmp	r0, r1
  40cac2:	b4f0      	push	{r4, r5, r6, r7}
  40cac4:	d910      	bls.n	40cae8 <memmove+0x28>
  40cac6:	188c      	adds	r4, r1, r2
  40cac8:	42a0      	cmp	r0, r4
  40caca:	d20d      	bcs.n	40cae8 <memmove+0x28>
  40cacc:	1885      	adds	r5, r0, r2
  40cace:	1e53      	subs	r3, r2, #1
  40cad0:	b142      	cbz	r2, 40cae4 <memmove+0x24>
  40cad2:	4621      	mov	r1, r4
  40cad4:	462a      	mov	r2, r5
  40cad6:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  40cada:	3b01      	subs	r3, #1
  40cadc:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40cae0:	1c5c      	adds	r4, r3, #1
  40cae2:	d1f8      	bne.n	40cad6 <memmove+0x16>
  40cae4:	bcf0      	pop	{r4, r5, r6, r7}
  40cae6:	4770      	bx	lr
  40cae8:	2a0f      	cmp	r2, #15
  40caea:	d944      	bls.n	40cb76 <memmove+0xb6>
  40caec:	ea40 0301 	orr.w	r3, r0, r1
  40caf0:	079b      	lsls	r3, r3, #30
  40caf2:	d144      	bne.n	40cb7e <memmove+0xbe>
  40caf4:	f1a2 0710 	sub.w	r7, r2, #16
  40caf8:	093f      	lsrs	r7, r7, #4
  40cafa:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  40cafe:	3610      	adds	r6, #16
  40cb00:	460c      	mov	r4, r1
  40cb02:	4603      	mov	r3, r0
  40cb04:	6825      	ldr	r5, [r4, #0]
  40cb06:	3310      	adds	r3, #16
  40cb08:	f843 5c10 	str.w	r5, [r3, #-16]
  40cb0c:	6865      	ldr	r5, [r4, #4]
  40cb0e:	3410      	adds	r4, #16
  40cb10:	f843 5c0c 	str.w	r5, [r3, #-12]
  40cb14:	f854 5c08 	ldr.w	r5, [r4, #-8]
  40cb18:	f843 5c08 	str.w	r5, [r3, #-8]
  40cb1c:	f854 5c04 	ldr.w	r5, [r4, #-4]
  40cb20:	f843 5c04 	str.w	r5, [r3, #-4]
  40cb24:	42b3      	cmp	r3, r6
  40cb26:	d1ed      	bne.n	40cb04 <memmove+0x44>
  40cb28:	1c7b      	adds	r3, r7, #1
  40cb2a:	f002 0c0f 	and.w	ip, r2, #15
  40cb2e:	011b      	lsls	r3, r3, #4
  40cb30:	f1bc 0f03 	cmp.w	ip, #3
  40cb34:	4419      	add	r1, r3
  40cb36:	4403      	add	r3, r0
  40cb38:	d923      	bls.n	40cb82 <memmove+0xc2>
  40cb3a:	460e      	mov	r6, r1
  40cb3c:	461d      	mov	r5, r3
  40cb3e:	4664      	mov	r4, ip
  40cb40:	f856 7b04 	ldr.w	r7, [r6], #4
  40cb44:	3c04      	subs	r4, #4
  40cb46:	2c03      	cmp	r4, #3
  40cb48:	f845 7b04 	str.w	r7, [r5], #4
  40cb4c:	d8f8      	bhi.n	40cb40 <memmove+0x80>
  40cb4e:	f1ac 0404 	sub.w	r4, ip, #4
  40cb52:	f024 0403 	bic.w	r4, r4, #3
  40cb56:	3404      	adds	r4, #4
  40cb58:	f002 0203 	and.w	r2, r2, #3
  40cb5c:	4423      	add	r3, r4
  40cb5e:	4421      	add	r1, r4
  40cb60:	2a00      	cmp	r2, #0
  40cb62:	d0bf      	beq.n	40cae4 <memmove+0x24>
  40cb64:	441a      	add	r2, r3
  40cb66:	f811 4b01 	ldrb.w	r4, [r1], #1
  40cb6a:	f803 4b01 	strb.w	r4, [r3], #1
  40cb6e:	4293      	cmp	r3, r2
  40cb70:	d1f9      	bne.n	40cb66 <memmove+0xa6>
  40cb72:	bcf0      	pop	{r4, r5, r6, r7}
  40cb74:	4770      	bx	lr
  40cb76:	4603      	mov	r3, r0
  40cb78:	2a00      	cmp	r2, #0
  40cb7a:	d1f3      	bne.n	40cb64 <memmove+0xa4>
  40cb7c:	e7b2      	b.n	40cae4 <memmove+0x24>
  40cb7e:	4603      	mov	r3, r0
  40cb80:	e7f0      	b.n	40cb64 <memmove+0xa4>
  40cb82:	4662      	mov	r2, ip
  40cb84:	2a00      	cmp	r2, #0
  40cb86:	d1ed      	bne.n	40cb64 <memmove+0xa4>
  40cb88:	e7ac      	b.n	40cae4 <memmove+0x24>
  40cb8a:	bf00      	nop

0040cb8c <__malloc_lock>:
  40cb8c:	4770      	bx	lr
  40cb8e:	bf00      	nop

0040cb90 <__malloc_unlock>:
  40cb90:	4770      	bx	lr
  40cb92:	bf00      	nop

0040cb94 <_Balloc>:
  40cb94:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  40cb96:	b570      	push	{r4, r5, r6, lr}
  40cb98:	4605      	mov	r5, r0
  40cb9a:	460c      	mov	r4, r1
  40cb9c:	b14a      	cbz	r2, 40cbb2 <_Balloc+0x1e>
  40cb9e:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  40cba2:	b180      	cbz	r0, 40cbc6 <_Balloc+0x32>
  40cba4:	6801      	ldr	r1, [r0, #0]
  40cba6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  40cbaa:	2200      	movs	r2, #0
  40cbac:	6102      	str	r2, [r0, #16]
  40cbae:	60c2      	str	r2, [r0, #12]
  40cbb0:	bd70      	pop	{r4, r5, r6, pc}
  40cbb2:	2221      	movs	r2, #33	; 0x21
  40cbb4:	2104      	movs	r1, #4
  40cbb6:	f000 fec5 	bl	40d944 <_calloc_r>
  40cbba:	64e8      	str	r0, [r5, #76]	; 0x4c
  40cbbc:	4602      	mov	r2, r0
  40cbbe:	2800      	cmp	r0, #0
  40cbc0:	d1ed      	bne.n	40cb9e <_Balloc+0xa>
  40cbc2:	2000      	movs	r0, #0
  40cbc4:	bd70      	pop	{r4, r5, r6, pc}
  40cbc6:	2101      	movs	r1, #1
  40cbc8:	fa01 f604 	lsl.w	r6, r1, r4
  40cbcc:	1d72      	adds	r2, r6, #5
  40cbce:	4628      	mov	r0, r5
  40cbd0:	0092      	lsls	r2, r2, #2
  40cbd2:	f000 feb7 	bl	40d944 <_calloc_r>
  40cbd6:	2800      	cmp	r0, #0
  40cbd8:	d0f3      	beq.n	40cbc2 <_Balloc+0x2e>
  40cbda:	6044      	str	r4, [r0, #4]
  40cbdc:	6086      	str	r6, [r0, #8]
  40cbde:	e7e4      	b.n	40cbaa <_Balloc+0x16>

0040cbe0 <_Bfree>:
  40cbe0:	b131      	cbz	r1, 40cbf0 <_Bfree+0x10>
  40cbe2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40cbe4:	684a      	ldr	r2, [r1, #4]
  40cbe6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40cbea:	6008      	str	r0, [r1, #0]
  40cbec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40cbf0:	4770      	bx	lr
  40cbf2:	bf00      	nop

0040cbf4 <__multadd>:
  40cbf4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40cbf8:	690f      	ldr	r7, [r1, #16]
  40cbfa:	b083      	sub	sp, #12
  40cbfc:	4688      	mov	r8, r1
  40cbfe:	4681      	mov	r9, r0
  40cc00:	f101 0514 	add.w	r5, r1, #20
  40cc04:	2400      	movs	r4, #0
  40cc06:	682e      	ldr	r6, [r5, #0]
  40cc08:	3401      	adds	r4, #1
  40cc0a:	b2b1      	uxth	r1, r6
  40cc0c:	0c36      	lsrs	r6, r6, #16
  40cc0e:	fb02 3301 	mla	r3, r2, r1, r3
  40cc12:	fb02 f606 	mul.w	r6, r2, r6
  40cc16:	b299      	uxth	r1, r3
  40cc18:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  40cc1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  40cc20:	42a7      	cmp	r7, r4
  40cc22:	f845 1b04 	str.w	r1, [r5], #4
  40cc26:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40cc2a:	dcec      	bgt.n	40cc06 <__multadd+0x12>
  40cc2c:	b14b      	cbz	r3, 40cc42 <__multadd+0x4e>
  40cc2e:	f8d8 2008 	ldr.w	r2, [r8, #8]
  40cc32:	4297      	cmp	r7, r2
  40cc34:	da09      	bge.n	40cc4a <__multadd+0x56>
  40cc36:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  40cc3a:	3701      	adds	r7, #1
  40cc3c:	6153      	str	r3, [r2, #20]
  40cc3e:	f8c8 7010 	str.w	r7, [r8, #16]
  40cc42:	4640      	mov	r0, r8
  40cc44:	b003      	add	sp, #12
  40cc46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40cc4a:	f8d8 1004 	ldr.w	r1, [r8, #4]
  40cc4e:	4648      	mov	r0, r9
  40cc50:	3101      	adds	r1, #1
  40cc52:	9301      	str	r3, [sp, #4]
  40cc54:	f7ff ff9e 	bl	40cb94 <_Balloc>
  40cc58:	f8d8 2010 	ldr.w	r2, [r8, #16]
  40cc5c:	f108 010c 	add.w	r1, r8, #12
  40cc60:	3202      	adds	r2, #2
  40cc62:	4604      	mov	r4, r0
  40cc64:	0092      	lsls	r2, r2, #2
  40cc66:	300c      	adds	r0, #12
  40cc68:	f7fb fc0a 	bl	408480 <memcpy>
  40cc6c:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  40cc70:	f8d8 1004 	ldr.w	r1, [r8, #4]
  40cc74:	9b01      	ldr	r3, [sp, #4]
  40cc76:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40cc7a:	f8c8 0000 	str.w	r0, [r8]
  40cc7e:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  40cc82:	46a0      	mov	r8, r4
  40cc84:	e7d7      	b.n	40cc36 <__multadd+0x42>
  40cc86:	bf00      	nop

0040cc88 <__hi0bits>:
  40cc88:	0c03      	lsrs	r3, r0, #16
  40cc8a:	041b      	lsls	r3, r3, #16
  40cc8c:	b9b3      	cbnz	r3, 40ccbc <__hi0bits+0x34>
  40cc8e:	0400      	lsls	r0, r0, #16
  40cc90:	2310      	movs	r3, #16
  40cc92:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40cc96:	bf04      	itt	eq
  40cc98:	0200      	lsleq	r0, r0, #8
  40cc9a:	3308      	addeq	r3, #8
  40cc9c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  40cca0:	bf04      	itt	eq
  40cca2:	0100      	lsleq	r0, r0, #4
  40cca4:	3304      	addeq	r3, #4
  40cca6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  40ccaa:	bf04      	itt	eq
  40ccac:	0080      	lsleq	r0, r0, #2
  40ccae:	3302      	addeq	r3, #2
  40ccb0:	2800      	cmp	r0, #0
  40ccb2:	db07      	blt.n	40ccc4 <__hi0bits+0x3c>
  40ccb4:	0042      	lsls	r2, r0, #1
  40ccb6:	d403      	bmi.n	40ccc0 <__hi0bits+0x38>
  40ccb8:	2020      	movs	r0, #32
  40ccba:	4770      	bx	lr
  40ccbc:	2300      	movs	r3, #0
  40ccbe:	e7e8      	b.n	40cc92 <__hi0bits+0xa>
  40ccc0:	1c58      	adds	r0, r3, #1
  40ccc2:	4770      	bx	lr
  40ccc4:	4618      	mov	r0, r3
  40ccc6:	4770      	bx	lr

0040ccc8 <__lo0bits>:
  40ccc8:	6803      	ldr	r3, [r0, #0]
  40ccca:	f013 0207 	ands.w	r2, r3, #7
  40ccce:	d007      	beq.n	40cce0 <__lo0bits+0x18>
  40ccd0:	07d9      	lsls	r1, r3, #31
  40ccd2:	d420      	bmi.n	40cd16 <__lo0bits+0x4e>
  40ccd4:	079a      	lsls	r2, r3, #30
  40ccd6:	d420      	bmi.n	40cd1a <__lo0bits+0x52>
  40ccd8:	089b      	lsrs	r3, r3, #2
  40ccda:	6003      	str	r3, [r0, #0]
  40ccdc:	2002      	movs	r0, #2
  40ccde:	4770      	bx	lr
  40cce0:	b299      	uxth	r1, r3
  40cce2:	b909      	cbnz	r1, 40cce8 <__lo0bits+0x20>
  40cce4:	0c1b      	lsrs	r3, r3, #16
  40cce6:	2210      	movs	r2, #16
  40cce8:	f013 0fff 	tst.w	r3, #255	; 0xff
  40ccec:	bf04      	itt	eq
  40ccee:	0a1b      	lsreq	r3, r3, #8
  40ccf0:	3208      	addeq	r2, #8
  40ccf2:	0719      	lsls	r1, r3, #28
  40ccf4:	bf04      	itt	eq
  40ccf6:	091b      	lsreq	r3, r3, #4
  40ccf8:	3204      	addeq	r2, #4
  40ccfa:	0799      	lsls	r1, r3, #30
  40ccfc:	bf04      	itt	eq
  40ccfe:	089b      	lsreq	r3, r3, #2
  40cd00:	3202      	addeq	r2, #2
  40cd02:	07d9      	lsls	r1, r3, #31
  40cd04:	d404      	bmi.n	40cd10 <__lo0bits+0x48>
  40cd06:	085b      	lsrs	r3, r3, #1
  40cd08:	d101      	bne.n	40cd0e <__lo0bits+0x46>
  40cd0a:	2020      	movs	r0, #32
  40cd0c:	4770      	bx	lr
  40cd0e:	3201      	adds	r2, #1
  40cd10:	6003      	str	r3, [r0, #0]
  40cd12:	4610      	mov	r0, r2
  40cd14:	4770      	bx	lr
  40cd16:	2000      	movs	r0, #0
  40cd18:	4770      	bx	lr
  40cd1a:	085b      	lsrs	r3, r3, #1
  40cd1c:	6003      	str	r3, [r0, #0]
  40cd1e:	2001      	movs	r0, #1
  40cd20:	4770      	bx	lr
  40cd22:	bf00      	nop

0040cd24 <__i2b>:
  40cd24:	b510      	push	{r4, lr}
  40cd26:	460c      	mov	r4, r1
  40cd28:	2101      	movs	r1, #1
  40cd2a:	f7ff ff33 	bl	40cb94 <_Balloc>
  40cd2e:	2201      	movs	r2, #1
  40cd30:	6144      	str	r4, [r0, #20]
  40cd32:	6102      	str	r2, [r0, #16]
  40cd34:	bd10      	pop	{r4, pc}
  40cd36:	bf00      	nop

0040cd38 <__multiply>:
  40cd38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cd3c:	690d      	ldr	r5, [r1, #16]
  40cd3e:	f8d2 9010 	ldr.w	r9, [r2, #16]
  40cd42:	b085      	sub	sp, #20
  40cd44:	454d      	cmp	r5, r9
  40cd46:	460c      	mov	r4, r1
  40cd48:	4692      	mov	sl, r2
  40cd4a:	da04      	bge.n	40cd56 <__multiply+0x1e>
  40cd4c:	462a      	mov	r2, r5
  40cd4e:	4654      	mov	r4, sl
  40cd50:	464d      	mov	r5, r9
  40cd52:	468a      	mov	sl, r1
  40cd54:	4691      	mov	r9, r2
  40cd56:	68a3      	ldr	r3, [r4, #8]
  40cd58:	eb05 0709 	add.w	r7, r5, r9
  40cd5c:	6861      	ldr	r1, [r4, #4]
  40cd5e:	429f      	cmp	r7, r3
  40cd60:	bfc8      	it	gt
  40cd62:	3101      	addgt	r1, #1
  40cd64:	f7ff ff16 	bl	40cb94 <_Balloc>
  40cd68:	f100 0614 	add.w	r6, r0, #20
  40cd6c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  40cd70:	4546      	cmp	r6, r8
  40cd72:	9001      	str	r0, [sp, #4]
  40cd74:	d205      	bcs.n	40cd82 <__multiply+0x4a>
  40cd76:	4633      	mov	r3, r6
  40cd78:	2000      	movs	r0, #0
  40cd7a:	f843 0b04 	str.w	r0, [r3], #4
  40cd7e:	4598      	cmp	r8, r3
  40cd80:	d8fb      	bhi.n	40cd7a <__multiply+0x42>
  40cd82:	f10a 0c14 	add.w	ip, sl, #20
  40cd86:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  40cd8a:	3414      	adds	r4, #20
  40cd8c:	45cc      	cmp	ip, r9
  40cd8e:	9400      	str	r4, [sp, #0]
  40cd90:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  40cd94:	d25b      	bcs.n	40ce4e <__multiply+0x116>
  40cd96:	f8cd 8008 	str.w	r8, [sp, #8]
  40cd9a:	9703      	str	r7, [sp, #12]
  40cd9c:	46c8      	mov	r8, r9
  40cd9e:	f85c 3b04 	ldr.w	r3, [ip], #4
  40cda2:	b29c      	uxth	r4, r3
  40cda4:	b324      	cbz	r4, 40cdf0 <__multiply+0xb8>
  40cda6:	9a00      	ldr	r2, [sp, #0]
  40cda8:	4633      	mov	r3, r6
  40cdaa:	f04f 0900 	mov.w	r9, #0
  40cdae:	e000      	b.n	40cdb2 <__multiply+0x7a>
  40cdb0:	460b      	mov	r3, r1
  40cdb2:	f852 7b04 	ldr.w	r7, [r2], #4
  40cdb6:	6819      	ldr	r1, [r3, #0]
  40cdb8:	fa1f fb87 	uxth.w	fp, r7
  40cdbc:	fa1f fa81 	uxth.w	sl, r1
  40cdc0:	0c38      	lsrs	r0, r7, #16
  40cdc2:	0c09      	lsrs	r1, r1, #16
  40cdc4:	fb04 aa0b 	mla	sl, r4, fp, sl
  40cdc8:	fb04 1000 	mla	r0, r4, r0, r1
  40cdcc:	44d1      	add	r9, sl
  40cdce:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  40cdd2:	fa1f f989 	uxth.w	r9, r9
  40cdd6:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  40cdda:	4619      	mov	r1, r3
  40cddc:	4295      	cmp	r5, r2
  40cdde:	ea4f 4910 	mov.w	r9, r0, lsr #16
  40cde2:	f841 7b04 	str.w	r7, [r1], #4
  40cde6:	d8e3      	bhi.n	40cdb0 <__multiply+0x78>
  40cde8:	f8c3 9004 	str.w	r9, [r3, #4]
  40cdec:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  40cdf0:	ea5f 4913 	movs.w	r9, r3, lsr #16
  40cdf4:	d024      	beq.n	40ce40 <__multiply+0x108>
  40cdf6:	f8d6 a000 	ldr.w	sl, [r6]
  40cdfa:	9b00      	ldr	r3, [sp, #0]
  40cdfc:	4650      	mov	r0, sl
  40cdfe:	4631      	mov	r1, r6
  40ce00:	f04f 0b00 	mov.w	fp, #0
  40ce04:	e000      	b.n	40ce08 <__multiply+0xd0>
  40ce06:	4611      	mov	r1, r2
  40ce08:	881a      	ldrh	r2, [r3, #0]
  40ce0a:	0c00      	lsrs	r0, r0, #16
  40ce0c:	fb09 0002 	mla	r0, r9, r2, r0
  40ce10:	fa1f fa8a 	uxth.w	sl, sl
  40ce14:	4483      	add	fp, r0
  40ce16:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  40ce1a:	460a      	mov	r2, r1
  40ce1c:	f842 0b04 	str.w	r0, [r2], #4
  40ce20:	f853 7b04 	ldr.w	r7, [r3], #4
  40ce24:	6848      	ldr	r0, [r1, #4]
  40ce26:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40ce2a:	b284      	uxth	r4, r0
  40ce2c:	fb09 4a0a 	mla	sl, r9, sl, r4
  40ce30:	429d      	cmp	r5, r3
  40ce32:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  40ce36:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  40ce3a:	d8e4      	bhi.n	40ce06 <__multiply+0xce>
  40ce3c:	f8c1 a004 	str.w	sl, [r1, #4]
  40ce40:	45e0      	cmp	r8, ip
  40ce42:	f106 0604 	add.w	r6, r6, #4
  40ce46:	d8aa      	bhi.n	40cd9e <__multiply+0x66>
  40ce48:	f8dd 8008 	ldr.w	r8, [sp, #8]
  40ce4c:	9f03      	ldr	r7, [sp, #12]
  40ce4e:	2f00      	cmp	r7, #0
  40ce50:	dd0a      	ble.n	40ce68 <__multiply+0x130>
  40ce52:	f858 3c04 	ldr.w	r3, [r8, #-4]
  40ce56:	f1a8 0804 	sub.w	r8, r8, #4
  40ce5a:	b11b      	cbz	r3, 40ce64 <__multiply+0x12c>
  40ce5c:	e004      	b.n	40ce68 <__multiply+0x130>
  40ce5e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  40ce62:	b90b      	cbnz	r3, 40ce68 <__multiply+0x130>
  40ce64:	3f01      	subs	r7, #1
  40ce66:	d1fa      	bne.n	40ce5e <__multiply+0x126>
  40ce68:	9b01      	ldr	r3, [sp, #4]
  40ce6a:	4618      	mov	r0, r3
  40ce6c:	611f      	str	r7, [r3, #16]
  40ce6e:	b005      	add	sp, #20
  40ce70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040ce74 <__pow5mult>:
  40ce74:	f012 0303 	ands.w	r3, r2, #3
  40ce78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ce7c:	4614      	mov	r4, r2
  40ce7e:	4607      	mov	r7, r0
  40ce80:	460e      	mov	r6, r1
  40ce82:	d12c      	bne.n	40cede <__pow5mult+0x6a>
  40ce84:	10a4      	asrs	r4, r4, #2
  40ce86:	d01c      	beq.n	40cec2 <__pow5mult+0x4e>
  40ce88:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40ce8a:	2d00      	cmp	r5, #0
  40ce8c:	d030      	beq.n	40cef0 <__pow5mult+0x7c>
  40ce8e:	f04f 0800 	mov.w	r8, #0
  40ce92:	e004      	b.n	40ce9e <__pow5mult+0x2a>
  40ce94:	1064      	asrs	r4, r4, #1
  40ce96:	d014      	beq.n	40cec2 <__pow5mult+0x4e>
  40ce98:	6828      	ldr	r0, [r5, #0]
  40ce9a:	b1a8      	cbz	r0, 40cec8 <__pow5mult+0x54>
  40ce9c:	4605      	mov	r5, r0
  40ce9e:	07e3      	lsls	r3, r4, #31
  40cea0:	d5f8      	bpl.n	40ce94 <__pow5mult+0x20>
  40cea2:	4638      	mov	r0, r7
  40cea4:	4631      	mov	r1, r6
  40cea6:	462a      	mov	r2, r5
  40cea8:	f7ff ff46 	bl	40cd38 <__multiply>
  40ceac:	b1ae      	cbz	r6, 40ceda <__pow5mult+0x66>
  40ceae:	6872      	ldr	r2, [r6, #4]
  40ceb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40ceb2:	1064      	asrs	r4, r4, #1
  40ceb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40ceb8:	6031      	str	r1, [r6, #0]
  40ceba:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40cebe:	4606      	mov	r6, r0
  40cec0:	d1ea      	bne.n	40ce98 <__pow5mult+0x24>
  40cec2:	4630      	mov	r0, r6
  40cec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40cec8:	4638      	mov	r0, r7
  40ceca:	4629      	mov	r1, r5
  40cecc:	462a      	mov	r2, r5
  40cece:	f7ff ff33 	bl	40cd38 <__multiply>
  40ced2:	6028      	str	r0, [r5, #0]
  40ced4:	f8c0 8000 	str.w	r8, [r0]
  40ced8:	e7e0      	b.n	40ce9c <__pow5mult+0x28>
  40ceda:	4606      	mov	r6, r0
  40cedc:	e7da      	b.n	40ce94 <__pow5mult+0x20>
  40cede:	4a0b      	ldr	r2, [pc, #44]	; (40cf0c <__pow5mult+0x98>)
  40cee0:	3b01      	subs	r3, #1
  40cee2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40cee6:	2300      	movs	r3, #0
  40cee8:	f7ff fe84 	bl	40cbf4 <__multadd>
  40ceec:	4606      	mov	r6, r0
  40ceee:	e7c9      	b.n	40ce84 <__pow5mult+0x10>
  40cef0:	2101      	movs	r1, #1
  40cef2:	4638      	mov	r0, r7
  40cef4:	f7ff fe4e 	bl	40cb94 <_Balloc>
  40cef8:	f240 2171 	movw	r1, #625	; 0x271
  40cefc:	2201      	movs	r2, #1
  40cefe:	2300      	movs	r3, #0
  40cf00:	6141      	str	r1, [r0, #20]
  40cf02:	6102      	str	r2, [r0, #16]
  40cf04:	4605      	mov	r5, r0
  40cf06:	64b8      	str	r0, [r7, #72]	; 0x48
  40cf08:	6003      	str	r3, [r0, #0]
  40cf0a:	e7c0      	b.n	40ce8e <__pow5mult+0x1a>
  40cf0c:	0040edf0 	.word	0x0040edf0

0040cf10 <__lshift>:
  40cf10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cf14:	690b      	ldr	r3, [r1, #16]
  40cf16:	ea4f 1a62 	mov.w	sl, r2, asr #5
  40cf1a:	eb0a 0903 	add.w	r9, sl, r3
  40cf1e:	688b      	ldr	r3, [r1, #8]
  40cf20:	f109 0601 	add.w	r6, r9, #1
  40cf24:	429e      	cmp	r6, r3
  40cf26:	460f      	mov	r7, r1
  40cf28:	4693      	mov	fp, r2
  40cf2a:	4680      	mov	r8, r0
  40cf2c:	6849      	ldr	r1, [r1, #4]
  40cf2e:	dd04      	ble.n	40cf3a <__lshift+0x2a>
  40cf30:	005b      	lsls	r3, r3, #1
  40cf32:	429e      	cmp	r6, r3
  40cf34:	f101 0101 	add.w	r1, r1, #1
  40cf38:	dcfa      	bgt.n	40cf30 <__lshift+0x20>
  40cf3a:	4640      	mov	r0, r8
  40cf3c:	f7ff fe2a 	bl	40cb94 <_Balloc>
  40cf40:	f1ba 0f00 	cmp.w	sl, #0
  40cf44:	f100 0414 	add.w	r4, r0, #20
  40cf48:	dd09      	ble.n	40cf5e <__lshift+0x4e>
  40cf4a:	2300      	movs	r3, #0
  40cf4c:	461a      	mov	r2, r3
  40cf4e:	4625      	mov	r5, r4
  40cf50:	3301      	adds	r3, #1
  40cf52:	4553      	cmp	r3, sl
  40cf54:	f845 2b04 	str.w	r2, [r5], #4
  40cf58:	d1fa      	bne.n	40cf50 <__lshift+0x40>
  40cf5a:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  40cf5e:	693a      	ldr	r2, [r7, #16]
  40cf60:	f107 0314 	add.w	r3, r7, #20
  40cf64:	f01b 0b1f 	ands.w	fp, fp, #31
  40cf68:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  40cf6c:	d021      	beq.n	40cfb2 <__lshift+0xa2>
  40cf6e:	f1cb 0a20 	rsb	sl, fp, #32
  40cf72:	2200      	movs	r2, #0
  40cf74:	e000      	b.n	40cf78 <__lshift+0x68>
  40cf76:	462c      	mov	r4, r5
  40cf78:	6819      	ldr	r1, [r3, #0]
  40cf7a:	4625      	mov	r5, r4
  40cf7c:	fa01 f10b 	lsl.w	r1, r1, fp
  40cf80:	430a      	orrs	r2, r1
  40cf82:	f845 2b04 	str.w	r2, [r5], #4
  40cf86:	f853 2b04 	ldr.w	r2, [r3], #4
  40cf8a:	4563      	cmp	r3, ip
  40cf8c:	fa22 f20a 	lsr.w	r2, r2, sl
  40cf90:	d3f1      	bcc.n	40cf76 <__lshift+0x66>
  40cf92:	6062      	str	r2, [r4, #4]
  40cf94:	b10a      	cbz	r2, 40cf9a <__lshift+0x8a>
  40cf96:	f109 0602 	add.w	r6, r9, #2
  40cf9a:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  40cf9e:	687a      	ldr	r2, [r7, #4]
  40cfa0:	3e01      	subs	r6, #1
  40cfa2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40cfa6:	6106      	str	r6, [r0, #16]
  40cfa8:	6039      	str	r1, [r7, #0]
  40cfaa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40cfae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cfb2:	f853 2b04 	ldr.w	r2, [r3], #4
  40cfb6:	459c      	cmp	ip, r3
  40cfb8:	f844 2b04 	str.w	r2, [r4], #4
  40cfbc:	d9ed      	bls.n	40cf9a <__lshift+0x8a>
  40cfbe:	f853 2b04 	ldr.w	r2, [r3], #4
  40cfc2:	459c      	cmp	ip, r3
  40cfc4:	f844 2b04 	str.w	r2, [r4], #4
  40cfc8:	d8f3      	bhi.n	40cfb2 <__lshift+0xa2>
  40cfca:	e7e6      	b.n	40cf9a <__lshift+0x8a>

0040cfcc <__mcmp>:
  40cfcc:	6902      	ldr	r2, [r0, #16]
  40cfce:	690b      	ldr	r3, [r1, #16]
  40cfd0:	b410      	push	{r4}
  40cfd2:	1ad2      	subs	r2, r2, r3
  40cfd4:	d115      	bne.n	40d002 <__mcmp+0x36>
  40cfd6:	009b      	lsls	r3, r3, #2
  40cfd8:	3014      	adds	r0, #20
  40cfda:	3114      	adds	r1, #20
  40cfdc:	4419      	add	r1, r3
  40cfde:	4403      	add	r3, r0
  40cfe0:	e001      	b.n	40cfe6 <__mcmp+0x1a>
  40cfe2:	4298      	cmp	r0, r3
  40cfe4:	d211      	bcs.n	40d00a <__mcmp+0x3e>
  40cfe6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40cfea:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40cfee:	42a2      	cmp	r2, r4
  40cff0:	d0f7      	beq.n	40cfe2 <__mcmp+0x16>
  40cff2:	4294      	cmp	r4, r2
  40cff4:	bf94      	ite	ls
  40cff6:	2001      	movls	r0, #1
  40cff8:	f04f 30ff 	movhi.w	r0, #4294967295
  40cffc:	f85d 4b04 	ldr.w	r4, [sp], #4
  40d000:	4770      	bx	lr
  40d002:	4610      	mov	r0, r2
  40d004:	f85d 4b04 	ldr.w	r4, [sp], #4
  40d008:	4770      	bx	lr
  40d00a:	2000      	movs	r0, #0
  40d00c:	f85d 4b04 	ldr.w	r4, [sp], #4
  40d010:	4770      	bx	lr
  40d012:	bf00      	nop

0040d014 <__mdiff>:
  40d014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40d018:	460d      	mov	r5, r1
  40d01a:	4604      	mov	r4, r0
  40d01c:	4611      	mov	r1, r2
  40d01e:	4628      	mov	r0, r5
  40d020:	4616      	mov	r6, r2
  40d022:	f7ff ffd3 	bl	40cfcc <__mcmp>
  40d026:	1e07      	subs	r7, r0, #0
  40d028:	d056      	beq.n	40d0d8 <__mdiff+0xc4>
  40d02a:	db4f      	blt.n	40d0cc <__mdiff+0xb8>
  40d02c:	f04f 0900 	mov.w	r9, #0
  40d030:	6869      	ldr	r1, [r5, #4]
  40d032:	4620      	mov	r0, r4
  40d034:	f7ff fdae 	bl	40cb94 <_Balloc>
  40d038:	692f      	ldr	r7, [r5, #16]
  40d03a:	6932      	ldr	r2, [r6, #16]
  40d03c:	3514      	adds	r5, #20
  40d03e:	3614      	adds	r6, #20
  40d040:	f8c0 900c 	str.w	r9, [r0, #12]
  40d044:	f100 0314 	add.w	r3, r0, #20
  40d048:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  40d04c:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  40d050:	2100      	movs	r1, #0
  40d052:	f855 4b04 	ldr.w	r4, [r5], #4
  40d056:	f856 2b04 	ldr.w	r2, [r6], #4
  40d05a:	fa1f fa84 	uxth.w	sl, r4
  40d05e:	448a      	add	sl, r1
  40d060:	fa1f f982 	uxth.w	r9, r2
  40d064:	0c11      	lsrs	r1, r2, #16
  40d066:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  40d06a:	ebc9 020a 	rsb	r2, r9, sl
  40d06e:	eb01 4122 	add.w	r1, r1, r2, asr #16
  40d072:	b292      	uxth	r2, r2
  40d074:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40d078:	45b0      	cmp	r8, r6
  40d07a:	f843 2b04 	str.w	r2, [r3], #4
  40d07e:	ea4f 4121 	mov.w	r1, r1, asr #16
  40d082:	462c      	mov	r4, r5
  40d084:	d8e5      	bhi.n	40d052 <__mdiff+0x3e>
  40d086:	45ac      	cmp	ip, r5
  40d088:	4698      	mov	r8, r3
  40d08a:	d915      	bls.n	40d0b8 <__mdiff+0xa4>
  40d08c:	f854 6b04 	ldr.w	r6, [r4], #4
  40d090:	b2b2      	uxth	r2, r6
  40d092:	4411      	add	r1, r2
  40d094:	0c36      	lsrs	r6, r6, #16
  40d096:	eb06 4621 	add.w	r6, r6, r1, asr #16
  40d09a:	b289      	uxth	r1, r1
  40d09c:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  40d0a0:	45a4      	cmp	ip, r4
  40d0a2:	f843 2b04 	str.w	r2, [r3], #4
  40d0a6:	ea4f 4126 	mov.w	r1, r6, asr #16
  40d0aa:	d8ef      	bhi.n	40d08c <__mdiff+0x78>
  40d0ac:	43eb      	mvns	r3, r5
  40d0ae:	4463      	add	r3, ip
  40d0b0:	f023 0303 	bic.w	r3, r3, #3
  40d0b4:	3304      	adds	r3, #4
  40d0b6:	4443      	add	r3, r8
  40d0b8:	3b04      	subs	r3, #4
  40d0ba:	b922      	cbnz	r2, 40d0c6 <__mdiff+0xb2>
  40d0bc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40d0c0:	3f01      	subs	r7, #1
  40d0c2:	2a00      	cmp	r2, #0
  40d0c4:	d0fa      	beq.n	40d0bc <__mdiff+0xa8>
  40d0c6:	6107      	str	r7, [r0, #16]
  40d0c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40d0cc:	462b      	mov	r3, r5
  40d0ce:	f04f 0901 	mov.w	r9, #1
  40d0d2:	4635      	mov	r5, r6
  40d0d4:	461e      	mov	r6, r3
  40d0d6:	e7ab      	b.n	40d030 <__mdiff+0x1c>
  40d0d8:	4620      	mov	r0, r4
  40d0da:	4639      	mov	r1, r7
  40d0dc:	f7ff fd5a 	bl	40cb94 <_Balloc>
  40d0e0:	2301      	movs	r3, #1
  40d0e2:	6147      	str	r7, [r0, #20]
  40d0e4:	6103      	str	r3, [r0, #16]
  40d0e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40d0ea:	bf00      	nop

0040d0ec <__d2b>:
  40d0ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40d0f0:	2101      	movs	r1, #1
  40d0f2:	b083      	sub	sp, #12
  40d0f4:	461d      	mov	r5, r3
  40d0f6:	f3c3 560a 	ubfx	r6, r3, #20, #11
  40d0fa:	4614      	mov	r4, r2
  40d0fc:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40d0fe:	f7ff fd49 	bl	40cb94 <_Balloc>
  40d102:	f3c5 0313 	ubfx	r3, r5, #0, #20
  40d106:	4680      	mov	r8, r0
  40d108:	b10e      	cbz	r6, 40d10e <__d2b+0x22>
  40d10a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40d10e:	9301      	str	r3, [sp, #4]
  40d110:	b324      	cbz	r4, 40d15c <__d2b+0x70>
  40d112:	a802      	add	r0, sp, #8
  40d114:	f840 4d08 	str.w	r4, [r0, #-8]!
  40d118:	4668      	mov	r0, sp
  40d11a:	f7ff fdd5 	bl	40ccc8 <__lo0bits>
  40d11e:	2800      	cmp	r0, #0
  40d120:	d135      	bne.n	40d18e <__d2b+0xa2>
  40d122:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40d126:	f8c8 2014 	str.w	r2, [r8, #20]
  40d12a:	2b00      	cmp	r3, #0
  40d12c:	bf0c      	ite	eq
  40d12e:	2401      	moveq	r4, #1
  40d130:	2402      	movne	r4, #2
  40d132:	f8c8 3018 	str.w	r3, [r8, #24]
  40d136:	f8c8 4010 	str.w	r4, [r8, #16]
  40d13a:	b9de      	cbnz	r6, 40d174 <__d2b+0x88>
  40d13c:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  40d140:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40d144:	6038      	str	r0, [r7, #0]
  40d146:	6918      	ldr	r0, [r3, #16]
  40d148:	f7ff fd9e 	bl	40cc88 <__hi0bits>
  40d14c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40d14e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  40d152:	6018      	str	r0, [r3, #0]
  40d154:	4640      	mov	r0, r8
  40d156:	b003      	add	sp, #12
  40d158:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40d15c:	a801      	add	r0, sp, #4
  40d15e:	f7ff fdb3 	bl	40ccc8 <__lo0bits>
  40d162:	9b01      	ldr	r3, [sp, #4]
  40d164:	2401      	movs	r4, #1
  40d166:	3020      	adds	r0, #32
  40d168:	f8c8 3014 	str.w	r3, [r8, #20]
  40d16c:	f8c8 4010 	str.w	r4, [r8, #16]
  40d170:	2e00      	cmp	r6, #0
  40d172:	d0e3      	beq.n	40d13c <__d2b+0x50>
  40d174:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  40d178:	eb09 0300 	add.w	r3, r9, r0
  40d17c:	603b      	str	r3, [r7, #0]
  40d17e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40d180:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40d184:	6018      	str	r0, [r3, #0]
  40d186:	4640      	mov	r0, r8
  40d188:	b003      	add	sp, #12
  40d18a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40d18e:	9b01      	ldr	r3, [sp, #4]
  40d190:	f1c0 0120 	rsb	r1, r0, #32
  40d194:	fa03 f101 	lsl.w	r1, r3, r1
  40d198:	40c3      	lsrs	r3, r0
  40d19a:	9a00      	ldr	r2, [sp, #0]
  40d19c:	9301      	str	r3, [sp, #4]
  40d19e:	430a      	orrs	r2, r1
  40d1a0:	f8c8 2014 	str.w	r2, [r8, #20]
  40d1a4:	e7c1      	b.n	40d12a <__d2b+0x3e>
  40d1a6:	bf00      	nop

0040d1a8 <_realloc_r>:
  40d1a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d1ac:	460c      	mov	r4, r1
  40d1ae:	b083      	sub	sp, #12
  40d1b0:	4690      	mov	r8, r2
  40d1b2:	4681      	mov	r9, r0
  40d1b4:	2900      	cmp	r1, #0
  40d1b6:	f000 80ba 	beq.w	40d32e <_realloc_r+0x186>
  40d1ba:	f7ff fce7 	bl	40cb8c <__malloc_lock>
  40d1be:	f108 060b 	add.w	r6, r8, #11
  40d1c2:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40d1c6:	2e16      	cmp	r6, #22
  40d1c8:	f023 0503 	bic.w	r5, r3, #3
  40d1cc:	f1a4 0708 	sub.w	r7, r4, #8
  40d1d0:	d84b      	bhi.n	40d26a <_realloc_r+0xc2>
  40d1d2:	2110      	movs	r1, #16
  40d1d4:	460e      	mov	r6, r1
  40d1d6:	45b0      	cmp	r8, r6
  40d1d8:	d84c      	bhi.n	40d274 <_realloc_r+0xcc>
  40d1da:	428d      	cmp	r5, r1
  40d1dc:	da51      	bge.n	40d282 <_realloc_r+0xda>
  40d1de:	f8df b384 	ldr.w	fp, [pc, #900]	; 40d564 <_realloc_r+0x3bc>
  40d1e2:	1978      	adds	r0, r7, r5
  40d1e4:	f8db e008 	ldr.w	lr, [fp, #8]
  40d1e8:	4586      	cmp	lr, r0
  40d1ea:	f000 80a6 	beq.w	40d33a <_realloc_r+0x192>
  40d1ee:	6842      	ldr	r2, [r0, #4]
  40d1f0:	f022 0c01 	bic.w	ip, r2, #1
  40d1f4:	4484      	add	ip, r0
  40d1f6:	f8dc c004 	ldr.w	ip, [ip, #4]
  40d1fa:	f01c 0f01 	tst.w	ip, #1
  40d1fe:	d054      	beq.n	40d2aa <_realloc_r+0x102>
  40d200:	2200      	movs	r2, #0
  40d202:	4610      	mov	r0, r2
  40d204:	07db      	lsls	r3, r3, #31
  40d206:	d46f      	bmi.n	40d2e8 <_realloc_r+0x140>
  40d208:	f854 3c08 	ldr.w	r3, [r4, #-8]
  40d20c:	ebc3 0a07 	rsb	sl, r3, r7
  40d210:	f8da 3004 	ldr.w	r3, [sl, #4]
  40d214:	f023 0303 	bic.w	r3, r3, #3
  40d218:	442b      	add	r3, r5
  40d21a:	2800      	cmp	r0, #0
  40d21c:	d062      	beq.n	40d2e4 <_realloc_r+0x13c>
  40d21e:	4570      	cmp	r0, lr
  40d220:	f000 80e9 	beq.w	40d3f6 <_realloc_r+0x24e>
  40d224:	eb02 0e03 	add.w	lr, r2, r3
  40d228:	458e      	cmp	lr, r1
  40d22a:	db5b      	blt.n	40d2e4 <_realloc_r+0x13c>
  40d22c:	68c3      	ldr	r3, [r0, #12]
  40d22e:	6882      	ldr	r2, [r0, #8]
  40d230:	46d0      	mov	r8, sl
  40d232:	60d3      	str	r3, [r2, #12]
  40d234:	609a      	str	r2, [r3, #8]
  40d236:	f858 1f08 	ldr.w	r1, [r8, #8]!
  40d23a:	f8da 300c 	ldr.w	r3, [sl, #12]
  40d23e:	1f2a      	subs	r2, r5, #4
  40d240:	2a24      	cmp	r2, #36	; 0x24
  40d242:	60cb      	str	r3, [r1, #12]
  40d244:	6099      	str	r1, [r3, #8]
  40d246:	f200 8123 	bhi.w	40d490 <_realloc_r+0x2e8>
  40d24a:	2a13      	cmp	r2, #19
  40d24c:	f240 80b0 	bls.w	40d3b0 <_realloc_r+0x208>
  40d250:	6823      	ldr	r3, [r4, #0]
  40d252:	2a1b      	cmp	r2, #27
  40d254:	f8ca 3008 	str.w	r3, [sl, #8]
  40d258:	6863      	ldr	r3, [r4, #4]
  40d25a:	f8ca 300c 	str.w	r3, [sl, #12]
  40d25e:	f200 812b 	bhi.w	40d4b8 <_realloc_r+0x310>
  40d262:	3408      	adds	r4, #8
  40d264:	f10a 0310 	add.w	r3, sl, #16
  40d268:	e0a3      	b.n	40d3b2 <_realloc_r+0x20a>
  40d26a:	f026 0607 	bic.w	r6, r6, #7
  40d26e:	2e00      	cmp	r6, #0
  40d270:	4631      	mov	r1, r6
  40d272:	dab0      	bge.n	40d1d6 <_realloc_r+0x2e>
  40d274:	230c      	movs	r3, #12
  40d276:	2000      	movs	r0, #0
  40d278:	f8c9 3000 	str.w	r3, [r9]
  40d27c:	b003      	add	sp, #12
  40d27e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d282:	46a0      	mov	r8, r4
  40d284:	1baa      	subs	r2, r5, r6
  40d286:	2a0f      	cmp	r2, #15
  40d288:	f003 0301 	and.w	r3, r3, #1
  40d28c:	d81a      	bhi.n	40d2c4 <_realloc_r+0x11c>
  40d28e:	432b      	orrs	r3, r5
  40d290:	607b      	str	r3, [r7, #4]
  40d292:	443d      	add	r5, r7
  40d294:	686b      	ldr	r3, [r5, #4]
  40d296:	f043 0301 	orr.w	r3, r3, #1
  40d29a:	606b      	str	r3, [r5, #4]
  40d29c:	4648      	mov	r0, r9
  40d29e:	f7ff fc77 	bl	40cb90 <__malloc_unlock>
  40d2a2:	4640      	mov	r0, r8
  40d2a4:	b003      	add	sp, #12
  40d2a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d2aa:	f022 0203 	bic.w	r2, r2, #3
  40d2ae:	eb02 0c05 	add.w	ip, r2, r5
  40d2b2:	458c      	cmp	ip, r1
  40d2b4:	dba6      	blt.n	40d204 <_realloc_r+0x5c>
  40d2b6:	68c2      	ldr	r2, [r0, #12]
  40d2b8:	6881      	ldr	r1, [r0, #8]
  40d2ba:	46a0      	mov	r8, r4
  40d2bc:	60ca      	str	r2, [r1, #12]
  40d2be:	4665      	mov	r5, ip
  40d2c0:	6091      	str	r1, [r2, #8]
  40d2c2:	e7df      	b.n	40d284 <_realloc_r+0xdc>
  40d2c4:	19b9      	adds	r1, r7, r6
  40d2c6:	4333      	orrs	r3, r6
  40d2c8:	f042 0001 	orr.w	r0, r2, #1
  40d2cc:	607b      	str	r3, [r7, #4]
  40d2ce:	440a      	add	r2, r1
  40d2d0:	6048      	str	r0, [r1, #4]
  40d2d2:	6853      	ldr	r3, [r2, #4]
  40d2d4:	3108      	adds	r1, #8
  40d2d6:	f043 0301 	orr.w	r3, r3, #1
  40d2da:	6053      	str	r3, [r2, #4]
  40d2dc:	4648      	mov	r0, r9
  40d2de:	f7fe fe07 	bl	40bef0 <_free_r>
  40d2e2:	e7db      	b.n	40d29c <_realloc_r+0xf4>
  40d2e4:	428b      	cmp	r3, r1
  40d2e6:	da33      	bge.n	40d350 <_realloc_r+0x1a8>
  40d2e8:	4641      	mov	r1, r8
  40d2ea:	4648      	mov	r0, r9
  40d2ec:	f7ff f902 	bl	40c4f4 <_malloc_r>
  40d2f0:	4680      	mov	r8, r0
  40d2f2:	2800      	cmp	r0, #0
  40d2f4:	d0d2      	beq.n	40d29c <_realloc_r+0xf4>
  40d2f6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40d2fa:	f1a0 0108 	sub.w	r1, r0, #8
  40d2fe:	f023 0201 	bic.w	r2, r3, #1
  40d302:	443a      	add	r2, r7
  40d304:	4291      	cmp	r1, r2
  40d306:	f000 80bc 	beq.w	40d482 <_realloc_r+0x2da>
  40d30a:	1f2a      	subs	r2, r5, #4
  40d30c:	2a24      	cmp	r2, #36	; 0x24
  40d30e:	d86e      	bhi.n	40d3ee <_realloc_r+0x246>
  40d310:	2a13      	cmp	r2, #19
  40d312:	d842      	bhi.n	40d39a <_realloc_r+0x1f2>
  40d314:	4603      	mov	r3, r0
  40d316:	4622      	mov	r2, r4
  40d318:	6811      	ldr	r1, [r2, #0]
  40d31a:	6019      	str	r1, [r3, #0]
  40d31c:	6851      	ldr	r1, [r2, #4]
  40d31e:	6059      	str	r1, [r3, #4]
  40d320:	6892      	ldr	r2, [r2, #8]
  40d322:	609a      	str	r2, [r3, #8]
  40d324:	4621      	mov	r1, r4
  40d326:	4648      	mov	r0, r9
  40d328:	f7fe fde2 	bl	40bef0 <_free_r>
  40d32c:	e7b6      	b.n	40d29c <_realloc_r+0xf4>
  40d32e:	4611      	mov	r1, r2
  40d330:	b003      	add	sp, #12
  40d332:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d336:	f7ff b8dd 	b.w	40c4f4 <_malloc_r>
  40d33a:	f8de 2004 	ldr.w	r2, [lr, #4]
  40d33e:	f106 0c10 	add.w	ip, r6, #16
  40d342:	f022 0203 	bic.w	r2, r2, #3
  40d346:	1950      	adds	r0, r2, r5
  40d348:	4560      	cmp	r0, ip
  40d34a:	da3d      	bge.n	40d3c8 <_realloc_r+0x220>
  40d34c:	4670      	mov	r0, lr
  40d34e:	e759      	b.n	40d204 <_realloc_r+0x5c>
  40d350:	46d0      	mov	r8, sl
  40d352:	f858 0f08 	ldr.w	r0, [r8, #8]!
  40d356:	f8da 100c 	ldr.w	r1, [sl, #12]
  40d35a:	1f2a      	subs	r2, r5, #4
  40d35c:	2a24      	cmp	r2, #36	; 0x24
  40d35e:	60c1      	str	r1, [r0, #12]
  40d360:	6088      	str	r0, [r1, #8]
  40d362:	f200 80a0 	bhi.w	40d4a6 <_realloc_r+0x2fe>
  40d366:	2a13      	cmp	r2, #19
  40d368:	f240 809b 	bls.w	40d4a2 <_realloc_r+0x2fa>
  40d36c:	6821      	ldr	r1, [r4, #0]
  40d36e:	2a1b      	cmp	r2, #27
  40d370:	f8ca 1008 	str.w	r1, [sl, #8]
  40d374:	6861      	ldr	r1, [r4, #4]
  40d376:	f8ca 100c 	str.w	r1, [sl, #12]
  40d37a:	f200 80b2 	bhi.w	40d4e2 <_realloc_r+0x33a>
  40d37e:	3408      	adds	r4, #8
  40d380:	f10a 0210 	add.w	r2, sl, #16
  40d384:	6821      	ldr	r1, [r4, #0]
  40d386:	461d      	mov	r5, r3
  40d388:	6011      	str	r1, [r2, #0]
  40d38a:	6861      	ldr	r1, [r4, #4]
  40d38c:	4657      	mov	r7, sl
  40d38e:	6051      	str	r1, [r2, #4]
  40d390:	68a3      	ldr	r3, [r4, #8]
  40d392:	6093      	str	r3, [r2, #8]
  40d394:	f8da 3004 	ldr.w	r3, [sl, #4]
  40d398:	e774      	b.n	40d284 <_realloc_r+0xdc>
  40d39a:	6823      	ldr	r3, [r4, #0]
  40d39c:	2a1b      	cmp	r2, #27
  40d39e:	6003      	str	r3, [r0, #0]
  40d3a0:	6863      	ldr	r3, [r4, #4]
  40d3a2:	6043      	str	r3, [r0, #4]
  40d3a4:	d862      	bhi.n	40d46c <_realloc_r+0x2c4>
  40d3a6:	f100 0308 	add.w	r3, r0, #8
  40d3aa:	f104 0208 	add.w	r2, r4, #8
  40d3ae:	e7b3      	b.n	40d318 <_realloc_r+0x170>
  40d3b0:	4643      	mov	r3, r8
  40d3b2:	6822      	ldr	r2, [r4, #0]
  40d3b4:	4675      	mov	r5, lr
  40d3b6:	601a      	str	r2, [r3, #0]
  40d3b8:	6862      	ldr	r2, [r4, #4]
  40d3ba:	4657      	mov	r7, sl
  40d3bc:	605a      	str	r2, [r3, #4]
  40d3be:	68a2      	ldr	r2, [r4, #8]
  40d3c0:	609a      	str	r2, [r3, #8]
  40d3c2:	f8da 3004 	ldr.w	r3, [sl, #4]
  40d3c6:	e75d      	b.n	40d284 <_realloc_r+0xdc>
  40d3c8:	1b83      	subs	r3, r0, r6
  40d3ca:	4437      	add	r7, r6
  40d3cc:	f043 0301 	orr.w	r3, r3, #1
  40d3d0:	f8cb 7008 	str.w	r7, [fp, #8]
  40d3d4:	607b      	str	r3, [r7, #4]
  40d3d6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40d3da:	4648      	mov	r0, r9
  40d3dc:	f003 0301 	and.w	r3, r3, #1
  40d3e0:	431e      	orrs	r6, r3
  40d3e2:	f844 6c04 	str.w	r6, [r4, #-4]
  40d3e6:	f7ff fbd3 	bl	40cb90 <__malloc_unlock>
  40d3ea:	4620      	mov	r0, r4
  40d3ec:	e75a      	b.n	40d2a4 <_realloc_r+0xfc>
  40d3ee:	4621      	mov	r1, r4
  40d3f0:	f7ff fb66 	bl	40cac0 <memmove>
  40d3f4:	e796      	b.n	40d324 <_realloc_r+0x17c>
  40d3f6:	eb02 0c03 	add.w	ip, r2, r3
  40d3fa:	f106 0210 	add.w	r2, r6, #16
  40d3fe:	4594      	cmp	ip, r2
  40d400:	f6ff af70 	blt.w	40d2e4 <_realloc_r+0x13c>
  40d404:	4657      	mov	r7, sl
  40d406:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40d40a:	f8da 300c 	ldr.w	r3, [sl, #12]
  40d40e:	1f2a      	subs	r2, r5, #4
  40d410:	2a24      	cmp	r2, #36	; 0x24
  40d412:	60cb      	str	r3, [r1, #12]
  40d414:	6099      	str	r1, [r3, #8]
  40d416:	f200 8086 	bhi.w	40d526 <_realloc_r+0x37e>
  40d41a:	2a13      	cmp	r2, #19
  40d41c:	d977      	bls.n	40d50e <_realloc_r+0x366>
  40d41e:	6823      	ldr	r3, [r4, #0]
  40d420:	2a1b      	cmp	r2, #27
  40d422:	f8ca 3008 	str.w	r3, [sl, #8]
  40d426:	6863      	ldr	r3, [r4, #4]
  40d428:	f8ca 300c 	str.w	r3, [sl, #12]
  40d42c:	f200 8084 	bhi.w	40d538 <_realloc_r+0x390>
  40d430:	3408      	adds	r4, #8
  40d432:	f10a 0310 	add.w	r3, sl, #16
  40d436:	6822      	ldr	r2, [r4, #0]
  40d438:	601a      	str	r2, [r3, #0]
  40d43a:	6862      	ldr	r2, [r4, #4]
  40d43c:	605a      	str	r2, [r3, #4]
  40d43e:	68a2      	ldr	r2, [r4, #8]
  40d440:	609a      	str	r2, [r3, #8]
  40d442:	ebc6 020c 	rsb	r2, r6, ip
  40d446:	eb0a 0306 	add.w	r3, sl, r6
  40d44a:	f042 0201 	orr.w	r2, r2, #1
  40d44e:	f8cb 3008 	str.w	r3, [fp, #8]
  40d452:	605a      	str	r2, [r3, #4]
  40d454:	f8da 3004 	ldr.w	r3, [sl, #4]
  40d458:	4648      	mov	r0, r9
  40d45a:	f003 0301 	and.w	r3, r3, #1
  40d45e:	431e      	orrs	r6, r3
  40d460:	f8ca 6004 	str.w	r6, [sl, #4]
  40d464:	f7ff fb94 	bl	40cb90 <__malloc_unlock>
  40d468:	4638      	mov	r0, r7
  40d46a:	e71b      	b.n	40d2a4 <_realloc_r+0xfc>
  40d46c:	68a3      	ldr	r3, [r4, #8]
  40d46e:	2a24      	cmp	r2, #36	; 0x24
  40d470:	6083      	str	r3, [r0, #8]
  40d472:	68e3      	ldr	r3, [r4, #12]
  40d474:	60c3      	str	r3, [r0, #12]
  40d476:	d02b      	beq.n	40d4d0 <_realloc_r+0x328>
  40d478:	f100 0310 	add.w	r3, r0, #16
  40d47c:	f104 0210 	add.w	r2, r4, #16
  40d480:	e74a      	b.n	40d318 <_realloc_r+0x170>
  40d482:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40d486:	46a0      	mov	r8, r4
  40d488:	f022 0203 	bic.w	r2, r2, #3
  40d48c:	4415      	add	r5, r2
  40d48e:	e6f9      	b.n	40d284 <_realloc_r+0xdc>
  40d490:	4621      	mov	r1, r4
  40d492:	4640      	mov	r0, r8
  40d494:	4675      	mov	r5, lr
  40d496:	4657      	mov	r7, sl
  40d498:	f7ff fb12 	bl	40cac0 <memmove>
  40d49c:	f8da 3004 	ldr.w	r3, [sl, #4]
  40d4a0:	e6f0      	b.n	40d284 <_realloc_r+0xdc>
  40d4a2:	4642      	mov	r2, r8
  40d4a4:	e76e      	b.n	40d384 <_realloc_r+0x1dc>
  40d4a6:	4621      	mov	r1, r4
  40d4a8:	4640      	mov	r0, r8
  40d4aa:	461d      	mov	r5, r3
  40d4ac:	4657      	mov	r7, sl
  40d4ae:	f7ff fb07 	bl	40cac0 <memmove>
  40d4b2:	f8da 3004 	ldr.w	r3, [sl, #4]
  40d4b6:	e6e5      	b.n	40d284 <_realloc_r+0xdc>
  40d4b8:	68a3      	ldr	r3, [r4, #8]
  40d4ba:	2a24      	cmp	r2, #36	; 0x24
  40d4bc:	f8ca 3010 	str.w	r3, [sl, #16]
  40d4c0:	68e3      	ldr	r3, [r4, #12]
  40d4c2:	f8ca 3014 	str.w	r3, [sl, #20]
  40d4c6:	d018      	beq.n	40d4fa <_realloc_r+0x352>
  40d4c8:	3410      	adds	r4, #16
  40d4ca:	f10a 0318 	add.w	r3, sl, #24
  40d4ce:	e770      	b.n	40d3b2 <_realloc_r+0x20a>
  40d4d0:	6922      	ldr	r2, [r4, #16]
  40d4d2:	f100 0318 	add.w	r3, r0, #24
  40d4d6:	6102      	str	r2, [r0, #16]
  40d4d8:	6961      	ldr	r1, [r4, #20]
  40d4da:	f104 0218 	add.w	r2, r4, #24
  40d4de:	6141      	str	r1, [r0, #20]
  40d4e0:	e71a      	b.n	40d318 <_realloc_r+0x170>
  40d4e2:	68a1      	ldr	r1, [r4, #8]
  40d4e4:	2a24      	cmp	r2, #36	; 0x24
  40d4e6:	f8ca 1010 	str.w	r1, [sl, #16]
  40d4ea:	68e1      	ldr	r1, [r4, #12]
  40d4ec:	f8ca 1014 	str.w	r1, [sl, #20]
  40d4f0:	d00f      	beq.n	40d512 <_realloc_r+0x36a>
  40d4f2:	3410      	adds	r4, #16
  40d4f4:	f10a 0218 	add.w	r2, sl, #24
  40d4f8:	e744      	b.n	40d384 <_realloc_r+0x1dc>
  40d4fa:	6922      	ldr	r2, [r4, #16]
  40d4fc:	f10a 0320 	add.w	r3, sl, #32
  40d500:	f8ca 2018 	str.w	r2, [sl, #24]
  40d504:	6962      	ldr	r2, [r4, #20]
  40d506:	3418      	adds	r4, #24
  40d508:	f8ca 201c 	str.w	r2, [sl, #28]
  40d50c:	e751      	b.n	40d3b2 <_realloc_r+0x20a>
  40d50e:	463b      	mov	r3, r7
  40d510:	e791      	b.n	40d436 <_realloc_r+0x28e>
  40d512:	6921      	ldr	r1, [r4, #16]
  40d514:	f10a 0220 	add.w	r2, sl, #32
  40d518:	f8ca 1018 	str.w	r1, [sl, #24]
  40d51c:	6961      	ldr	r1, [r4, #20]
  40d51e:	3418      	adds	r4, #24
  40d520:	f8ca 101c 	str.w	r1, [sl, #28]
  40d524:	e72e      	b.n	40d384 <_realloc_r+0x1dc>
  40d526:	4621      	mov	r1, r4
  40d528:	4638      	mov	r0, r7
  40d52a:	f8cd c004 	str.w	ip, [sp, #4]
  40d52e:	f7ff fac7 	bl	40cac0 <memmove>
  40d532:	f8dd c004 	ldr.w	ip, [sp, #4]
  40d536:	e784      	b.n	40d442 <_realloc_r+0x29a>
  40d538:	68a3      	ldr	r3, [r4, #8]
  40d53a:	2a24      	cmp	r2, #36	; 0x24
  40d53c:	f8ca 3010 	str.w	r3, [sl, #16]
  40d540:	68e3      	ldr	r3, [r4, #12]
  40d542:	f8ca 3014 	str.w	r3, [sl, #20]
  40d546:	d003      	beq.n	40d550 <_realloc_r+0x3a8>
  40d548:	3410      	adds	r4, #16
  40d54a:	f10a 0318 	add.w	r3, sl, #24
  40d54e:	e772      	b.n	40d436 <_realloc_r+0x28e>
  40d550:	6922      	ldr	r2, [r4, #16]
  40d552:	f10a 0320 	add.w	r3, sl, #32
  40d556:	f8ca 2018 	str.w	r2, [sl, #24]
  40d55a:	6962      	ldr	r2, [r4, #20]
  40d55c:	3418      	adds	r4, #24
  40d55e:	f8ca 201c 	str.w	r2, [sl, #28]
  40d562:	e768      	b.n	40d436 <_realloc_r+0x28e>
  40d564:	200005c0 	.word	0x200005c0

0040d568 <__fpclassifyd>:
  40d568:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  40d56c:	b410      	push	{r4}
  40d56e:	d008      	beq.n	40d582 <__fpclassifyd+0x1a>
  40d570:	4a0f      	ldr	r2, [pc, #60]	; (40d5b0 <__fpclassifyd+0x48>)
  40d572:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  40d576:	4294      	cmp	r4, r2
  40d578:	d80a      	bhi.n	40d590 <__fpclassifyd+0x28>
  40d57a:	2004      	movs	r0, #4
  40d57c:	f85d 4b04 	ldr.w	r4, [sp], #4
  40d580:	4770      	bx	lr
  40d582:	2800      	cmp	r0, #0
  40d584:	bf0c      	ite	eq
  40d586:	2002      	moveq	r0, #2
  40d588:	2003      	movne	r0, #3
  40d58a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40d58e:	4770      	bx	lr
  40d590:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  40d594:	d201      	bcs.n	40d59a <__fpclassifyd+0x32>
  40d596:	2003      	movs	r0, #3
  40d598:	e7f7      	b.n	40d58a <__fpclassifyd+0x22>
  40d59a:	4a06      	ldr	r2, [pc, #24]	; (40d5b4 <__fpclassifyd+0x4c>)
  40d59c:	4293      	cmp	r3, r2
  40d59e:	d001      	beq.n	40d5a4 <__fpclassifyd+0x3c>
  40d5a0:	2000      	movs	r0, #0
  40d5a2:	e7f2      	b.n	40d58a <__fpclassifyd+0x22>
  40d5a4:	f1d0 0001 	rsbs	r0, r0, #1
  40d5a8:	bf38      	it	cc
  40d5aa:	2000      	movcc	r0, #0
  40d5ac:	e7ed      	b.n	40d58a <__fpclassifyd+0x22>
  40d5ae:	bf00      	nop
  40d5b0:	7fdfffff 	.word	0x7fdfffff
  40d5b4:	7ff00000 	.word	0x7ff00000

0040d5b8 <_sbrk_r>:
  40d5b8:	b538      	push	{r3, r4, r5, lr}
  40d5ba:	4c07      	ldr	r4, [pc, #28]	; (40d5d8 <_sbrk_r+0x20>)
  40d5bc:	2300      	movs	r3, #0
  40d5be:	4605      	mov	r5, r0
  40d5c0:	4608      	mov	r0, r1
  40d5c2:	6023      	str	r3, [r4, #0]
  40d5c4:	f7f7 f8ca 	bl	40475c <_sbrk>
  40d5c8:	1c43      	adds	r3, r0, #1
  40d5ca:	d000      	beq.n	40d5ce <_sbrk_r+0x16>
  40d5cc:	bd38      	pop	{r3, r4, r5, pc}
  40d5ce:	6823      	ldr	r3, [r4, #0]
  40d5d0:	2b00      	cmp	r3, #0
  40d5d2:	d0fb      	beq.n	40d5cc <_sbrk_r+0x14>
  40d5d4:	602b      	str	r3, [r5, #0]
  40d5d6:	bd38      	pop	{r3, r4, r5, pc}
  40d5d8:	20003f5c 	.word	0x20003f5c

0040d5dc <__sread>:
  40d5dc:	b510      	push	{r4, lr}
  40d5de:	460c      	mov	r4, r1
  40d5e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40d5e4:	f000 fa72 	bl	40dacc <_read_r>
  40d5e8:	2800      	cmp	r0, #0
  40d5ea:	db03      	blt.n	40d5f4 <__sread+0x18>
  40d5ec:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40d5ee:	4403      	add	r3, r0
  40d5f0:	6523      	str	r3, [r4, #80]	; 0x50
  40d5f2:	bd10      	pop	{r4, pc}
  40d5f4:	89a3      	ldrh	r3, [r4, #12]
  40d5f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40d5fa:	81a3      	strh	r3, [r4, #12]
  40d5fc:	bd10      	pop	{r4, pc}
  40d5fe:	bf00      	nop

0040d600 <__swrite>:
  40d600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40d604:	460c      	mov	r4, r1
  40d606:	8989      	ldrh	r1, [r1, #12]
  40d608:	461d      	mov	r5, r3
  40d60a:	05cb      	lsls	r3, r1, #23
  40d60c:	4616      	mov	r6, r2
  40d60e:	4607      	mov	r7, r0
  40d610:	d506      	bpl.n	40d620 <__swrite+0x20>
  40d612:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40d616:	2200      	movs	r2, #0
  40d618:	2302      	movs	r3, #2
  40d61a:	f000 fa43 	bl	40daa4 <_lseek_r>
  40d61e:	89a1      	ldrh	r1, [r4, #12]
  40d620:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  40d624:	81a1      	strh	r1, [r4, #12]
  40d626:	4638      	mov	r0, r7
  40d628:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40d62c:	4632      	mov	r2, r6
  40d62e:	462b      	mov	r3, r5
  40d630:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40d634:	f000 b91e 	b.w	40d874 <_write_r>

0040d638 <__sseek>:
  40d638:	b510      	push	{r4, lr}
  40d63a:	460c      	mov	r4, r1
  40d63c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40d640:	f000 fa30 	bl	40daa4 <_lseek_r>
  40d644:	89a3      	ldrh	r3, [r4, #12]
  40d646:	1c42      	adds	r2, r0, #1
  40d648:	bf0e      	itee	eq
  40d64a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40d64e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40d652:	6520      	strne	r0, [r4, #80]	; 0x50
  40d654:	81a3      	strh	r3, [r4, #12]
  40d656:	bd10      	pop	{r4, pc}

0040d658 <__sclose>:
  40d658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40d65c:	f000 b9a2 	b.w	40d9a4 <_close_r>

0040d660 <__ssprint_r>:
  40d660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d664:	6894      	ldr	r4, [r2, #8]
  40d666:	b083      	sub	sp, #12
  40d668:	4692      	mov	sl, r2
  40d66a:	4680      	mov	r8, r0
  40d66c:	460d      	mov	r5, r1
  40d66e:	6816      	ldr	r6, [r2, #0]
  40d670:	2c00      	cmp	r4, #0
  40d672:	d06f      	beq.n	40d754 <__ssprint_r+0xf4>
  40d674:	f04f 0b00 	mov.w	fp, #0
  40d678:	6808      	ldr	r0, [r1, #0]
  40d67a:	688b      	ldr	r3, [r1, #8]
  40d67c:	465c      	mov	r4, fp
  40d67e:	2c00      	cmp	r4, #0
  40d680:	d043      	beq.n	40d70a <__ssprint_r+0xaa>
  40d682:	429c      	cmp	r4, r3
  40d684:	461f      	mov	r7, r3
  40d686:	d345      	bcc.n	40d714 <__ssprint_r+0xb4>
  40d688:	89ab      	ldrh	r3, [r5, #12]
  40d68a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40d68e:	d044      	beq.n	40d71a <__ssprint_r+0xba>
  40d690:	696f      	ldr	r7, [r5, #20]
  40d692:	6929      	ldr	r1, [r5, #16]
  40d694:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40d698:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40d69c:	ebc1 0900 	rsb	r9, r1, r0
  40d6a0:	1c62      	adds	r2, r4, #1
  40d6a2:	107f      	asrs	r7, r7, #1
  40d6a4:	444a      	add	r2, r9
  40d6a6:	4297      	cmp	r7, r2
  40d6a8:	bf34      	ite	cc
  40d6aa:	4617      	movcc	r7, r2
  40d6ac:	463a      	movcs	r2, r7
  40d6ae:	055b      	lsls	r3, r3, #21
  40d6b0:	d535      	bpl.n	40d71e <__ssprint_r+0xbe>
  40d6b2:	4611      	mov	r1, r2
  40d6b4:	4640      	mov	r0, r8
  40d6b6:	f7fe ff1d 	bl	40c4f4 <_malloc_r>
  40d6ba:	2800      	cmp	r0, #0
  40d6bc:	d039      	beq.n	40d732 <__ssprint_r+0xd2>
  40d6be:	6929      	ldr	r1, [r5, #16]
  40d6c0:	464a      	mov	r2, r9
  40d6c2:	9001      	str	r0, [sp, #4]
  40d6c4:	f7fa fedc 	bl	408480 <memcpy>
  40d6c8:	89aa      	ldrh	r2, [r5, #12]
  40d6ca:	9b01      	ldr	r3, [sp, #4]
  40d6cc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40d6d0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40d6d4:	81aa      	strh	r2, [r5, #12]
  40d6d6:	ebc9 0207 	rsb	r2, r9, r7
  40d6da:	eb03 0009 	add.w	r0, r3, r9
  40d6de:	616f      	str	r7, [r5, #20]
  40d6e0:	612b      	str	r3, [r5, #16]
  40d6e2:	6028      	str	r0, [r5, #0]
  40d6e4:	60aa      	str	r2, [r5, #8]
  40d6e6:	4627      	mov	r7, r4
  40d6e8:	46a1      	mov	r9, r4
  40d6ea:	464a      	mov	r2, r9
  40d6ec:	4659      	mov	r1, fp
  40d6ee:	f7ff f9e7 	bl	40cac0 <memmove>
  40d6f2:	f8da 2008 	ldr.w	r2, [sl, #8]
  40d6f6:	68ab      	ldr	r3, [r5, #8]
  40d6f8:	6828      	ldr	r0, [r5, #0]
  40d6fa:	1bdb      	subs	r3, r3, r7
  40d6fc:	4448      	add	r0, r9
  40d6fe:	1b14      	subs	r4, r2, r4
  40d700:	60ab      	str	r3, [r5, #8]
  40d702:	6028      	str	r0, [r5, #0]
  40d704:	f8ca 4008 	str.w	r4, [sl, #8]
  40d708:	b324      	cbz	r4, 40d754 <__ssprint_r+0xf4>
  40d70a:	f8d6 b000 	ldr.w	fp, [r6]
  40d70e:	6874      	ldr	r4, [r6, #4]
  40d710:	3608      	adds	r6, #8
  40d712:	e7b4      	b.n	40d67e <__ssprint_r+0x1e>
  40d714:	4627      	mov	r7, r4
  40d716:	46a1      	mov	r9, r4
  40d718:	e7e7      	b.n	40d6ea <__ssprint_r+0x8a>
  40d71a:	46b9      	mov	r9, r7
  40d71c:	e7e5      	b.n	40d6ea <__ssprint_r+0x8a>
  40d71e:	4640      	mov	r0, r8
  40d720:	f7ff fd42 	bl	40d1a8 <_realloc_r>
  40d724:	4603      	mov	r3, r0
  40d726:	2800      	cmp	r0, #0
  40d728:	d1d5      	bne.n	40d6d6 <__ssprint_r+0x76>
  40d72a:	4640      	mov	r0, r8
  40d72c:	6929      	ldr	r1, [r5, #16]
  40d72e:	f7fe fbdf 	bl	40bef0 <_free_r>
  40d732:	89aa      	ldrh	r2, [r5, #12]
  40d734:	230c      	movs	r3, #12
  40d736:	f8c8 3000 	str.w	r3, [r8]
  40d73a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40d73e:	2300      	movs	r3, #0
  40d740:	f04f 30ff 	mov.w	r0, #4294967295
  40d744:	81aa      	strh	r2, [r5, #12]
  40d746:	f8ca 3008 	str.w	r3, [sl, #8]
  40d74a:	f8ca 3004 	str.w	r3, [sl, #4]
  40d74e:	b003      	add	sp, #12
  40d750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d754:	4620      	mov	r0, r4
  40d756:	f8ca 4004 	str.w	r4, [sl, #4]
  40d75a:	b003      	add	sp, #12
  40d75c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040d760 <__swbuf_r>:
  40d760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40d762:	460d      	mov	r5, r1
  40d764:	4614      	mov	r4, r2
  40d766:	4607      	mov	r7, r0
  40d768:	b110      	cbz	r0, 40d770 <__swbuf_r+0x10>
  40d76a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40d76c:	2b00      	cmp	r3, #0
  40d76e:	d048      	beq.n	40d802 <__swbuf_r+0xa2>
  40d770:	89a2      	ldrh	r2, [r4, #12]
  40d772:	69a0      	ldr	r0, [r4, #24]
  40d774:	b293      	uxth	r3, r2
  40d776:	60a0      	str	r0, [r4, #8]
  40d778:	0718      	lsls	r0, r3, #28
  40d77a:	d538      	bpl.n	40d7ee <__swbuf_r+0x8e>
  40d77c:	6926      	ldr	r6, [r4, #16]
  40d77e:	2e00      	cmp	r6, #0
  40d780:	d035      	beq.n	40d7ee <__swbuf_r+0x8e>
  40d782:	0499      	lsls	r1, r3, #18
  40d784:	b2ed      	uxtb	r5, r5
  40d786:	d515      	bpl.n	40d7b4 <__swbuf_r+0x54>
  40d788:	6823      	ldr	r3, [r4, #0]
  40d78a:	6962      	ldr	r2, [r4, #20]
  40d78c:	1b9e      	subs	r6, r3, r6
  40d78e:	4296      	cmp	r6, r2
  40d790:	da1c      	bge.n	40d7cc <__swbuf_r+0x6c>
  40d792:	3601      	adds	r6, #1
  40d794:	68a2      	ldr	r2, [r4, #8]
  40d796:	1c59      	adds	r1, r3, #1
  40d798:	3a01      	subs	r2, #1
  40d79a:	60a2      	str	r2, [r4, #8]
  40d79c:	6021      	str	r1, [r4, #0]
  40d79e:	701d      	strb	r5, [r3, #0]
  40d7a0:	6963      	ldr	r3, [r4, #20]
  40d7a2:	42b3      	cmp	r3, r6
  40d7a4:	d01a      	beq.n	40d7dc <__swbuf_r+0x7c>
  40d7a6:	89a3      	ldrh	r3, [r4, #12]
  40d7a8:	07db      	lsls	r3, r3, #31
  40d7aa:	d501      	bpl.n	40d7b0 <__swbuf_r+0x50>
  40d7ac:	2d0a      	cmp	r5, #10
  40d7ae:	d015      	beq.n	40d7dc <__swbuf_r+0x7c>
  40d7b0:	4628      	mov	r0, r5
  40d7b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40d7b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40d7b6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40d7ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40d7be:	6663      	str	r3, [r4, #100]	; 0x64
  40d7c0:	6823      	ldr	r3, [r4, #0]
  40d7c2:	81a2      	strh	r2, [r4, #12]
  40d7c4:	6962      	ldr	r2, [r4, #20]
  40d7c6:	1b9e      	subs	r6, r3, r6
  40d7c8:	4296      	cmp	r6, r2
  40d7ca:	dbe2      	blt.n	40d792 <__swbuf_r+0x32>
  40d7cc:	4638      	mov	r0, r7
  40d7ce:	4621      	mov	r1, r4
  40d7d0:	f7fe fa2e 	bl	40bc30 <_fflush_r>
  40d7d4:	b940      	cbnz	r0, 40d7e8 <__swbuf_r+0x88>
  40d7d6:	6823      	ldr	r3, [r4, #0]
  40d7d8:	2601      	movs	r6, #1
  40d7da:	e7db      	b.n	40d794 <__swbuf_r+0x34>
  40d7dc:	4638      	mov	r0, r7
  40d7de:	4621      	mov	r1, r4
  40d7e0:	f7fe fa26 	bl	40bc30 <_fflush_r>
  40d7e4:	2800      	cmp	r0, #0
  40d7e6:	d0e3      	beq.n	40d7b0 <__swbuf_r+0x50>
  40d7e8:	f04f 30ff 	mov.w	r0, #4294967295
  40d7ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40d7ee:	4638      	mov	r0, r7
  40d7f0:	4621      	mov	r1, r4
  40d7f2:	f7fd f94f 	bl	40aa94 <__swsetup_r>
  40d7f6:	2800      	cmp	r0, #0
  40d7f8:	d1f6      	bne.n	40d7e8 <__swbuf_r+0x88>
  40d7fa:	89a2      	ldrh	r2, [r4, #12]
  40d7fc:	6926      	ldr	r6, [r4, #16]
  40d7fe:	b293      	uxth	r3, r2
  40d800:	e7bf      	b.n	40d782 <__swbuf_r+0x22>
  40d802:	f7fe fa31 	bl	40bc68 <__sinit>
  40d806:	e7b3      	b.n	40d770 <__swbuf_r+0x10>

0040d808 <_wcrtomb_r>:
  40d808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40d80c:	461e      	mov	r6, r3
  40d80e:	b086      	sub	sp, #24
  40d810:	460c      	mov	r4, r1
  40d812:	4605      	mov	r5, r0
  40d814:	4617      	mov	r7, r2
  40d816:	4b0f      	ldr	r3, [pc, #60]	; (40d854 <_wcrtomb_r+0x4c>)
  40d818:	b191      	cbz	r1, 40d840 <_wcrtomb_r+0x38>
  40d81a:	f8d3 8000 	ldr.w	r8, [r3]
  40d81e:	f7fe fde3 	bl	40c3e8 <__locale_charset>
  40d822:	9600      	str	r6, [sp, #0]
  40d824:	4603      	mov	r3, r0
  40d826:	4621      	mov	r1, r4
  40d828:	463a      	mov	r2, r7
  40d82a:	4628      	mov	r0, r5
  40d82c:	47c0      	blx	r8
  40d82e:	1c43      	adds	r3, r0, #1
  40d830:	d103      	bne.n	40d83a <_wcrtomb_r+0x32>
  40d832:	2200      	movs	r2, #0
  40d834:	238a      	movs	r3, #138	; 0x8a
  40d836:	6032      	str	r2, [r6, #0]
  40d838:	602b      	str	r3, [r5, #0]
  40d83a:	b006      	add	sp, #24
  40d83c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40d840:	681f      	ldr	r7, [r3, #0]
  40d842:	f7fe fdd1 	bl	40c3e8 <__locale_charset>
  40d846:	9600      	str	r6, [sp, #0]
  40d848:	4603      	mov	r3, r0
  40d84a:	4622      	mov	r2, r4
  40d84c:	4628      	mov	r0, r5
  40d84e:	a903      	add	r1, sp, #12
  40d850:	47b8      	blx	r7
  40d852:	e7ec      	b.n	40d82e <_wcrtomb_r+0x26>
  40d854:	200009d0 	.word	0x200009d0

0040d858 <__ascii_wctomb>:
  40d858:	b121      	cbz	r1, 40d864 <__ascii_wctomb+0xc>
  40d85a:	2aff      	cmp	r2, #255	; 0xff
  40d85c:	d804      	bhi.n	40d868 <__ascii_wctomb+0x10>
  40d85e:	700a      	strb	r2, [r1, #0]
  40d860:	2001      	movs	r0, #1
  40d862:	4770      	bx	lr
  40d864:	4608      	mov	r0, r1
  40d866:	4770      	bx	lr
  40d868:	238a      	movs	r3, #138	; 0x8a
  40d86a:	6003      	str	r3, [r0, #0]
  40d86c:	f04f 30ff 	mov.w	r0, #4294967295
  40d870:	4770      	bx	lr
  40d872:	bf00      	nop

0040d874 <_write_r>:
  40d874:	b570      	push	{r4, r5, r6, lr}
  40d876:	4c08      	ldr	r4, [pc, #32]	; (40d898 <_write_r+0x24>)
  40d878:	4606      	mov	r6, r0
  40d87a:	2500      	movs	r5, #0
  40d87c:	4608      	mov	r0, r1
  40d87e:	4611      	mov	r1, r2
  40d880:	461a      	mov	r2, r3
  40d882:	6025      	str	r5, [r4, #0]
  40d884:	f7f4 fe30 	bl	4024e8 <_write>
  40d888:	1c43      	adds	r3, r0, #1
  40d88a:	d000      	beq.n	40d88e <_write_r+0x1a>
  40d88c:	bd70      	pop	{r4, r5, r6, pc}
  40d88e:	6823      	ldr	r3, [r4, #0]
  40d890:	2b00      	cmp	r3, #0
  40d892:	d0fb      	beq.n	40d88c <_write_r+0x18>
  40d894:	6033      	str	r3, [r6, #0]
  40d896:	bd70      	pop	{r4, r5, r6, pc}
  40d898:	20003f5c 	.word	0x20003f5c

0040d89c <__register_exitproc>:
  40d89c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40d89e:	4c27      	ldr	r4, [pc, #156]	; (40d93c <__register_exitproc+0xa0>)
  40d8a0:	b085      	sub	sp, #20
  40d8a2:	6826      	ldr	r6, [r4, #0]
  40d8a4:	4607      	mov	r7, r0
  40d8a6:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  40d8aa:	2c00      	cmp	r4, #0
  40d8ac:	d040      	beq.n	40d930 <__register_exitproc+0x94>
  40d8ae:	6865      	ldr	r5, [r4, #4]
  40d8b0:	2d1f      	cmp	r5, #31
  40d8b2:	dd1e      	ble.n	40d8f2 <__register_exitproc+0x56>
  40d8b4:	4822      	ldr	r0, [pc, #136]	; (40d940 <__register_exitproc+0xa4>)
  40d8b6:	b918      	cbnz	r0, 40d8c0 <__register_exitproc+0x24>
  40d8b8:	f04f 30ff 	mov.w	r0, #4294967295
  40d8bc:	b005      	add	sp, #20
  40d8be:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40d8c0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40d8c4:	9103      	str	r1, [sp, #12]
  40d8c6:	9202      	str	r2, [sp, #8]
  40d8c8:	9301      	str	r3, [sp, #4]
  40d8ca:	f7fe fe0b 	bl	40c4e4 <malloc>
  40d8ce:	9903      	ldr	r1, [sp, #12]
  40d8d0:	4604      	mov	r4, r0
  40d8d2:	9a02      	ldr	r2, [sp, #8]
  40d8d4:	9b01      	ldr	r3, [sp, #4]
  40d8d6:	2800      	cmp	r0, #0
  40d8d8:	d0ee      	beq.n	40d8b8 <__register_exitproc+0x1c>
  40d8da:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  40d8de:	2000      	movs	r0, #0
  40d8e0:	6025      	str	r5, [r4, #0]
  40d8e2:	6060      	str	r0, [r4, #4]
  40d8e4:	4605      	mov	r5, r0
  40d8e6:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40d8ea:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  40d8ee:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  40d8f2:	b93f      	cbnz	r7, 40d904 <__register_exitproc+0x68>
  40d8f4:	1c6b      	adds	r3, r5, #1
  40d8f6:	2000      	movs	r0, #0
  40d8f8:	3502      	adds	r5, #2
  40d8fa:	6063      	str	r3, [r4, #4]
  40d8fc:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  40d900:	b005      	add	sp, #20
  40d902:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40d904:	2601      	movs	r6, #1
  40d906:	40ae      	lsls	r6, r5
  40d908:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  40d90c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  40d910:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  40d914:	2f02      	cmp	r7, #2
  40d916:	ea42 0206 	orr.w	r2, r2, r6
  40d91a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  40d91e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  40d922:	d1e7      	bne.n	40d8f4 <__register_exitproc+0x58>
  40d924:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  40d928:	431e      	orrs	r6, r3
  40d92a:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  40d92e:	e7e1      	b.n	40d8f4 <__register_exitproc+0x58>
  40d930:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  40d934:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40d938:	e7b9      	b.n	40d8ae <__register_exitproc+0x12>
  40d93a:	bf00      	nop
  40d93c:	0040ec58 	.word	0x0040ec58
  40d940:	0040c4e5 	.word	0x0040c4e5

0040d944 <_calloc_r>:
  40d944:	b510      	push	{r4, lr}
  40d946:	fb02 f101 	mul.w	r1, r2, r1
  40d94a:	f7fe fdd3 	bl	40c4f4 <_malloc_r>
  40d94e:	4604      	mov	r4, r0
  40d950:	b168      	cbz	r0, 40d96e <_calloc_r+0x2a>
  40d952:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40d956:	f022 0203 	bic.w	r2, r2, #3
  40d95a:	3a04      	subs	r2, #4
  40d95c:	2a24      	cmp	r2, #36	; 0x24
  40d95e:	d818      	bhi.n	40d992 <_calloc_r+0x4e>
  40d960:	2a13      	cmp	r2, #19
  40d962:	d806      	bhi.n	40d972 <_calloc_r+0x2e>
  40d964:	4603      	mov	r3, r0
  40d966:	2200      	movs	r2, #0
  40d968:	601a      	str	r2, [r3, #0]
  40d96a:	605a      	str	r2, [r3, #4]
  40d96c:	609a      	str	r2, [r3, #8]
  40d96e:	4620      	mov	r0, r4
  40d970:	bd10      	pop	{r4, pc}
  40d972:	2300      	movs	r3, #0
  40d974:	2a1b      	cmp	r2, #27
  40d976:	6003      	str	r3, [r0, #0]
  40d978:	6043      	str	r3, [r0, #4]
  40d97a:	d90f      	bls.n	40d99c <_calloc_r+0x58>
  40d97c:	2a24      	cmp	r2, #36	; 0x24
  40d97e:	6083      	str	r3, [r0, #8]
  40d980:	60c3      	str	r3, [r0, #12]
  40d982:	bf05      	ittet	eq
  40d984:	6103      	streq	r3, [r0, #16]
  40d986:	6143      	streq	r3, [r0, #20]
  40d988:	f100 0310 	addne.w	r3, r0, #16
  40d98c:	f100 0318 	addeq.w	r3, r0, #24
  40d990:	e7e9      	b.n	40d966 <_calloc_r+0x22>
  40d992:	2100      	movs	r1, #0
  40d994:	f7fa fdea 	bl	40856c <memset>
  40d998:	4620      	mov	r0, r4
  40d99a:	bd10      	pop	{r4, pc}
  40d99c:	f100 0308 	add.w	r3, r0, #8
  40d9a0:	e7e1      	b.n	40d966 <_calloc_r+0x22>
  40d9a2:	bf00      	nop

0040d9a4 <_close_r>:
  40d9a4:	b538      	push	{r3, r4, r5, lr}
  40d9a6:	4c07      	ldr	r4, [pc, #28]	; (40d9c4 <_close_r+0x20>)
  40d9a8:	2300      	movs	r3, #0
  40d9aa:	4605      	mov	r5, r0
  40d9ac:	4608      	mov	r0, r1
  40d9ae:	6023      	str	r3, [r4, #0]
  40d9b0:	f7f6 ff00 	bl	4047b4 <_close>
  40d9b4:	1c43      	adds	r3, r0, #1
  40d9b6:	d000      	beq.n	40d9ba <_close_r+0x16>
  40d9b8:	bd38      	pop	{r3, r4, r5, pc}
  40d9ba:	6823      	ldr	r3, [r4, #0]
  40d9bc:	2b00      	cmp	r3, #0
  40d9be:	d0fb      	beq.n	40d9b8 <_close_r+0x14>
  40d9c0:	602b      	str	r3, [r5, #0]
  40d9c2:	bd38      	pop	{r3, r4, r5, pc}
  40d9c4:	20003f5c 	.word	0x20003f5c

0040d9c8 <_fclose_r>:
  40d9c8:	b570      	push	{r4, r5, r6, lr}
  40d9ca:	460c      	mov	r4, r1
  40d9cc:	4605      	mov	r5, r0
  40d9ce:	b131      	cbz	r1, 40d9de <_fclose_r+0x16>
  40d9d0:	b110      	cbz	r0, 40d9d8 <_fclose_r+0x10>
  40d9d2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40d9d4:	2b00      	cmp	r3, #0
  40d9d6:	d02f      	beq.n	40da38 <_fclose_r+0x70>
  40d9d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40d9dc:	b90b      	cbnz	r3, 40d9e2 <_fclose_r+0x1a>
  40d9de:	2000      	movs	r0, #0
  40d9e0:	bd70      	pop	{r4, r5, r6, pc}
  40d9e2:	4628      	mov	r0, r5
  40d9e4:	4621      	mov	r1, r4
  40d9e6:	f7fe f923 	bl	40bc30 <_fflush_r>
  40d9ea:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40d9ec:	4606      	mov	r6, r0
  40d9ee:	b133      	cbz	r3, 40d9fe <_fclose_r+0x36>
  40d9f0:	4628      	mov	r0, r5
  40d9f2:	69e1      	ldr	r1, [r4, #28]
  40d9f4:	4798      	blx	r3
  40d9f6:	2800      	cmp	r0, #0
  40d9f8:	bfb8      	it	lt
  40d9fa:	f04f 36ff 	movlt.w	r6, #4294967295
  40d9fe:	89a3      	ldrh	r3, [r4, #12]
  40da00:	061b      	lsls	r3, r3, #24
  40da02:	d41c      	bmi.n	40da3e <_fclose_r+0x76>
  40da04:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40da06:	b141      	cbz	r1, 40da1a <_fclose_r+0x52>
  40da08:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40da0c:	4299      	cmp	r1, r3
  40da0e:	d002      	beq.n	40da16 <_fclose_r+0x4e>
  40da10:	4628      	mov	r0, r5
  40da12:	f7fe fa6d 	bl	40bef0 <_free_r>
  40da16:	2300      	movs	r3, #0
  40da18:	6323      	str	r3, [r4, #48]	; 0x30
  40da1a:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40da1c:	b121      	cbz	r1, 40da28 <_fclose_r+0x60>
  40da1e:	4628      	mov	r0, r5
  40da20:	f7fe fa66 	bl	40bef0 <_free_r>
  40da24:	2300      	movs	r3, #0
  40da26:	6463      	str	r3, [r4, #68]	; 0x44
  40da28:	f7fe f998 	bl	40bd5c <__sfp_lock_acquire>
  40da2c:	2300      	movs	r3, #0
  40da2e:	81a3      	strh	r3, [r4, #12]
  40da30:	f7fe f996 	bl	40bd60 <__sfp_lock_release>
  40da34:	4630      	mov	r0, r6
  40da36:	bd70      	pop	{r4, r5, r6, pc}
  40da38:	f7fe f916 	bl	40bc68 <__sinit>
  40da3c:	e7cc      	b.n	40d9d8 <_fclose_r+0x10>
  40da3e:	4628      	mov	r0, r5
  40da40:	6921      	ldr	r1, [r4, #16]
  40da42:	f7fe fa55 	bl	40bef0 <_free_r>
  40da46:	e7dd      	b.n	40da04 <_fclose_r+0x3c>

0040da48 <fclose>:
  40da48:	4b02      	ldr	r3, [pc, #8]	; (40da54 <fclose+0xc>)
  40da4a:	4601      	mov	r1, r0
  40da4c:	6818      	ldr	r0, [r3, #0]
  40da4e:	f7ff bfbb 	b.w	40d9c8 <_fclose_r>
  40da52:	bf00      	nop
  40da54:	20000560 	.word	0x20000560

0040da58 <_fstat_r>:
  40da58:	b538      	push	{r3, r4, r5, lr}
  40da5a:	4c08      	ldr	r4, [pc, #32]	; (40da7c <_fstat_r+0x24>)
  40da5c:	2300      	movs	r3, #0
  40da5e:	4605      	mov	r5, r0
  40da60:	4608      	mov	r0, r1
  40da62:	4611      	mov	r1, r2
  40da64:	6023      	str	r3, [r4, #0]
  40da66:	f7f6 feb1 	bl	4047cc <_fstat>
  40da6a:	1c43      	adds	r3, r0, #1
  40da6c:	d000      	beq.n	40da70 <_fstat_r+0x18>
  40da6e:	bd38      	pop	{r3, r4, r5, pc}
  40da70:	6823      	ldr	r3, [r4, #0]
  40da72:	2b00      	cmp	r3, #0
  40da74:	d0fb      	beq.n	40da6e <_fstat_r+0x16>
  40da76:	602b      	str	r3, [r5, #0]
  40da78:	bd38      	pop	{r3, r4, r5, pc}
  40da7a:	bf00      	nop
  40da7c:	20003f5c 	.word	0x20003f5c

0040da80 <_isatty_r>:
  40da80:	b538      	push	{r3, r4, r5, lr}
  40da82:	4c07      	ldr	r4, [pc, #28]	; (40daa0 <_isatty_r+0x20>)
  40da84:	2300      	movs	r3, #0
  40da86:	4605      	mov	r5, r0
  40da88:	4608      	mov	r0, r1
  40da8a:	6023      	str	r3, [r4, #0]
  40da8c:	f7f6 feae 	bl	4047ec <_isatty>
  40da90:	1c43      	adds	r3, r0, #1
  40da92:	d000      	beq.n	40da96 <_isatty_r+0x16>
  40da94:	bd38      	pop	{r3, r4, r5, pc}
  40da96:	6823      	ldr	r3, [r4, #0]
  40da98:	2b00      	cmp	r3, #0
  40da9a:	d0fb      	beq.n	40da94 <_isatty_r+0x14>
  40da9c:	602b      	str	r3, [r5, #0]
  40da9e:	bd38      	pop	{r3, r4, r5, pc}
  40daa0:	20003f5c 	.word	0x20003f5c

0040daa4 <_lseek_r>:
  40daa4:	b570      	push	{r4, r5, r6, lr}
  40daa6:	4c08      	ldr	r4, [pc, #32]	; (40dac8 <_lseek_r+0x24>)
  40daa8:	4606      	mov	r6, r0
  40daaa:	2500      	movs	r5, #0
  40daac:	4608      	mov	r0, r1
  40daae:	4611      	mov	r1, r2
  40dab0:	461a      	mov	r2, r3
  40dab2:	6025      	str	r5, [r4, #0]
  40dab4:	f7f6 fea6 	bl	404804 <_lseek>
  40dab8:	1c43      	adds	r3, r0, #1
  40daba:	d000      	beq.n	40dabe <_lseek_r+0x1a>
  40dabc:	bd70      	pop	{r4, r5, r6, pc}
  40dabe:	6823      	ldr	r3, [r4, #0]
  40dac0:	2b00      	cmp	r3, #0
  40dac2:	d0fb      	beq.n	40dabc <_lseek_r+0x18>
  40dac4:	6033      	str	r3, [r6, #0]
  40dac6:	bd70      	pop	{r4, r5, r6, pc}
  40dac8:	20003f5c 	.word	0x20003f5c

0040dacc <_read_r>:
  40dacc:	b570      	push	{r4, r5, r6, lr}
  40dace:	4c08      	ldr	r4, [pc, #32]	; (40daf0 <_read_r+0x24>)
  40dad0:	4606      	mov	r6, r0
  40dad2:	2500      	movs	r5, #0
  40dad4:	4608      	mov	r0, r1
  40dad6:	4611      	mov	r1, r2
  40dad8:	461a      	mov	r2, r3
  40dada:	6025      	str	r5, [r4, #0]
  40dadc:	f7f4 fcd8 	bl	402490 <_read>
  40dae0:	1c43      	adds	r3, r0, #1
  40dae2:	d000      	beq.n	40dae6 <_read_r+0x1a>
  40dae4:	bd70      	pop	{r4, r5, r6, pc}
  40dae6:	6823      	ldr	r3, [r4, #0]
  40dae8:	2b00      	cmp	r3, #0
  40daea:	d0fb      	beq.n	40dae4 <_read_r+0x18>
  40daec:	6033      	str	r3, [r6, #0]
  40daee:	bd70      	pop	{r4, r5, r6, pc}
  40daf0:	20003f5c 	.word	0x20003f5c

0040daf4 <__gedf2>:
  40daf4:	f04f 3cff 	mov.w	ip, #4294967295
  40daf8:	e006      	b.n	40db08 <__cmpdf2+0x4>
  40dafa:	bf00      	nop

0040dafc <__ledf2>:
  40dafc:	f04f 0c01 	mov.w	ip, #1
  40db00:	e002      	b.n	40db08 <__cmpdf2+0x4>
  40db02:	bf00      	nop

0040db04 <__cmpdf2>:
  40db04:	f04f 0c01 	mov.w	ip, #1
  40db08:	f84d cd04 	str.w	ip, [sp, #-4]!
  40db0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40db10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40db14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40db18:	bf18      	it	ne
  40db1a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40db1e:	d01b      	beq.n	40db58 <__cmpdf2+0x54>
  40db20:	b001      	add	sp, #4
  40db22:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40db26:	bf0c      	ite	eq
  40db28:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40db2c:	ea91 0f03 	teqne	r1, r3
  40db30:	bf02      	ittt	eq
  40db32:	ea90 0f02 	teqeq	r0, r2
  40db36:	2000      	moveq	r0, #0
  40db38:	4770      	bxeq	lr
  40db3a:	f110 0f00 	cmn.w	r0, #0
  40db3e:	ea91 0f03 	teq	r1, r3
  40db42:	bf58      	it	pl
  40db44:	4299      	cmppl	r1, r3
  40db46:	bf08      	it	eq
  40db48:	4290      	cmpeq	r0, r2
  40db4a:	bf2c      	ite	cs
  40db4c:	17d8      	asrcs	r0, r3, #31
  40db4e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40db52:	f040 0001 	orr.w	r0, r0, #1
  40db56:	4770      	bx	lr
  40db58:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40db5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40db60:	d102      	bne.n	40db68 <__cmpdf2+0x64>
  40db62:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40db66:	d107      	bne.n	40db78 <__cmpdf2+0x74>
  40db68:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40db6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40db70:	d1d6      	bne.n	40db20 <__cmpdf2+0x1c>
  40db72:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40db76:	d0d3      	beq.n	40db20 <__cmpdf2+0x1c>
  40db78:	f85d 0b04 	ldr.w	r0, [sp], #4
  40db7c:	4770      	bx	lr
  40db7e:	bf00      	nop

0040db80 <__aeabi_cdrcmple>:
  40db80:	4684      	mov	ip, r0
  40db82:	4610      	mov	r0, r2
  40db84:	4662      	mov	r2, ip
  40db86:	468c      	mov	ip, r1
  40db88:	4619      	mov	r1, r3
  40db8a:	4663      	mov	r3, ip
  40db8c:	e000      	b.n	40db90 <__aeabi_cdcmpeq>
  40db8e:	bf00      	nop

0040db90 <__aeabi_cdcmpeq>:
  40db90:	b501      	push	{r0, lr}
  40db92:	f7ff ffb7 	bl	40db04 <__cmpdf2>
  40db96:	2800      	cmp	r0, #0
  40db98:	bf48      	it	mi
  40db9a:	f110 0f00 	cmnmi.w	r0, #0
  40db9e:	bd01      	pop	{r0, pc}

0040dba0 <__aeabi_dcmpeq>:
  40dba0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40dba4:	f7ff fff4 	bl	40db90 <__aeabi_cdcmpeq>
  40dba8:	bf0c      	ite	eq
  40dbaa:	2001      	moveq	r0, #1
  40dbac:	2000      	movne	r0, #0
  40dbae:	f85d fb08 	ldr.w	pc, [sp], #8
  40dbb2:	bf00      	nop

0040dbb4 <__aeabi_dcmplt>:
  40dbb4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40dbb8:	f7ff ffea 	bl	40db90 <__aeabi_cdcmpeq>
  40dbbc:	bf34      	ite	cc
  40dbbe:	2001      	movcc	r0, #1
  40dbc0:	2000      	movcs	r0, #0
  40dbc2:	f85d fb08 	ldr.w	pc, [sp], #8
  40dbc6:	bf00      	nop

0040dbc8 <__aeabi_dcmple>:
  40dbc8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40dbcc:	f7ff ffe0 	bl	40db90 <__aeabi_cdcmpeq>
  40dbd0:	bf94      	ite	ls
  40dbd2:	2001      	movls	r0, #1
  40dbd4:	2000      	movhi	r0, #0
  40dbd6:	f85d fb08 	ldr.w	pc, [sp], #8
  40dbda:	bf00      	nop

0040dbdc <__aeabi_dcmpge>:
  40dbdc:	f84d ed08 	str.w	lr, [sp, #-8]!
  40dbe0:	f7ff ffce 	bl	40db80 <__aeabi_cdrcmple>
  40dbe4:	bf94      	ite	ls
  40dbe6:	2001      	movls	r0, #1
  40dbe8:	2000      	movhi	r0, #0
  40dbea:	f85d fb08 	ldr.w	pc, [sp], #8
  40dbee:	bf00      	nop

0040dbf0 <__aeabi_dcmpgt>:
  40dbf0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40dbf4:	f7ff ffc4 	bl	40db80 <__aeabi_cdrcmple>
  40dbf8:	bf34      	ite	cc
  40dbfa:	2001      	movcc	r0, #1
  40dbfc:	2000      	movcs	r0, #0
  40dbfe:	f85d fb08 	ldr.w	pc, [sp], #8
  40dc02:	bf00      	nop

0040dc04 <__aeabi_d2iz>:
  40dc04:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40dc08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40dc0c:	d215      	bcs.n	40dc3a <__aeabi_d2iz+0x36>
  40dc0e:	d511      	bpl.n	40dc34 <__aeabi_d2iz+0x30>
  40dc10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40dc14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40dc18:	d912      	bls.n	40dc40 <__aeabi_d2iz+0x3c>
  40dc1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40dc1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40dc22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40dc26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40dc2a:	fa23 f002 	lsr.w	r0, r3, r2
  40dc2e:	bf18      	it	ne
  40dc30:	4240      	negne	r0, r0
  40dc32:	4770      	bx	lr
  40dc34:	f04f 0000 	mov.w	r0, #0
  40dc38:	4770      	bx	lr
  40dc3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40dc3e:	d105      	bne.n	40dc4c <__aeabi_d2iz+0x48>
  40dc40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40dc44:	bf08      	it	eq
  40dc46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40dc4a:	4770      	bx	lr
  40dc4c:	f04f 0000 	mov.w	r0, #0
  40dc50:	4770      	bx	lr
  40dc52:	bf00      	nop

0040dc54 <__aeabi_uldivmod>:
  40dc54:	b94b      	cbnz	r3, 40dc6a <__aeabi_uldivmod+0x16>
  40dc56:	b942      	cbnz	r2, 40dc6a <__aeabi_uldivmod+0x16>
  40dc58:	2900      	cmp	r1, #0
  40dc5a:	bf08      	it	eq
  40dc5c:	2800      	cmpeq	r0, #0
  40dc5e:	d002      	beq.n	40dc66 <__aeabi_uldivmod+0x12>
  40dc60:	f04f 31ff 	mov.w	r1, #4294967295
  40dc64:	4608      	mov	r0, r1
  40dc66:	f000 b83b 	b.w	40dce0 <__aeabi_idiv0>
  40dc6a:	b082      	sub	sp, #8
  40dc6c:	46ec      	mov	ip, sp
  40dc6e:	e92d 5000 	stmdb	sp!, {ip, lr}
  40dc72:	f000 f81d 	bl	40dcb0 <__gnu_uldivmod_helper>
  40dc76:	f8dd e004 	ldr.w	lr, [sp, #4]
  40dc7a:	b002      	add	sp, #8
  40dc7c:	bc0c      	pop	{r2, r3}
  40dc7e:	4770      	bx	lr

0040dc80 <__gnu_ldivmod_helper>:
  40dc80:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40dc84:	9e08      	ldr	r6, [sp, #32]
  40dc86:	4614      	mov	r4, r2
  40dc88:	461d      	mov	r5, r3
  40dc8a:	4680      	mov	r8, r0
  40dc8c:	4689      	mov	r9, r1
  40dc8e:	f000 f829 	bl	40dce4 <__divdi3>
  40dc92:	fb04 f301 	mul.w	r3, r4, r1
  40dc96:	fba4 ab00 	umull	sl, fp, r4, r0
  40dc9a:	fb00 3205 	mla	r2, r0, r5, r3
  40dc9e:	4493      	add	fp, r2
  40dca0:	ebb8 080a 	subs.w	r8, r8, sl
  40dca4:	eb69 090b 	sbc.w	r9, r9, fp
  40dca8:	e9c6 8900 	strd	r8, r9, [r6]
  40dcac:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040dcb0 <__gnu_uldivmod_helper>:
  40dcb0:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40dcb4:	9e08      	ldr	r6, [sp, #32]
  40dcb6:	4614      	mov	r4, r2
  40dcb8:	461d      	mov	r5, r3
  40dcba:	4680      	mov	r8, r0
  40dcbc:	4689      	mov	r9, r1
  40dcbe:	f000 f961 	bl	40df84 <__udivdi3>
  40dcc2:	fb00 f505 	mul.w	r5, r0, r5
  40dcc6:	fba0 ab04 	umull	sl, fp, r0, r4
  40dcca:	fb04 5401 	mla	r4, r4, r1, r5
  40dcce:	44a3      	add	fp, r4
  40dcd0:	ebb8 080a 	subs.w	r8, r8, sl
  40dcd4:	eb69 090b 	sbc.w	r9, r9, fp
  40dcd8:	e9c6 8900 	strd	r8, r9, [r6]
  40dcdc:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040dce0 <__aeabi_idiv0>:
  40dce0:	4770      	bx	lr
  40dce2:	bf00      	nop

0040dce4 <__divdi3>:
  40dce4:	2900      	cmp	r1, #0
  40dce6:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40dcea:	f2c0 80a1 	blt.w	40de30 <__divdi3+0x14c>
  40dcee:	2400      	movs	r4, #0
  40dcf0:	2b00      	cmp	r3, #0
  40dcf2:	f2c0 8098 	blt.w	40de26 <__divdi3+0x142>
  40dcf6:	4615      	mov	r5, r2
  40dcf8:	4606      	mov	r6, r0
  40dcfa:	460f      	mov	r7, r1
  40dcfc:	2b00      	cmp	r3, #0
  40dcfe:	d13f      	bne.n	40dd80 <__divdi3+0x9c>
  40dd00:	428a      	cmp	r2, r1
  40dd02:	d958      	bls.n	40ddb6 <__divdi3+0xd2>
  40dd04:	fab2 f382 	clz	r3, r2
  40dd08:	b14b      	cbz	r3, 40dd1e <__divdi3+0x3a>
  40dd0a:	f1c3 0220 	rsb	r2, r3, #32
  40dd0e:	fa01 f703 	lsl.w	r7, r1, r3
  40dd12:	fa20 f202 	lsr.w	r2, r0, r2
  40dd16:	409d      	lsls	r5, r3
  40dd18:	fa00 f603 	lsl.w	r6, r0, r3
  40dd1c:	4317      	orrs	r7, r2
  40dd1e:	0c29      	lsrs	r1, r5, #16
  40dd20:	fbb7 f2f1 	udiv	r2, r7, r1
  40dd24:	fb01 7712 	mls	r7, r1, r2, r7
  40dd28:	b2a8      	uxth	r0, r5
  40dd2a:	fb00 f302 	mul.w	r3, r0, r2
  40dd2e:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  40dd32:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  40dd36:	42bb      	cmp	r3, r7
  40dd38:	d909      	bls.n	40dd4e <__divdi3+0x6a>
  40dd3a:	197f      	adds	r7, r7, r5
  40dd3c:	f102 3cff 	add.w	ip, r2, #4294967295
  40dd40:	f080 8105 	bcs.w	40df4e <__divdi3+0x26a>
  40dd44:	42bb      	cmp	r3, r7
  40dd46:	f240 8102 	bls.w	40df4e <__divdi3+0x26a>
  40dd4a:	3a02      	subs	r2, #2
  40dd4c:	442f      	add	r7, r5
  40dd4e:	1aff      	subs	r7, r7, r3
  40dd50:	fbb7 f3f1 	udiv	r3, r7, r1
  40dd54:	fb01 7113 	mls	r1, r1, r3, r7
  40dd58:	fb00 f003 	mul.w	r0, r0, r3
  40dd5c:	b2b6      	uxth	r6, r6
  40dd5e:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  40dd62:	4288      	cmp	r0, r1
  40dd64:	d908      	bls.n	40dd78 <__divdi3+0x94>
  40dd66:	1949      	adds	r1, r1, r5
  40dd68:	f103 37ff 	add.w	r7, r3, #4294967295
  40dd6c:	f080 80f1 	bcs.w	40df52 <__divdi3+0x26e>
  40dd70:	4288      	cmp	r0, r1
  40dd72:	f240 80ee 	bls.w	40df52 <__divdi3+0x26e>
  40dd76:	3b02      	subs	r3, #2
  40dd78:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40dd7c:	2300      	movs	r3, #0
  40dd7e:	e003      	b.n	40dd88 <__divdi3+0xa4>
  40dd80:	428b      	cmp	r3, r1
  40dd82:	d90a      	bls.n	40dd9a <__divdi3+0xb6>
  40dd84:	2300      	movs	r3, #0
  40dd86:	461a      	mov	r2, r3
  40dd88:	4610      	mov	r0, r2
  40dd8a:	4619      	mov	r1, r3
  40dd8c:	b114      	cbz	r4, 40dd94 <__divdi3+0xb0>
  40dd8e:	4240      	negs	r0, r0
  40dd90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40dd94:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40dd98:	4770      	bx	lr
  40dd9a:	fab3 f883 	clz	r8, r3
  40dd9e:	f1b8 0f00 	cmp.w	r8, #0
  40dda2:	f040 8088 	bne.w	40deb6 <__divdi3+0x1d2>
  40dda6:	428b      	cmp	r3, r1
  40dda8:	d302      	bcc.n	40ddb0 <__divdi3+0xcc>
  40ddaa:	4282      	cmp	r2, r0
  40ddac:	f200 80e2 	bhi.w	40df74 <__divdi3+0x290>
  40ddb0:	2300      	movs	r3, #0
  40ddb2:	2201      	movs	r2, #1
  40ddb4:	e7e8      	b.n	40dd88 <__divdi3+0xa4>
  40ddb6:	b912      	cbnz	r2, 40ddbe <__divdi3+0xda>
  40ddb8:	2301      	movs	r3, #1
  40ddba:	fbb3 f5f2 	udiv	r5, r3, r2
  40ddbe:	fab5 f285 	clz	r2, r5
  40ddc2:	2a00      	cmp	r2, #0
  40ddc4:	d13a      	bne.n	40de3c <__divdi3+0x158>
  40ddc6:	1b7f      	subs	r7, r7, r5
  40ddc8:	0c28      	lsrs	r0, r5, #16
  40ddca:	fa1f fc85 	uxth.w	ip, r5
  40ddce:	2301      	movs	r3, #1
  40ddd0:	fbb7 f1f0 	udiv	r1, r7, r0
  40ddd4:	fb00 7711 	mls	r7, r0, r1, r7
  40ddd8:	fb0c f201 	mul.w	r2, ip, r1
  40dddc:	ea4f 4816 	mov.w	r8, r6, lsr #16
  40dde0:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40dde4:	42ba      	cmp	r2, r7
  40dde6:	d907      	bls.n	40ddf8 <__divdi3+0x114>
  40dde8:	197f      	adds	r7, r7, r5
  40ddea:	f101 38ff 	add.w	r8, r1, #4294967295
  40ddee:	d202      	bcs.n	40ddf6 <__divdi3+0x112>
  40ddf0:	42ba      	cmp	r2, r7
  40ddf2:	f200 80c4 	bhi.w	40df7e <__divdi3+0x29a>
  40ddf6:	4641      	mov	r1, r8
  40ddf8:	1abf      	subs	r7, r7, r2
  40ddfa:	fbb7 f2f0 	udiv	r2, r7, r0
  40ddfe:	fb00 7012 	mls	r0, r0, r2, r7
  40de02:	fb0c fc02 	mul.w	ip, ip, r2
  40de06:	b2b6      	uxth	r6, r6
  40de08:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  40de0c:	4584      	cmp	ip, r0
  40de0e:	d907      	bls.n	40de20 <__divdi3+0x13c>
  40de10:	1940      	adds	r0, r0, r5
  40de12:	f102 37ff 	add.w	r7, r2, #4294967295
  40de16:	d202      	bcs.n	40de1e <__divdi3+0x13a>
  40de18:	4584      	cmp	ip, r0
  40de1a:	f200 80ae 	bhi.w	40df7a <__divdi3+0x296>
  40de1e:	463a      	mov	r2, r7
  40de20:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40de24:	e7b0      	b.n	40dd88 <__divdi3+0xa4>
  40de26:	43e4      	mvns	r4, r4
  40de28:	4252      	negs	r2, r2
  40de2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40de2e:	e762      	b.n	40dcf6 <__divdi3+0x12>
  40de30:	4240      	negs	r0, r0
  40de32:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40de36:	f04f 34ff 	mov.w	r4, #4294967295
  40de3a:	e759      	b.n	40dcf0 <__divdi3+0xc>
  40de3c:	4095      	lsls	r5, r2
  40de3e:	f1c2 0920 	rsb	r9, r2, #32
  40de42:	fa27 f109 	lsr.w	r1, r7, r9
  40de46:	fa26 f909 	lsr.w	r9, r6, r9
  40de4a:	4097      	lsls	r7, r2
  40de4c:	0c28      	lsrs	r0, r5, #16
  40de4e:	fbb1 f8f0 	udiv	r8, r1, r0
  40de52:	fb00 1118 	mls	r1, r0, r8, r1
  40de56:	fa1f fc85 	uxth.w	ip, r5
  40de5a:	fb0c f308 	mul.w	r3, ip, r8
  40de5e:	ea49 0907 	orr.w	r9, r9, r7
  40de62:	ea4f 4719 	mov.w	r7, r9, lsr #16
  40de66:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  40de6a:	428b      	cmp	r3, r1
  40de6c:	fa06 f602 	lsl.w	r6, r6, r2
  40de70:	d908      	bls.n	40de84 <__divdi3+0x1a0>
  40de72:	1949      	adds	r1, r1, r5
  40de74:	f108 32ff 	add.w	r2, r8, #4294967295
  40de78:	d27a      	bcs.n	40df70 <__divdi3+0x28c>
  40de7a:	428b      	cmp	r3, r1
  40de7c:	d978      	bls.n	40df70 <__divdi3+0x28c>
  40de7e:	f1a8 0802 	sub.w	r8, r8, #2
  40de82:	4429      	add	r1, r5
  40de84:	1ac9      	subs	r1, r1, r3
  40de86:	fbb1 f3f0 	udiv	r3, r1, r0
  40de8a:	fb00 1713 	mls	r7, r0, r3, r1
  40de8e:	fb0c f203 	mul.w	r2, ip, r3
  40de92:	fa1f f989 	uxth.w	r9, r9
  40de96:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  40de9a:	42ba      	cmp	r2, r7
  40de9c:	d907      	bls.n	40deae <__divdi3+0x1ca>
  40de9e:	197f      	adds	r7, r7, r5
  40dea0:	f103 31ff 	add.w	r1, r3, #4294967295
  40dea4:	d260      	bcs.n	40df68 <__divdi3+0x284>
  40dea6:	42ba      	cmp	r2, r7
  40dea8:	d95e      	bls.n	40df68 <__divdi3+0x284>
  40deaa:	3b02      	subs	r3, #2
  40deac:	442f      	add	r7, r5
  40deae:	1abf      	subs	r7, r7, r2
  40deb0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40deb4:	e78c      	b.n	40ddd0 <__divdi3+0xec>
  40deb6:	f1c8 0220 	rsb	r2, r8, #32
  40deba:	fa25 f102 	lsr.w	r1, r5, r2
  40debe:	fa03 fc08 	lsl.w	ip, r3, r8
  40dec2:	fa27 f302 	lsr.w	r3, r7, r2
  40dec6:	fa20 f202 	lsr.w	r2, r0, r2
  40deca:	fa07 f708 	lsl.w	r7, r7, r8
  40dece:	ea41 0c0c 	orr.w	ip, r1, ip
  40ded2:	ea4f 491c 	mov.w	r9, ip, lsr #16
  40ded6:	fbb3 f1f9 	udiv	r1, r3, r9
  40deda:	fb09 3311 	mls	r3, r9, r1, r3
  40dede:	fa1f fa8c 	uxth.w	sl, ip
  40dee2:	fb0a fb01 	mul.w	fp, sl, r1
  40dee6:	4317      	orrs	r7, r2
  40dee8:	0c3a      	lsrs	r2, r7, #16
  40deea:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  40deee:	459b      	cmp	fp, r3
  40def0:	fa05 f008 	lsl.w	r0, r5, r8
  40def4:	d908      	bls.n	40df08 <__divdi3+0x224>
  40def6:	eb13 030c 	adds.w	r3, r3, ip
  40defa:	f101 32ff 	add.w	r2, r1, #4294967295
  40defe:	d235      	bcs.n	40df6c <__divdi3+0x288>
  40df00:	459b      	cmp	fp, r3
  40df02:	d933      	bls.n	40df6c <__divdi3+0x288>
  40df04:	3902      	subs	r1, #2
  40df06:	4463      	add	r3, ip
  40df08:	ebcb 0303 	rsb	r3, fp, r3
  40df0c:	fbb3 f2f9 	udiv	r2, r3, r9
  40df10:	fb09 3312 	mls	r3, r9, r2, r3
  40df14:	fb0a fa02 	mul.w	sl, sl, r2
  40df18:	b2bf      	uxth	r7, r7
  40df1a:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  40df1e:	45ba      	cmp	sl, r7
  40df20:	d908      	bls.n	40df34 <__divdi3+0x250>
  40df22:	eb17 070c 	adds.w	r7, r7, ip
  40df26:	f102 33ff 	add.w	r3, r2, #4294967295
  40df2a:	d21b      	bcs.n	40df64 <__divdi3+0x280>
  40df2c:	45ba      	cmp	sl, r7
  40df2e:	d919      	bls.n	40df64 <__divdi3+0x280>
  40df30:	3a02      	subs	r2, #2
  40df32:	4467      	add	r7, ip
  40df34:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  40df38:	fba5 0100 	umull	r0, r1, r5, r0
  40df3c:	ebca 0707 	rsb	r7, sl, r7
  40df40:	428f      	cmp	r7, r1
  40df42:	f04f 0300 	mov.w	r3, #0
  40df46:	d30a      	bcc.n	40df5e <__divdi3+0x27a>
  40df48:	d005      	beq.n	40df56 <__divdi3+0x272>
  40df4a:	462a      	mov	r2, r5
  40df4c:	e71c      	b.n	40dd88 <__divdi3+0xa4>
  40df4e:	4662      	mov	r2, ip
  40df50:	e6fd      	b.n	40dd4e <__divdi3+0x6a>
  40df52:	463b      	mov	r3, r7
  40df54:	e710      	b.n	40dd78 <__divdi3+0x94>
  40df56:	fa06 f608 	lsl.w	r6, r6, r8
  40df5a:	4286      	cmp	r6, r0
  40df5c:	d2f5      	bcs.n	40df4a <__divdi3+0x266>
  40df5e:	1e6a      	subs	r2, r5, #1
  40df60:	2300      	movs	r3, #0
  40df62:	e711      	b.n	40dd88 <__divdi3+0xa4>
  40df64:	461a      	mov	r2, r3
  40df66:	e7e5      	b.n	40df34 <__divdi3+0x250>
  40df68:	460b      	mov	r3, r1
  40df6a:	e7a0      	b.n	40deae <__divdi3+0x1ca>
  40df6c:	4611      	mov	r1, r2
  40df6e:	e7cb      	b.n	40df08 <__divdi3+0x224>
  40df70:	4690      	mov	r8, r2
  40df72:	e787      	b.n	40de84 <__divdi3+0x1a0>
  40df74:	4643      	mov	r3, r8
  40df76:	4642      	mov	r2, r8
  40df78:	e706      	b.n	40dd88 <__divdi3+0xa4>
  40df7a:	3a02      	subs	r2, #2
  40df7c:	e750      	b.n	40de20 <__divdi3+0x13c>
  40df7e:	3902      	subs	r1, #2
  40df80:	442f      	add	r7, r5
  40df82:	e739      	b.n	40ddf8 <__divdi3+0x114>

0040df84 <__udivdi3>:
  40df84:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40df88:	4614      	mov	r4, r2
  40df8a:	4605      	mov	r5, r0
  40df8c:	460e      	mov	r6, r1
  40df8e:	2b00      	cmp	r3, #0
  40df90:	d143      	bne.n	40e01a <__udivdi3+0x96>
  40df92:	428a      	cmp	r2, r1
  40df94:	d953      	bls.n	40e03e <__udivdi3+0xba>
  40df96:	fab2 f782 	clz	r7, r2
  40df9a:	b157      	cbz	r7, 40dfb2 <__udivdi3+0x2e>
  40df9c:	f1c7 0620 	rsb	r6, r7, #32
  40dfa0:	fa20 f606 	lsr.w	r6, r0, r6
  40dfa4:	fa01 f307 	lsl.w	r3, r1, r7
  40dfa8:	fa02 f407 	lsl.w	r4, r2, r7
  40dfac:	fa00 f507 	lsl.w	r5, r0, r7
  40dfb0:	431e      	orrs	r6, r3
  40dfb2:	0c21      	lsrs	r1, r4, #16
  40dfb4:	fbb6 f2f1 	udiv	r2, r6, r1
  40dfb8:	fb01 6612 	mls	r6, r1, r2, r6
  40dfbc:	b2a0      	uxth	r0, r4
  40dfbe:	fb00 f302 	mul.w	r3, r0, r2
  40dfc2:	0c2f      	lsrs	r7, r5, #16
  40dfc4:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  40dfc8:	42b3      	cmp	r3, r6
  40dfca:	d909      	bls.n	40dfe0 <__udivdi3+0x5c>
  40dfcc:	1936      	adds	r6, r6, r4
  40dfce:	f102 37ff 	add.w	r7, r2, #4294967295
  40dfd2:	f080 80fd 	bcs.w	40e1d0 <__udivdi3+0x24c>
  40dfd6:	42b3      	cmp	r3, r6
  40dfd8:	f240 80fa 	bls.w	40e1d0 <__udivdi3+0x24c>
  40dfdc:	3a02      	subs	r2, #2
  40dfde:	4426      	add	r6, r4
  40dfe0:	1af6      	subs	r6, r6, r3
  40dfe2:	fbb6 f3f1 	udiv	r3, r6, r1
  40dfe6:	fb01 6113 	mls	r1, r1, r3, r6
  40dfea:	fb00 f003 	mul.w	r0, r0, r3
  40dfee:	b2ad      	uxth	r5, r5
  40dff0:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  40dff4:	4288      	cmp	r0, r1
  40dff6:	d908      	bls.n	40e00a <__udivdi3+0x86>
  40dff8:	1909      	adds	r1, r1, r4
  40dffa:	f103 36ff 	add.w	r6, r3, #4294967295
  40dffe:	f080 80e9 	bcs.w	40e1d4 <__udivdi3+0x250>
  40e002:	4288      	cmp	r0, r1
  40e004:	f240 80e6 	bls.w	40e1d4 <__udivdi3+0x250>
  40e008:	3b02      	subs	r3, #2
  40e00a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40e00e:	2300      	movs	r3, #0
  40e010:	4610      	mov	r0, r2
  40e012:	4619      	mov	r1, r3
  40e014:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40e018:	4770      	bx	lr
  40e01a:	428b      	cmp	r3, r1
  40e01c:	d84c      	bhi.n	40e0b8 <__udivdi3+0x134>
  40e01e:	fab3 f683 	clz	r6, r3
  40e022:	2e00      	cmp	r6, #0
  40e024:	d14f      	bne.n	40e0c6 <__udivdi3+0x142>
  40e026:	428b      	cmp	r3, r1
  40e028:	d302      	bcc.n	40e030 <__udivdi3+0xac>
  40e02a:	4282      	cmp	r2, r0
  40e02c:	f200 80dd 	bhi.w	40e1ea <__udivdi3+0x266>
  40e030:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40e034:	2300      	movs	r3, #0
  40e036:	2201      	movs	r2, #1
  40e038:	4610      	mov	r0, r2
  40e03a:	4619      	mov	r1, r3
  40e03c:	4770      	bx	lr
  40e03e:	b912      	cbnz	r2, 40e046 <__udivdi3+0xc2>
  40e040:	2401      	movs	r4, #1
  40e042:	fbb4 f4f2 	udiv	r4, r4, r2
  40e046:	fab4 f284 	clz	r2, r4
  40e04a:	2a00      	cmp	r2, #0
  40e04c:	f040 8082 	bne.w	40e154 <__udivdi3+0x1d0>
  40e050:	1b09      	subs	r1, r1, r4
  40e052:	0c26      	lsrs	r6, r4, #16
  40e054:	b2a7      	uxth	r7, r4
  40e056:	2301      	movs	r3, #1
  40e058:	fbb1 f0f6 	udiv	r0, r1, r6
  40e05c:	fb06 1110 	mls	r1, r6, r0, r1
  40e060:	fb07 f200 	mul.w	r2, r7, r0
  40e064:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  40e068:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  40e06c:	428a      	cmp	r2, r1
  40e06e:	d907      	bls.n	40e080 <__udivdi3+0xfc>
  40e070:	1909      	adds	r1, r1, r4
  40e072:	f100 3cff 	add.w	ip, r0, #4294967295
  40e076:	d202      	bcs.n	40e07e <__udivdi3+0xfa>
  40e078:	428a      	cmp	r2, r1
  40e07a:	f200 80c8 	bhi.w	40e20e <__udivdi3+0x28a>
  40e07e:	4660      	mov	r0, ip
  40e080:	1a89      	subs	r1, r1, r2
  40e082:	fbb1 f2f6 	udiv	r2, r1, r6
  40e086:	fb06 1112 	mls	r1, r6, r2, r1
  40e08a:	fb07 f702 	mul.w	r7, r7, r2
  40e08e:	b2ad      	uxth	r5, r5
  40e090:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  40e094:	42af      	cmp	r7, r5
  40e096:	d908      	bls.n	40e0aa <__udivdi3+0x126>
  40e098:	192c      	adds	r4, r5, r4
  40e09a:	f102 31ff 	add.w	r1, r2, #4294967295
  40e09e:	f080 809b 	bcs.w	40e1d8 <__udivdi3+0x254>
  40e0a2:	42a7      	cmp	r7, r4
  40e0a4:	f240 8098 	bls.w	40e1d8 <__udivdi3+0x254>
  40e0a8:	3a02      	subs	r2, #2
  40e0aa:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  40e0ae:	4610      	mov	r0, r2
  40e0b0:	4619      	mov	r1, r3
  40e0b2:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40e0b6:	4770      	bx	lr
  40e0b8:	2300      	movs	r3, #0
  40e0ba:	461a      	mov	r2, r3
  40e0bc:	4610      	mov	r0, r2
  40e0be:	4619      	mov	r1, r3
  40e0c0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40e0c4:	4770      	bx	lr
  40e0c6:	f1c6 0520 	rsb	r5, r6, #32
  40e0ca:	fa22 f705 	lsr.w	r7, r2, r5
  40e0ce:	fa03 f406 	lsl.w	r4, r3, r6
  40e0d2:	fa21 f305 	lsr.w	r3, r1, r5
  40e0d6:	fa01 fb06 	lsl.w	fp, r1, r6
  40e0da:	fa20 f505 	lsr.w	r5, r0, r5
  40e0de:	433c      	orrs	r4, r7
  40e0e0:	ea4f 4814 	mov.w	r8, r4, lsr #16
  40e0e4:	fbb3 fcf8 	udiv	ip, r3, r8
  40e0e8:	fb08 331c 	mls	r3, r8, ip, r3
  40e0ec:	fa1f f984 	uxth.w	r9, r4
  40e0f0:	fb09 fa0c 	mul.w	sl, r9, ip
  40e0f4:	ea45 0b0b 	orr.w	fp, r5, fp
  40e0f8:	ea4f 451b 	mov.w	r5, fp, lsr #16
  40e0fc:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  40e100:	459a      	cmp	sl, r3
  40e102:	fa02 f206 	lsl.w	r2, r2, r6
  40e106:	d904      	bls.n	40e112 <__udivdi3+0x18e>
  40e108:	191b      	adds	r3, r3, r4
  40e10a:	f10c 35ff 	add.w	r5, ip, #4294967295
  40e10e:	d36f      	bcc.n	40e1f0 <__udivdi3+0x26c>
  40e110:	46ac      	mov	ip, r5
  40e112:	ebca 0303 	rsb	r3, sl, r3
  40e116:	fbb3 f5f8 	udiv	r5, r3, r8
  40e11a:	fb08 3315 	mls	r3, r8, r5, r3
  40e11e:	fb09 f905 	mul.w	r9, r9, r5
  40e122:	fa1f fb8b 	uxth.w	fp, fp
  40e126:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  40e12a:	45b9      	cmp	r9, r7
  40e12c:	d904      	bls.n	40e138 <__udivdi3+0x1b4>
  40e12e:	193f      	adds	r7, r7, r4
  40e130:	f105 33ff 	add.w	r3, r5, #4294967295
  40e134:	d362      	bcc.n	40e1fc <__udivdi3+0x278>
  40e136:	461d      	mov	r5, r3
  40e138:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  40e13c:	fbac 2302 	umull	r2, r3, ip, r2
  40e140:	ebc9 0707 	rsb	r7, r9, r7
  40e144:	429f      	cmp	r7, r3
  40e146:	f04f 0500 	mov.w	r5, #0
  40e14a:	d34a      	bcc.n	40e1e2 <__udivdi3+0x25e>
  40e14c:	d046      	beq.n	40e1dc <__udivdi3+0x258>
  40e14e:	4662      	mov	r2, ip
  40e150:	462b      	mov	r3, r5
  40e152:	e75d      	b.n	40e010 <__udivdi3+0x8c>
  40e154:	4094      	lsls	r4, r2
  40e156:	f1c2 0920 	rsb	r9, r2, #32
  40e15a:	fa21 fc09 	lsr.w	ip, r1, r9
  40e15e:	4091      	lsls	r1, r2
  40e160:	fa20 f909 	lsr.w	r9, r0, r9
  40e164:	0c26      	lsrs	r6, r4, #16
  40e166:	fbbc f8f6 	udiv	r8, ip, r6
  40e16a:	fb06 cc18 	mls	ip, r6, r8, ip
  40e16e:	b2a7      	uxth	r7, r4
  40e170:	fb07 f308 	mul.w	r3, r7, r8
  40e174:	ea49 0901 	orr.w	r9, r9, r1
  40e178:	ea4f 4119 	mov.w	r1, r9, lsr #16
  40e17c:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  40e180:	4563      	cmp	r3, ip
  40e182:	fa00 f502 	lsl.w	r5, r0, r2
  40e186:	d909      	bls.n	40e19c <__udivdi3+0x218>
  40e188:	eb1c 0c04 	adds.w	ip, ip, r4
  40e18c:	f108 32ff 	add.w	r2, r8, #4294967295
  40e190:	d23b      	bcs.n	40e20a <__udivdi3+0x286>
  40e192:	4563      	cmp	r3, ip
  40e194:	d939      	bls.n	40e20a <__udivdi3+0x286>
  40e196:	f1a8 0802 	sub.w	r8, r8, #2
  40e19a:	44a4      	add	ip, r4
  40e19c:	ebc3 0c0c 	rsb	ip, r3, ip
  40e1a0:	fbbc f3f6 	udiv	r3, ip, r6
  40e1a4:	fb06 c113 	mls	r1, r6, r3, ip
  40e1a8:	fb07 f203 	mul.w	r2, r7, r3
  40e1ac:	fa1f f989 	uxth.w	r9, r9
  40e1b0:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  40e1b4:	428a      	cmp	r2, r1
  40e1b6:	d907      	bls.n	40e1c8 <__udivdi3+0x244>
  40e1b8:	1909      	adds	r1, r1, r4
  40e1ba:	f103 30ff 	add.w	r0, r3, #4294967295
  40e1be:	d222      	bcs.n	40e206 <__udivdi3+0x282>
  40e1c0:	428a      	cmp	r2, r1
  40e1c2:	d920      	bls.n	40e206 <__udivdi3+0x282>
  40e1c4:	3b02      	subs	r3, #2
  40e1c6:	4421      	add	r1, r4
  40e1c8:	1a89      	subs	r1, r1, r2
  40e1ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40e1ce:	e743      	b.n	40e058 <__udivdi3+0xd4>
  40e1d0:	463a      	mov	r2, r7
  40e1d2:	e705      	b.n	40dfe0 <__udivdi3+0x5c>
  40e1d4:	4633      	mov	r3, r6
  40e1d6:	e718      	b.n	40e00a <__udivdi3+0x86>
  40e1d8:	460a      	mov	r2, r1
  40e1da:	e766      	b.n	40e0aa <__udivdi3+0x126>
  40e1dc:	40b0      	lsls	r0, r6
  40e1de:	4290      	cmp	r0, r2
  40e1e0:	d2b5      	bcs.n	40e14e <__udivdi3+0x1ca>
  40e1e2:	f10c 32ff 	add.w	r2, ip, #4294967295
  40e1e6:	2300      	movs	r3, #0
  40e1e8:	e712      	b.n	40e010 <__udivdi3+0x8c>
  40e1ea:	4633      	mov	r3, r6
  40e1ec:	4632      	mov	r2, r6
  40e1ee:	e70f      	b.n	40e010 <__udivdi3+0x8c>
  40e1f0:	459a      	cmp	sl, r3
  40e1f2:	d98d      	bls.n	40e110 <__udivdi3+0x18c>
  40e1f4:	f1ac 0c02 	sub.w	ip, ip, #2
  40e1f8:	4423      	add	r3, r4
  40e1fa:	e78a      	b.n	40e112 <__udivdi3+0x18e>
  40e1fc:	45b9      	cmp	r9, r7
  40e1fe:	d99a      	bls.n	40e136 <__udivdi3+0x1b2>
  40e200:	3d02      	subs	r5, #2
  40e202:	4427      	add	r7, r4
  40e204:	e798      	b.n	40e138 <__udivdi3+0x1b4>
  40e206:	4603      	mov	r3, r0
  40e208:	e7de      	b.n	40e1c8 <__udivdi3+0x244>
  40e20a:	4690      	mov	r8, r2
  40e20c:	e7c6      	b.n	40e19c <__udivdi3+0x218>
  40e20e:	3802      	subs	r0, #2
  40e210:	4421      	add	r1, r4
  40e212:	e735      	b.n	40e080 <__udivdi3+0xfc>
  40e214:	20554d49 	.word	0x20554d49
  40e218:	65657246 	.word	0x65657246
  40e21c:	534f5452 	.word	0x534f5452
  40e220:	00000000 	.word	0x00000000
  40e224:	6c656341 	.word	0x6c656341
  40e228:	3d580a3a 	.word	0x3d580a3a
  40e22c:	2e302520 	.word	0x2e302520
  40e230:	590a6633 	.word	0x590a6633
  40e234:	3025203d 	.word	0x3025203d
  40e238:	0a66332e 	.word	0x0a66332e
  40e23c:	25203d5a 	.word	0x25203d5a
  40e240:	66332e30 	.word	0x66332e30
  40e244:	00000000 	.word	0x00000000
  40e248:	6f727947 	.word	0x6f727947
  40e24c:	3d580a3a 	.word	0x3d580a3a
  40e250:	2e302520 	.word	0x2e302520
  40e254:	590a6633 	.word	0x590a6633
  40e258:	3025203d 	.word	0x3025203d
  40e25c:	0a66332e 	.word	0x0a66332e
  40e260:	25203d5a 	.word	0x25203d5a
  40e264:	66332e30 	.word	0x66332e30
  40e268:	00000000 	.word	0x00000000
  40e26c:	62207525 	.word	0x62207525
  40e270:	73657479 	.word	0x73657479
  40e274:	65724620 	.word	0x65724620
  40e278:	00000065 	.word	0x00000065
  40e27c:	0001c200 	.word	0x0001c200
  40e280:	000000c0 	.word	0x000000c0
  40e284:	00000800 	.word	0x00000800
  40e288:	00000000 	.word	0x00000000
  40e28c:	6c656341 	.word	0x6c656341
  40e290:	2058093a 	.word	0x2058093a
  40e294:	3025203d 	.word	0x3025203d
  40e298:	0966332e 	.word	0x0966332e
  40e29c:	203d2059 	.word	0x203d2059
  40e2a0:	332e3025 	.word	0x332e3025
  40e2a4:	205a0966 	.word	0x205a0966
  40e2a8:	3025203d 	.word	0x3025203d
  40e2ac:	0a66332e 	.word	0x0a66332e
  40e2b0:	6f727947 	.word	0x6f727947
  40e2b4:	2058093a 	.word	0x2058093a
  40e2b8:	3025203d 	.word	0x3025203d
  40e2bc:	0966332e 	.word	0x0966332e
  40e2c0:	203d2059 	.word	0x203d2059
  40e2c4:	332e3025 	.word	0x332e3025
  40e2c8:	205a0966 	.word	0x205a0966
  40e2cc:	3025203d 	.word	0x3025203d
  40e2d0:	0a66332e 	.word	0x0a66332e
  40e2d4:	00000000 	.word	0x00000000

0040e2d8 <null_dma_control>:
	...

0040e2e0 <all_twi_definitions>:
  40e2e0:	40018000 40018100 00000013 00000013     ...@...@........

0040e2f0 <all_uart_definitions>:
  40e2f0:	400e0600 400e0700 00000008 00000008     ...@...@........

0040e300 <LED_DESCRIPTOR>:
  40e300:	00000017 00000000 0000002e 00000000     ................
  40e310:	00000019 00000000 00000000 00000001     ................

0040e320 <p_uc_charset10x14>:
	...
  40e33c:	ccffccff 00000000 00000000 00000000     ................
  40e34c:	00f000f0 00000000 00f000f0 00000000     ................
  40e35c:	c00cc00c fcfffcff c00cc00c fcfffcff     ................
  40e36c:	c00cc00c 701e600c 3033303f fcfffcff     .....`.p?030....
  40e37c:	f0333033 c018e039 0cf00060 f0603cf0     303.9...`....<`.
  40e38c:	000fc003 3cf0183c 18003cc0 f87ff03c     ....<..<.<..<...
  40e39c:	8cc71cc3 ecdccccf 30307878 cc00fc00     ........xx00....
  40e3ac:	00000000 00440000 00f800ec 00000070     ......D.....p...
	...
  40e3c4:	f03fc00f 18607878 0cc00cc0 00000000     ..?.xx`.........
  40e3d4:	00000000 0cc00cc0 78781860 c00ff03f     ........`.xx?...
  40e3e4:	00000000 e00e600c 8003c007 f83ff83f     .....`......?.?.
  40e3f4:	c0078003 600ce00e 00030003 00030003     .......`........
  40e404:	f03ff03f 00030003 00030003 ec004400     ?.?..........D..
  40e414:	7000f800 00000000 00000000 00000000     ...p............
  40e424:	00030003 00030003 00030003 00030003     ................
  40e434:	00030003 3c001800 18003c00 00000000     .......<.<......
	...
  40e44c:	0c000000 f0003c00 000fc003 00f0003c     .....<......<...
  40e45c:	000000c0 f87ff03f ccc1fce0 0cc78cc3     ....?...........
  40e46c:	1cfc0cce f03ff87f 00000000 0c700c30     ......?.....0.p.
  40e47c:	fcfffcff 0c000c00 00000000 1c700c30     ............0.p.
  40e48c:	7cc03ce0 ccc1ecc0 0ce78cc3 0c3c0c7e     .<.|........~.<.
  40e49c:	38703030 0cc01ce0 0cc30cc0 1ce30cc3     00p8............
  40e4ac:	f03cf87f c007c003 c01cc00e c070c038     ..<.........8.p.
  40e4bc:	fcfffcff c000c000 38fc30fc 0ccc1ccc     .........0.8....
  40e4cc:	0ccc0ccc 1cce0ccc f0c3f8c7 f87ff03f     ............?...
  40e4dc:	0cc31ce3 0cc30cc3 9ce30cc3 f030f871     ............q.0.
  40e4ec:	00c000c0 00c000c0 fcc7fcc3 00dc00ce     ................
  40e4fc:	00f000f8 f87ff03c 0cc39ce7 0cc30cc3     ....<...........
  40e50c:	9ce70cc3 f03cf87f 007e003c 0cc30ce7     ......<.<.~.....
  40e51c:	38c31cc3 e0e770c3 803fc07f 00000000     ...8.p....?.....
  40e52c:	60180000 f03cf03c 00006018 00000000     ...`<.<..`......
  40e53c:	00000000 44180000 f83cec3c 00007018     .......D<.<..p..
  40e54c:	00000000 00030000 c00f8007 7038e01c     ..............8p
  40e55c:	1ce03870 00000cc0 c00cc00c c00cc00c     p8..............
  40e56c:	c00cc00c c00cc00c c00cc00c 0cc00000     ................
  40e57c:	38701ce0 e01c7038 8007c00f 00000003     ..p88p..........
  40e58c:	00700030 00c000e0 ecc3ecc1 00e600c3     0.p.............
  40e59c:	003c007e f871f030 0cc39ce3 fcc3fcc3     ~.<.0.q.........
  40e5ac:	1ce00cc0 f03ff87f fc7ffc3f c0c0c0e0     ......?.?.......
  40e5bc:	c0c0c0c0 c0e0c0c0 fc3ffc7f fcfffcff     ..........?.....
  40e5cc:	0cc30cc3 0cc30cc3 9ce70cc3 f03cf87f     ..............<.
  40e5dc:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  40e5ec:	30303870 fcfffcff 0cc00cc0 0cc00cc0     p800............
  40e5fc:	1ce00cc0 f03ff87f fcfffcff 0cc30cc3     ......?.........
  40e60c:	0cc30cc3 0cc30cc3 0cc00cc0 fcfffcff     ................
  40e61c:	00c300c3 00c300c3 00c300c3 00c000c0     ................
  40e62c:	f87ff03f 0cc01ce0 0cc30cc0 1ce30cc3     ?...............
  40e63c:	f033f873 fcfffcff 00030003 00030003     s.3.............
  40e64c:	00030003 fcfffcff 00000000 0cc00cc0     ................
  40e65c:	fcfffcff 0cc00cc0 00000000 38003000     .............0.8
  40e66c:	0cc01cc0 1cc00cc0 f0fff8ff 00c000c0     ................
  40e67c:	fcfffcff 80078007 e01cc00f 38707038     ............8pp8
  40e68c:	0cc01ce0 fcfffcff 0c000c00 0c000c00     ................
  40e69c:	0c000c00 0c000c00 fcfffcff 00380070     ............p.8.
  40e6ac:	001f001f 00700038 fcfffcff fcfffcff     ....8.p.........
  40e6bc:	000e001c 80030007 e000c001 fcfffcff     ................
  40e6cc:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  40e6dc:	f03ff87f fcfffcff 00c300c3 00c300c3     ..?.............
  40e6ec:	00e700c3 003c007e f87ff03f 0cc01ce0     ....~.<.?.......
  40e6fc:	ecc0ccc0 38e07cc0 ec3ffc7f fcfffcff     .....|.8..?.....
  40e70c:	80c300c3 c0c380c3 70e7c0c3 1c3c3c7e     ...........p~<<.
  40e71c:	1c7e183c 0cc30ce7 0cc30cc3 9cc30cc3     <.~.............
  40e72c:	f060f8e1 00c000c0 00c000c0 fcfffcff     ..`.............
  40e73c:	00c000c0 00c000c0 f8fff0ff 0c001c00     ................
  40e74c:	0c000c00 1c000c00 f0fff8ff e0ffc0ff     ................
  40e75c:	38007000 1c001c00 70003800 c0ffe0ff     .p.8.....8.p....
  40e76c:	f8fff0ff 3c001c00 f800f800 1c003c00     .......<.....<..
  40e77c:	f0fff8ff 7cf83cf0 c00fe01c 80078007     .....<.|........
  40e78c:	e01cc00f 3cf07cf8 00fe00fc 80030007     .....|.<........
  40e79c:	fc01fc01 00078003 00fc00fe 7cc03cc0     .............<.|
  40e7ac:	ccc1ecc0 0cc78cc3 0cdc0cce 0cf00cf8     ................
  40e7bc:	00000000 fcfffcff 0cc00cc0 00000cc0     ................
  40e7cc:	00000000 00300030 000c000c 00030003     ....0.0.........
  40e7dc:	c000c000 30003000 00000000 0cc00cc0     .....0.0........
  40e7ec:	fcff0cc0 0000fcff 00000000 001c000c     ................
  40e7fc:	00700038 00e000e0 00380070 000c001c     8.p.....p.8.....
  40e80c:	0c000c00 0c000c00 0c000c00 0c000c00     ................
  40e81c:	0c000c00 00000000 00e000c0 00380070     ............p.8.
  40e82c:	00000018 00000000 78063000 cc0cfc0e     .........0.x....
  40e83c:	cc0ccc0c cc0ecc0c f803fc07 fcfffcff     ................
  40e84c:	0c030c03 0c030c03 9c030c03 f000f801     ................
  40e85c:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  40e86c:	30033807 f801f000 0c039c03 0c030c03     .8.0............
  40e87c:	0c030c03 fcfffcff f807f003 cc0cdc0e     ................
  40e88c:	cc0ccc0c dc0ecc0c 9003d807 00030000     ................
  40e89c:	fc7ffc3f 00e300e3 00300070 00000000     ?.......p.0.....
  40e8ac:	9c071803 cc0ccc0f cc0ccc0c dc0ccc0c     ................
  40e8bc:	f007f80f fcfffcff 00030003 00030003     ................
  40e8cc:	fc018003 0000fc00 00000000 00000000     ................
  40e8dc:	fc1bfc1b 00000000 00000000 30000000     ...............0
  40e8ec:	1c003800 0c000c00 f8cf1c00 0000f0cf     .8..............
  40e8fc:	fcff0000 e000fcff f003e001 1c0e3807     .............8..
  40e90c:	00000c0c 00000000 0cc00cc0 fcfffcff     ................
  40e91c:	0c000c00 00000000 fc0ffc0f 0007000e     ................
  40e92c:	c003c003 000e0007 fc0ffc0f fc0ffc0f     ................
  40e93c:	00070003 000c000e 000e000c fc03fc07     ................
  40e94c:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  40e95c:	f003f807 fc0ffc0f c00cc00c c00cc00c     ................
  40e96c:	c00fc00c 00038007 80070003 c00cc00f     ................
  40e97c:	c00cc00c c00cc00c fc0ffc0f fc0ffc0f     ................
  40e98c:	00078003 000c000e 000e000c 00030007     ................
  40e99c:	9c071803 cc0ccc0f cc0ccc0c fc0ccc0c     ................
  40e9ac:	3006780e 000c0000 f0ff000c 1c0cf8ff     .x.0............
  40e9bc:	380c1c0c 0000300c f80ff00f 0c001c00     ...8.0..........
  40e9cc:	0c000c00 1c000c00 f00ff80f e00fc00f     ................
  40e9dc:	38007000 1c001c00 70003800 c00fe00f     .p.8.....8.p....
  40e9ec:	f80ff00f 1c001c00 f800f800 1c001c00     ................
  40e9fc:	f00ff80f 1c0e0c0c f0033807 e001e001     .........8......
  40ea0c:	3807f003 0c0c1c0e 000e000c 9c030c07     ...8............
  40ea1c:	f001f801 00078003 000c000e 1c0c0c0c     ................
  40ea2c:	7c0c3c0c cc0dec0c 0c0f8c0f 0c0c0c0e     .<.|............
  40ea3c:	00030000 f03f8007 1ce0f87c 0cc00cc0     ......?.|.......
  40ea4c:	00000cc0 0c030c03 fc7ffc3f 0cc30ce3     ........?.......
  40ea5c:	0ce00cc0 0c300c70 0cc00000 0cc00cc0     ....p.0.........
  40ea6c:	f87c1ce0 8007f03f 00000003 00c000c0     ..|.?...........
  40ea7c:	00c000c0 00c000c0 00c000c0 00c000c0     ................
  40ea8c:	fcfffcff fcfffcff fcfffcff fcfffcff     ................
  40ea9c:	fcfffcff 454c4449 00000000 00000a0d     ....IDLE........
  40eaac:	09097325 25096325 75250975 0d752509     %s..%c.%u.%u.%u.
  40eabc:	0000000a 20726d54 00637653              ....Tmr Svc.

0040eac8 <offsetAcel>:
  40eac8:	43af0000 44834000 00000000              ...C.@.D....

0040ead4 <offsetGyro>:
  40ead4:	40a00000 00000000 00000000 656d6954     ...@........Time
  40eae4:	554d4972 00000000 6f727245 4d492072     rIMU....Error IM
  40eaf4:	00002155 20495754 74696e69 72724520     U!..TWI init Err
  40eb04:	0021726f 4c584441 696e6920 72452074     or!.ADXL init Er
  40eb14:	21726f72 00000000 20475449 74696e69     ror!....ITG init
  40eb24:	72724520 0021726f 00000000 00000000      Error!.........
  40eb34:	0000000a 00000f03 63617473 766f206b     ........stack ov
  40eb44:	6c667265 2520776f 73252078 00000a0d     erflow %x %s....
  40eb54:	202d2d2d 626d754e 6f207265 61542066     --- Number of Ta
  40eb64:	3a736b73 0a752520 00000000 656d614e     sks: %u.....Name
  40eb74:	74530909 09657461 6f697250 74530972     ..State.Prior.St
  40eb84:	096b6361 0a6d754e 00000000 65657246     ack.Num.....Free
  40eb94:	61654820 25203a70 00000a75 736e6f43      Heap: %u...Cons
  40eba4:	20656c6f 0a214b4f 00000000 3064654c     ole OK!.....Led0
  40ebb4:	00000000 6c696146 74206465 7263206f     ....Failed to cr
  40ebc4:	65746165 73657420 656c2074 61742064     eate test led ta
  40ebd4:	0a0d6b73 00000000 5f554d49 00000054     sk......IMU_T...
  40ebe4:	6c696146 74206465 7263206f 65746165     Failed to create
  40ebf4:	73657420 4d492074 73615455 000a0d6b      test IMUTask...
  40ec04:	5f44434c 00000054 6c696146 74206465     LCD_T...Failed t
  40ec14:	7263206f 65746165 73657420 434c2074     o create test LC
  40ec24:	73615444 000a0d6b 545f5854 006b7361     DTask...TX_Task.
  40ec34:	6c696146 74206465 7263206f 65746165     Failed to create
  40ec44:	73657420 58542074 7361545f 000a0d6b      test TX_Task...
  40ec54:	00000043                                C...

0040ec58 <_global_impure_ptr>:
  40ec58:	20000138                                8.. 

0040ec5c <zeroes.6763>:
  40ec5c:	30303030 30303030 30303030 30303030     0000000000000000
  40ec6c:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  40ec7c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40ec8c:	00000000 33323130 37363534 62613938     ....0123456789ab
  40ec9c:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  40ecac:	00000030                                0...

0040ecb0 <blanks.6762>:
  40ecb0:	20202020 20202020 20202020 20202020                     

0040ecc0 <zeroes.6721>:
  40ecc0:	30303030 30303030 30303030 30303030     0000000000000000

0040ecd0 <blanks.6720>:
  40ecd0:	20202020 20202020 20202020 20202020                     
  40ece0:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40ecf0:	49534f50 00000058 0000002e 00000000     POSIX...........

0040ed00 <__mprec_tens>:
  40ed00:	00000000 3ff00000 00000000 40240000     .......?......$@
  40ed10:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40ed20:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40ed30:	00000000 412e8480 00000000 416312d0     .......A......cA
  40ed40:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40ed50:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40ed60:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40ed70:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40ed80:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40ed90:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40eda0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40edb0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40edc0:	79d99db4 44ea7843                       ...yCx.D

0040edc8 <__mprec_bigtens>:
  40edc8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40edd8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40ede8:	7f73bf3c 75154fdd                       <.s..O.u

0040edf0 <p05.5269>:
  40edf0:	00000005 00000019 0000007d              ........}...

0040edfc <_init>:
  40edfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40edfe:	bf00      	nop
  40ee00:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40ee02:	bc08      	pop	{r3}
  40ee04:	469e      	mov	lr, r3
  40ee06:	4770      	bx	lr

0040ee08 <__init_array_start>:
  40ee08:	0040ab59 	.word	0x0040ab59

0040ee0c <__frame_dummy_init_array_entry>:
  40ee0c:	004000e9                                ..@.

0040ee10 <_fini>:
  40ee10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40ee12:	bf00      	nop
  40ee14:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40ee16:	bc08      	pop	{r3}
  40ee18:	469e      	mov	lr, r3
  40ee1a:	4770      	bx	lr

0040ee1c <__fini_array_start>:
  40ee1c:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
__no_inline
RAMFUNC
void SystemInit(void)
{
20000000:	b480      	push	{r7}
20000002:	af00      	add	r7, sp, #0
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000004:	4b28      	ldr	r3, [pc, #160]	; (200000a8 <SystemInit+0xa8>)
20000006:	f44f 7240 	mov.w	r2, #768	; 0x300
2000000a:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2000000c:	4b27      	ldr	r3, [pc, #156]	; (200000ac <SystemInit+0xac>)
2000000e:	6a1b      	ldr	r3, [r3, #32]
20000010:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
20000014:	2b00      	cmp	r3, #0
20000016:	d109      	bne.n	2000002c <SystemInit+0x2c>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000018:	4b24      	ldr	r3, [pc, #144]	; (200000ac <SystemInit+0xac>)
2000001a:	4a25      	ldr	r2, [pc, #148]	; (200000b0 <SystemInit+0xb0>)
2000001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001e:	bf00      	nop
20000020:	4b22      	ldr	r3, [pc, #136]	; (200000ac <SystemInit+0xac>)
20000022:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000024:	f003 0301 	and.w	r3, r3, #1
20000028:	2b00      	cmp	r3, #0
2000002a:	d0f9      	beq.n	20000020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
2000002c:	4b1f      	ldr	r3, [pc, #124]	; (200000ac <SystemInit+0xac>)
2000002e:	4a21      	ldr	r2, [pc, #132]	; (200000b4 <SystemInit+0xb4>)
20000030:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000032:	bf00      	nop
20000034:	4b1d      	ldr	r3, [pc, #116]	; (200000ac <SystemInit+0xac>)
20000036:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
2000003c:	2b00      	cmp	r3, #0
2000003e:	d0f9      	beq.n	20000034 <SystemInit+0x34>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000040:	4b1a      	ldr	r3, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000042:	4a1a      	ldr	r2, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000044:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000046:	f022 0203 	bic.w	r2, r2, #3
2000004a:	f042 0201 	orr.w	r2, r2, #1
2000004e:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000050:	bf00      	nop
20000052:	4b16      	ldr	r3, [pc, #88]	; (200000ac <SystemInit+0xac>)
20000054:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000056:	f003 0308 	and.w	r3, r3, #8
2000005a:	2b00      	cmp	r3, #0
2000005c:	d0f9      	beq.n	20000052 <SystemInit+0x52>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000005e:	4b13      	ldr	r3, [pc, #76]	; (200000ac <SystemInit+0xac>)
20000060:	4a15      	ldr	r2, [pc, #84]	; (200000b8 <SystemInit+0xb8>)
20000062:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000064:	bf00      	nop
20000066:	4b11      	ldr	r3, [pc, #68]	; (200000ac <SystemInit+0xac>)
20000068:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000006a:	f003 0302 	and.w	r3, r3, #2
2000006e:	2b00      	cmp	r3, #0
20000070:	d0f9      	beq.n	20000066 <SystemInit+0x66>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
20000072:	4b0e      	ldr	r3, [pc, #56]	; (200000ac <SystemInit+0xac>)
20000074:	2211      	movs	r2, #17
20000076:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000078:	bf00      	nop
2000007a:	4b0c      	ldr	r3, [pc, #48]	; (200000ac <SystemInit+0xac>)
2000007c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000007e:	f003 0308 	and.w	r3, r3, #8
20000082:	2b00      	cmp	r3, #0
20000084:	d0f9      	beq.n	2000007a <SystemInit+0x7a>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000086:	4b09      	ldr	r3, [pc, #36]	; (200000ac <SystemInit+0xac>)
20000088:	2212      	movs	r2, #18
2000008a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000008c:	bf00      	nop
2000008e:	4b07      	ldr	r3, [pc, #28]	; (200000ac <SystemInit+0xac>)
20000090:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000092:	f003 0308 	and.w	r3, r3, #8
20000096:	2b00      	cmp	r3, #0
20000098:	d0f9      	beq.n	2000008e <SystemInit+0x8e>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000009a:	4b08      	ldr	r3, [pc, #32]	; (200000bc <SystemInit+0xbc>)
2000009c:	4a08      	ldr	r2, [pc, #32]	; (200000c0 <SystemInit+0xc0>)
2000009e:	601a      	str	r2, [r3, #0]
}
200000a0:	46bd      	mov	sp, r7
200000a2:	f85d 7b04 	ldr.w	r7, [sp], #4
200000a6:	4770      	bx	lr
200000a8:	400e0a00 	.word	0x400e0a00
200000ac:	400e0400 	.word	0x400e0400
200000b0:	00370809 	.word	0x00370809
200000b4:	01370809 	.word	0x01370809
200000b8:	20073f01 	.word	0x20073f01
200000bc:	20000128 	.word	0x20000128
200000c0:	02dc6c00 	.word	0x02dc6c00

200000c4 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200000c4:	b480      	push	{r7}
200000c6:	b083      	sub	sp, #12
200000c8:	af00      	add	r7, sp, #0
200000ca:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000cc:	687a      	ldr	r2, [r7, #4]
200000ce:	4b11      	ldr	r3, [pc, #68]	; (20000114 <system_init_flash+0x50>)
200000d0:	429a      	cmp	r2, r3
200000d2:	d803      	bhi.n	200000dc <system_init_flash+0x18>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000d4:	4b10      	ldr	r3, [pc, #64]	; (20000118 <system_init_flash+0x54>)
200000d6:	2200      	movs	r2, #0
200000d8:	601a      	str	r2, [r3, #0]
200000da:	e015      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000dc:	687a      	ldr	r2, [r7, #4]
200000de:	4b0f      	ldr	r3, [pc, #60]	; (2000011c <system_init_flash+0x58>)
200000e0:	429a      	cmp	r2, r3
200000e2:	d804      	bhi.n	200000ee <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000e4:	4b0c      	ldr	r3, [pc, #48]	; (20000118 <system_init_flash+0x54>)
200000e6:	f44f 7280 	mov.w	r2, #256	; 0x100
200000ea:	601a      	str	r2, [r3, #0]
200000ec:	e00c      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000ee:	687a      	ldr	r2, [r7, #4]
200000f0:	4b0b      	ldr	r3, [pc, #44]	; (20000120 <system_init_flash+0x5c>)
200000f2:	429a      	cmp	r2, r3
200000f4:	d804      	bhi.n	20000100 <system_init_flash+0x3c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000f6:	4b08      	ldr	r3, [pc, #32]	; (20000118 <system_init_flash+0x54>)
200000f8:	f44f 7200 	mov.w	r2, #512	; 0x200
200000fc:	601a      	str	r2, [r3, #0]
200000fe:	e003      	b.n	20000108 <system_init_flash+0x44>
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000100:	4b05      	ldr	r3, [pc, #20]	; (20000118 <system_init_flash+0x54>)
20000102:	f44f 7240 	mov.w	r2, #768	; 0x300
20000106:	601a      	str	r2, [r3, #0]
	}
}
20000108:	370c      	adds	r7, #12
2000010a:	46bd      	mov	sp, r7
2000010c:	f85d 7b04 	ldr.w	r7, [sp], #4
20000110:	4770      	bx	lr
20000112:	bf00      	nop
20000114:	01406f3f 	.word	0x01406f3f
20000118:	400e0a00 	.word	0x400e0a00
2000011c:	01e847ff 	.word	0x01e847ff
20000120:	02dc6bff 	.word	0x02dc6bff

20000124 <sizeRecBuf>:
20000124:	00000032                                2...

20000128 <SystemCoreClock>:
20000128:	003d0900                                ..=.

2000012c <uxCriticalNesting>:
2000012c:	aaaaaaaa                                ....

20000130 <xFreeBytesRemaining>:
20000130:	000030f0                                .0..

20000134 <xNextTaskUnblockTime>:
20000134:	ffffffff                                ....

20000138 <impure_data>:
20000138:	00000000 20000424 2000048c 200004f4     ....$.. ... ... 
	...
2000016c:	0040ec54 00000000 00000000 00000000     T.@.............
	...
200001e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001f0:	0005deec 0000000b 00000000 00000000     ................
	...

20000560 <_impure_ptr>:
20000560:	20000138                                8.. 

20000564 <lconv>:
20000564:	0040ecf8 0040ec8c 0040ec8c 0040ec8c     ..@...@...@...@.
20000574:	0040ec8c 0040ec8c 0040ec8c 0040ec8c     ..@...@...@...@.
20000584:	0040ec8c 0040ec8c ffffffff ffffffff     ..@...@.........
20000594:	ffffffff 0000ffff                       ........

2000059c <lc_ctype_charset>:
2000059c:	49435341 00000049 00000000 00000000     ASCII...........
	...

200005bc <__mb_cur_max>:
200005bc:	00000001                                ....

200005c0 <__malloc_av_>:
	...
200005c8:	200005c0 200005c0 200005c8 200005c8     ... ... ... ... 
200005d8:	200005d0 200005d0 200005d8 200005d8     ... ... ... ... 
200005e8:	200005e0 200005e0 200005e8 200005e8     ... ... ... ... 
200005f8:	200005f0 200005f0 200005f8 200005f8     ... ... ... ... 
20000608:	20000600 20000600 20000608 20000608     ... ... ... ... 
20000618:	20000610 20000610 20000618 20000618     ... ... ... ... 
20000628:	20000620 20000620 20000628 20000628      ..  .. (.. (.. 
20000638:	20000630 20000630 20000638 20000638     0.. 0.. 8.. 8.. 
20000648:	20000640 20000640 20000648 20000648     @.. @.. H.. H.. 
20000658:	20000650 20000650 20000658 20000658     P.. P.. X.. X.. 
20000668:	20000660 20000660 20000668 20000668     `.. `.. h.. h.. 
20000678:	20000670 20000670 20000678 20000678     p.. p.. x.. x.. 
20000688:	20000680 20000680 20000688 20000688     ... ... ... ... 
20000698:	20000690 20000690 20000698 20000698     ... ... ... ... 
200006a8:	200006a0 200006a0 200006a8 200006a8     ... ... ... ... 
200006b8:	200006b0 200006b0 200006b8 200006b8     ... ... ... ... 
200006c8:	200006c0 200006c0 200006c8 200006c8     ... ... ... ... 
200006d8:	200006d0 200006d0 200006d8 200006d8     ... ... ... ... 
200006e8:	200006e0 200006e0 200006e8 200006e8     ... ... ... ... 
200006f8:	200006f0 200006f0 200006f8 200006f8     ... ... ... ... 
20000708:	20000700 20000700 20000708 20000708     ... ... ... ... 
20000718:	20000710 20000710 20000718 20000718     ... ... ... ... 
20000728:	20000720 20000720 20000728 20000728      ..  .. (.. (.. 
20000738:	20000730 20000730 20000738 20000738     0.. 0.. 8.. 8.. 
20000748:	20000740 20000740 20000748 20000748     @.. @.. H.. H.. 
20000758:	20000750 20000750 20000758 20000758     P.. P.. X.. X.. 
20000768:	20000760 20000760 20000768 20000768     `.. `.. h.. h.. 
20000778:	20000770 20000770 20000778 20000778     p.. p.. x.. x.. 
20000788:	20000780 20000780 20000788 20000788     ... ... ... ... 
20000798:	20000790 20000790 20000798 20000798     ... ... ... ... 
200007a8:	200007a0 200007a0 200007a8 200007a8     ... ... ... ... 
200007b8:	200007b0 200007b0 200007b8 200007b8     ... ... ... ... 
200007c8:	200007c0 200007c0 200007c8 200007c8     ... ... ... ... 
200007d8:	200007d0 200007d0 200007d8 200007d8     ... ... ... ... 
200007e8:	200007e0 200007e0 200007e8 200007e8     ... ... ... ... 
200007f8:	200007f0 200007f0 200007f8 200007f8     ... ... ... ... 
20000808:	20000800 20000800 20000808 20000808     ... ... ... ... 
20000818:	20000810 20000810 20000818 20000818     ... ... ... ... 
20000828:	20000820 20000820 20000828 20000828      ..  .. (.. (.. 
20000838:	20000830 20000830 20000838 20000838     0.. 0.. 8.. 8.. 
20000848:	20000840 20000840 20000848 20000848     @.. @.. H.. H.. 
20000858:	20000850 20000850 20000858 20000858     P.. P.. X.. X.. 
20000868:	20000860 20000860 20000868 20000868     `.. `.. h.. h.. 
20000878:	20000870 20000870 20000878 20000878     p.. p.. x.. x.. 
20000888:	20000880 20000880 20000888 20000888     ... ... ... ... 
20000898:	20000890 20000890 20000898 20000898     ... ... ... ... 
200008a8:	200008a0 200008a0 200008a8 200008a8     ... ... ... ... 
200008b8:	200008b0 200008b0 200008b8 200008b8     ... ... ... ... 
200008c8:	200008c0 200008c0 200008c8 200008c8     ... ... ... ... 
200008d8:	200008d0 200008d0 200008d8 200008d8     ... ... ... ... 
200008e8:	200008e0 200008e0 200008e8 200008e8     ... ... ... ... 
200008f8:	200008f0 200008f0 200008f8 200008f8     ... ... ... ... 
20000908:	20000900 20000900 20000908 20000908     ... ... ... ... 
20000918:	20000910 20000910 20000918 20000918     ... ... ... ... 
20000928:	20000920 20000920 20000928 20000928      ..  .. (.. (.. 
20000938:	20000930 20000930 20000938 20000938     0.. 0.. 8.. 8.. 
20000948:	20000940 20000940 20000948 20000948     @.. @.. H.. H.. 
20000958:	20000950 20000950 20000958 20000958     P.. P.. X.. X.. 
20000968:	20000960 20000960 20000968 20000968     `.. `.. h.. h.. 
20000978:	20000970 20000970 20000978 20000978     p.. p.. x.. x.. 
20000988:	20000980 20000980 20000988 20000988     ... ... ... ... 
20000998:	20000990 20000990 20000998 20000998     ... ... ... ... 
200009a8:	200009a0 200009a0 200009a8 200009a8     ... ... ... ... 
200009b8:	200009b0 200009b0 200009b8 200009b8     ... ... ... ... 

200009c8 <__malloc_trim_threshold>:
200009c8:	00020000                                ....

200009cc <__malloc_sbrk_base>:
200009cc:	ffffffff                                ....

200009d0 <__wctomb>:
200009d0:	0040d859                                Y.@.
