// Seed: 2090388066
module module_0;
  reg id_1;
  reg id_2 = "" - id_1;
  initial begin
    $display;
    id_2 <= #1  ~{1 !=? 1, id_2};
  end
  wire id_3;
  module_2(
      id_3, id_3
  );
  assign id_2 = id_1;
endmodule
module module_1;
  wire id_2;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  id_3(
      .id_0(1), .id_1(1 == {1, id_4}), .id_2(id_1), .id_3(id_4)
  );
endmodule
