INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:06:11 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 buffer46/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            buffer90/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        9.804ns  (logic 2.323ns (23.693%)  route 7.481ns (76.307%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2331, unset)         0.508     0.508    buffer46/clk
    SLICE_X1Y167         FDRE                                         r  buffer46/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer46/outs_reg[2]/Q
                         net (fo=3, routed)           0.295     1.019    buffer46/Q[2]
    SLICE_X3Y167         LUT2 (Prop_lut2_I0_O)        0.043     1.062 r  buffer46/fullReg_i_17/O
                         net (fo=1, routed)           0.000     1.062    cmpi0/S[0]
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.319 r  cmpi0/fullReg_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.319    cmpi0/fullReg_reg_i_6_n_0
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     1.446 f  cmpi0/fullReg_reg_i_2/CO[0]
                         net (fo=101, routed)         0.474     1.920    fork50/control/generateBlocks[1].regblock/result[0]
    SLICE_X12Y173        LUT6 (Prop_lut6_I5_O)        0.130     2.050 r  fork50/control/generateBlocks[1].regblock/dataReg[0]_i_2__1/O
                         net (fo=8, routed)           0.605     2.654    control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_reg_18
    SLICE_X18Y181        LUT5 (Prop_lut5_I3_O)        0.043     2.697 r  control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__165/O
                         net (fo=4, routed)           0.355     3.052    control_merge2/fork_valid/generateBlocks[1].regblock/fork75_outs_1_valid
    SLICE_X21Y181        LUT6 (Prop_lut6_I0_O)        0.043     3.095 r  control_merge2/fork_valid/generateBlocks[1].regblock/dataReg[7]_i_4__0/O
                         net (fo=25, routed)          0.329     3.423    buffer260/fifo/dataReg_reg[2]
    SLICE_X21Y185        LUT5 (Prop_lut5_I3_O)        0.043     3.466 r  buffer260/fifo/dataReg[5]_i_1__13/O
                         net (fo=2, routed)           0.403     3.870    buffer90/control/Memory_reg[0][7][5]
    SLICE_X20Y186        LUT3 (Prop_lut3_I2_O)        0.051     3.921 r  buffer90/control/Memory[0][5]_i_1__9/O
                         net (fo=14, routed)          0.372     4.293    buffer218/fifo/D[5]
    SLICE_X20Y186        LUT3 (Prop_lut3_I0_O)        0.132     4.425 r  buffer218/fifo/A_storeAddr[5]_INST_0_i_1/O
                         net (fo=16, routed)          0.339     4.764    buffer235/fifo/buffer218_outs[5]
    SLICE_X20Y187        LUT3 (Prop_lut3_I1_O)        0.136     4.900 r  buffer235/fifo/Memory[0][5]_i_1__4/O
                         net (fo=4, routed)           0.364     5.265    buffer87/control/Memory[0][0]_i_20[3]
    SLICE_X18Y190        LUT6 (Prop_lut6_I4_O)        0.132     5.397 r  buffer87/control/Memory[0][0]_i_35/O
                         net (fo=1, routed)           0.282     5.678    cmpi16/Memory_reg[0][0]_i_8_2
    SLICE_X17Y191        LUT6 (Prop_lut6_I4_O)        0.043     5.721 r  cmpi16/Memory[0][0]_i_20/O
                         net (fo=1, routed)           0.000     5.721    cmpi16/Memory[0][0]_i_20_n_0
    SLICE_X17Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.978 r  cmpi16/Memory_reg[0][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.978    cmpi16/Memory_reg[0][0]_i_8_n_0
    SLICE_X17Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.027 r  cmpi16/Memory_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.027    cmpi16/Memory_reg[0][0]_i_4_n_0
    SLICE_X17Y193        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     6.134 r  cmpi16/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=5, routed)           0.722     6.856    buffer251/fifo/result[0]
    SLICE_X22Y175        LUT4 (Prop_lut4_I3_O)        0.129     6.985 r  buffer251/fifo/i__i_6__4/O
                         net (fo=5, routed)           0.348     7.333    buffer251/fifo/transmitValue_reg
    SLICE_X23Y173        LUT6 (Prop_lut6_I2_O)        0.127     7.460 r  buffer251/fifo/fullReg_i_6__2/O
                         net (fo=5, routed)           0.715     8.175    buffer257/fifo/A_storeEn_INST_0_i_1
    SLICE_X36Y169        LUT4 (Prop_lut4_I1_O)        0.043     8.218 r  buffer257/fifo/A_storeEn_INST_0_i_3/O
                         net (fo=4, routed)           0.189     8.407    buffer257/fifo/Memory_reg[0][0]_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I0_O)        0.043     8.450 f  buffer257/fifo/transmitValue_i_2__94/O
                         net (fo=5, routed)           0.191     8.640    fork74/control/generateBlocks[4].regblock/transmitValue_i_4__22
    SLICE_X36Y166        LUT6 (Prop_lut6_I4_O)        0.043     8.683 r  fork74/control/generateBlocks[4].regblock/transmitValue_i_7__1/O
                         net (fo=1, routed)           0.435     9.118    fork74/control/generateBlocks[3].regblock/transmitValue_reg_3
    SLICE_X23Y165        LUT6 (Prop_lut6_I1_O)        0.043     9.161 r  fork74/control/generateBlocks[3].regblock/transmitValue_i_4__22/O
                         net (fo=10, routed)          0.227     9.388    buffer218/fifo/anyBlockStop
    SLICE_X23Y166        LUT3 (Prop_lut3_I1_O)        0.043     9.431 r  buffer218/fifo/fullReg_i_3__8/O
                         net (fo=6, routed)           0.582    10.013    fork73/control/generateBlocks[0].regblock/dataReg_reg[7]_0
    SLICE_X20Y184        LUT6 (Prop_lut6_I1_O)        0.043    10.056 r  fork73/control/generateBlocks[0].regblock/dataReg[7]_i_1__5/O
                         net (fo=8, routed)           0.256    10.312    buffer90/E[0]
    SLICE_X18Y184        FDRE                                         r  buffer90/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=2331, unset)         0.483    11.683    buffer90/clk
    SLICE_X18Y184        FDRE                                         r  buffer90/dataReg_reg[1]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
    SLICE_X18Y184        FDRE (Setup_fdre_C_CE)      -0.169    11.478    buffer90/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  1.166    




