==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'final_conv2d/conv_v2/conv_v2.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.512 ; gain = 45.270
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 101.531 ; gain = 45.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.477 ; gain = 47.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bounds_ok' into 'sum_window' (final_conv2d/conv_v2/conv_v2.cpp:26) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.824 ; gain = 47.582
INFO: [XFORM 203-502] Unrolling small iteration loop 'buf_y' (final_conv2d/conv_v2/conv_v2.cpp:52) in function 'do_convolution' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_x' (final_conv2d/conv_v2/conv_v2.cpp:66) in function 'do_convolution' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sum_window' (final_conv2d/conv_v2/conv_v2.cpp:18).
INFO: [XFORM 203-501] Unrolling loop 'buf_y' (final_conv2d/conv_v2/conv_v2.cpp:52) in function 'do_convolution' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1' (final_conv2d/conv_v2/conv_v2.cpp:75) in function 'do_convolution' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.2' (final_conv2d/conv_v2/conv_v2.cpp:88) in function 'do_convolution' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.2.1' (final_conv2d/conv_v2/conv_v2.cpp:89) in function 'do_convolution' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.3' (final_conv2d/conv_v2/conv_v2.cpp:93) in function 'do_convolution' completely.
INFO: [XFORM 203-501] Unrolling loop 'win_i' (final_conv2d/conv_v2/conv_v2.cpp:23) in function 'sum_window' completely.
INFO: [XFORM 203-501] Unrolling loop 'win_j' (final_conv2d/conv_v2/conv_v2.cpp:25) in function 'sum_window' completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf' (final_conv2d/conv_v2/conv_v2.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window' (final_conv2d/conv_v2/conv_v2.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right' (final_conv2d/conv_v2/conv_v2.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window' (final_conv2d/conv_v2/conv_v2.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'bounds_ok' into 'sum_window' (final_conv2d/conv_v2/conv_v2.cpp:26) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (final_conv2d/conv_v2/conv_v2.cpp:33:5) in function 'sum_window'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (final_conv2d/conv_v2/conv_v2.cpp:60:3) to (final_conv2d/conv_v2/conv_v2.cpp:58:50) in function 'do_convolution'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'sum_window' into 'do_convolution' (final_conv2d/conv_v2/conv_v2.cpp:68) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 124.996 ; gain = 68.754
INFO: [XFORM 203-541] Flattening a loop nest 'win_y' (final_conv2d/conv_v2/conv_v2.cpp:58:5) in function 'do_convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_y' (final_conv2d/conv_v2/conv_v2.cpp:64:4) in function 'do_convolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 124.996 ; gain = 68.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'do_convolution' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_convolution'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'buf_x1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'buf_x2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'win_y_win_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'for_y_for_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.668 seconds; current allocated memory: 76.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 77.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_convolution'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'do_convolution/out_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'do_convolution/in_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'do_convolution' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'do_convolution_line_buf_0' to 'do_convolution_libkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'do_convolution_line_buf_1' to 'do_convolution_licud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_convolution'.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 78.762 MB.
INFO: [RTMG 210-278] Implementing memory 'do_convolution_libkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 131.375 ; gain = 75.133
INFO: [SYSC 207-301] Generating SystemC RTL for do_convolution.
INFO: [VHDL 208-304] Generating VHDL RTL for do_convolution.
INFO: [VLOG 209-307] Generating Verilog RTL for do_convolution.
INFO: [HLS 200-112] Total elapsed time: 11.445 seconds; peak allocated memory: 78.762 MB.
