ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB51:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "os.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 2


  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** ADC_HandleTypeDef hadc;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  49:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  50:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  51:Core/Src/main.c **** TIM_HandleTypeDef htim14;
  52:Core/Src/main.c **** TIM_HandleTypeDef htim16;
  53:Core/Src/main.c **** TIM_HandleTypeDef htim17;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** UART_HandleTypeDef huart1;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE BEGIN PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  62:Core/Src/main.c **** void SystemClock_Config(void);
  63:Core/Src/main.c **** static void MX_GPIO_Init(void);
  64:Core/Src/main.c **** static void MX_ADC_Init(void);
  65:Core/Src/main.c **** static void MX_TIM1_Init(void);
  66:Core/Src/main.c **** static void MX_TIM2_Init(void);
  67:Core/Src/main.c **** static void MX_TIM3_Init(void);
  68:Core/Src/main.c **** static void MX_TIM17_Init(void);
  69:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  70:Core/Src/main.c **** static void MX_TIM14_Init(void);
  71:Core/Src/main.c **** static void MX_TIM16_Init(void);
  72:Core/Src/main.c **** static void MX_SPI1_Init(void);
  73:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE END PFP */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  78:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* USER CODE END 0 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /**
  83:Core/Src/main.c ****   * @brief  The application entry point.
  84:Core/Src/main.c ****   * @retval int
  85:Core/Src/main.c ****   */
  86:Core/Src/main.c **** int main(void)
  87:Core/Src/main.c **** {
  88:Core/Src/main.c ****     /* USER CODE BEGIN 1 */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****     /* USER CODE END 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****     /* MCU Configuration--------------------------------------------------------*/
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****     /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  95:Core/Src/main.c ****     HAL_Init();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****     /* USER CODE BEGIN Init */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****     /* USER CODE END Init */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****     /* Configure the system clock */
 102:Core/Src/main.c ****     SystemClock_Config();
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****     /* USER CODE BEGIN SysInit */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****     /* USER CODE END SysInit */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****     /* Initialize all configured peripherals */
 109:Core/Src/main.c ****     MX_GPIO_Init();
 110:Core/Src/main.c ****     MX_ADC_Init();
 111:Core/Src/main.c ****     MX_TIM1_Init();
 112:Core/Src/main.c ****     MX_TIM2_Init();
 113:Core/Src/main.c ****     MX_TIM3_Init();
 114:Core/Src/main.c ****     MX_TIM17_Init();
 115:Core/Src/main.c ****     MX_USART1_UART_Init();
 116:Core/Src/main.c ****     MX_TIM14_Init();
 117:Core/Src/main.c ****     MX_TIM16_Init();
 118:Core/Src/main.c ****     MX_SPI1_Init();
 119:Core/Src/main.c ****     /* USER CODE BEGIN 2 */
 120:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim14);
 121:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim16);
 122:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim17);
 123:Core/Src/main.c ****     //HAL_TIMEx_HallSensor_Start_IT(&htim2);
 124:Core/Src/main.c ****     Os_Init_Task();
 125:Core/Src/main.c ****     /* USER CODE END 2 */
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****     /* Infinite loop */
 128:Core/Src/main.c ****     /* USER CODE BEGIN WHILE */
 129:Core/Src/main.c ****     while (1)
 130:Core/Src/main.c ****     {
 131:Core/Src/main.c ****         /* USER CODE END WHILE */
 132:Core/Src/main.c ****         Os_Handler();
 133:Core/Src/main.c ****         /* USER CODE BEGIN 3 */
 134:Core/Src/main.c ****     }
 135:Core/Src/main.c ****     /* USER CODE END 3 */
 136:Core/Src/main.c **** }
 137:Core/Src/main.c **** 
 138:Core/Src/main.c **** /**
 139:Core/Src/main.c ****   * @brief System Clock Configuration
 140:Core/Src/main.c ****   * @retval None
 141:Core/Src/main.c ****   */
 142:Core/Src/main.c **** void SystemClock_Config(void)
 143:Core/Src/main.c **** {
 144:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 145:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 146:Core/Src/main.c ****     RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 147:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 4


 148:Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
 149:Core/Src/main.c ****      * in the RCC_OscInitTypeDef structure.
 150:Core/Src/main.c ****      */
 151:Core/Src/main.c ****     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 152:Core/Src/main.c ****     RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 153:Core/Src/main.c ****     RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 154:Core/Src/main.c ****     RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 155:Core/Src/main.c ****     RCC_OscInitStruct.HSI14CalibrationValue = 16;
 156:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 157:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 158:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 159:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 160:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 161:Core/Src/main.c ****     {
 162:Core/Src/main.c ****         Error_Handler();
 163:Core/Src/main.c ****     }
 164:Core/Src/main.c ****     /** Initializes the CPU, AHB and APB buses clocks
 165:Core/Src/main.c ****      */
 166:Core/Src/main.c ****     RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 167:Core/Src/main.c ****                                 |RCC_CLOCKTYPE_PCLK1;
 168:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 169:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 170:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****     if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 173:Core/Src/main.c ****     {
 174:Core/Src/main.c ****         Error_Handler();
 175:Core/Src/main.c ****     }
 176:Core/Src/main.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 177:Core/Src/main.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 178:Core/Src/main.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 179:Core/Src/main.c ****     {
 180:Core/Src/main.c ****         Error_Handler();
 181:Core/Src/main.c ****     }
 182:Core/Src/main.c **** }
 183:Core/Src/main.c **** 
 184:Core/Src/main.c **** /**
 185:Core/Src/main.c ****   * @brief ADC Initialization Function
 186:Core/Src/main.c ****   * @param None
 187:Core/Src/main.c ****   * @retval None
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c **** static void MX_ADC_Init(void)
 190:Core/Src/main.c **** {
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****     /* USER CODE BEGIN ADC_Init 0 */
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****     /* USER CODE END ADC_Init 0 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****     ADC_ChannelConfTypeDef sConfig = {0};
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****     /* USER CODE BEGIN ADC_Init 1 */
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****     /* USER CODE END ADC_Init 1 */
 201:Core/Src/main.c ****     /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of c
 202:Core/Src/main.c ****      */
 203:Core/Src/main.c ****     hadc.Instance = ADC1;
 204:Core/Src/main.c ****     hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 5


 205:Core/Src/main.c ****     hadc.Init.Resolution = ADC_RESOLUTION_12B;
 206:Core/Src/main.c ****     hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 207:Core/Src/main.c ****     hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 208:Core/Src/main.c ****     hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 209:Core/Src/main.c ****     hadc.Init.LowPowerAutoWait = DISABLE;
 210:Core/Src/main.c ****     hadc.Init.LowPowerAutoPowerOff = DISABLE;
 211:Core/Src/main.c ****     hadc.Init.ContinuousConvMode = DISABLE;
 212:Core/Src/main.c ****     hadc.Init.DiscontinuousConvMode = DISABLE;
 213:Core/Src/main.c ****     hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 214:Core/Src/main.c ****     hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 215:Core/Src/main.c ****     hadc.Init.DMAContinuousRequests = DISABLE;
 216:Core/Src/main.c ****     hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 217:Core/Src/main.c ****     if (HAL_ADC_Init(&hadc) != HAL_OK)
 218:Core/Src/main.c ****     {
 219:Core/Src/main.c ****         Error_Handler();
 220:Core/Src/main.c ****     }
 221:Core/Src/main.c ****     /** Configure for the selected ADC regular channel to be converted.
 222:Core/Src/main.c ****      */
 223:Core/Src/main.c ****     sConfig.Channel = ADC_CHANNEL_4;
 224:Core/Src/main.c ****     sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 225:Core/Src/main.c ****     sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 226:Core/Src/main.c ****     if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 227:Core/Src/main.c ****     {
 228:Core/Src/main.c ****         Error_Handler();
 229:Core/Src/main.c ****     }
 230:Core/Src/main.c ****     /** Configure for the selected ADC regular channel to be converted.
 231:Core/Src/main.c ****      */
 232:Core/Src/main.c ****     sConfig.Channel = ADC_CHANNEL_8;
 233:Core/Src/main.c ****     if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 234:Core/Src/main.c ****     {
 235:Core/Src/main.c ****         Error_Handler();
 236:Core/Src/main.c ****     }
 237:Core/Src/main.c ****     /** Configure for the selected ADC regular channel to be converted.
 238:Core/Src/main.c ****      */
 239:Core/Src/main.c ****     sConfig.Channel = ADC_CHANNEL_9;
 240:Core/Src/main.c ****     if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 241:Core/Src/main.c ****     {
 242:Core/Src/main.c ****         Error_Handler();
 243:Core/Src/main.c ****     }
 244:Core/Src/main.c ****     /* USER CODE BEGIN ADC_Init 2 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****     /* USER CODE END ADC_Init 2 */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c **** }
 249:Core/Src/main.c **** 
 250:Core/Src/main.c **** /**
 251:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 252:Core/Src/main.c ****   * @param None
 253:Core/Src/main.c ****   * @retval None
 254:Core/Src/main.c ****   */
 255:Core/Src/main.c **** static void MX_SPI1_Init(void)
 256:Core/Src/main.c **** {
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****     /* USER CODE BEGIN SPI1_Init 0 */
 259:Core/Src/main.c **** 
 260:Core/Src/main.c ****     /* USER CODE END SPI1_Init 0 */
 261:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 6


 262:Core/Src/main.c ****     /* USER CODE BEGIN SPI1_Init 1 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****     /* USER CODE END SPI1_Init 1 */
 265:Core/Src/main.c ****     /* SPI1 parameter configuration*/
 266:Core/Src/main.c ****     hspi1.Instance = SPI1;
 267:Core/Src/main.c ****     hspi1.Init.Mode = SPI_MODE_MASTER;
 268:Core/Src/main.c ****     hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 269:Core/Src/main.c ****   	hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 270:Core/Src/main.c ****     hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 271:Core/Src/main.c ****     hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 272:Core/Src/main.c ****     hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 273:Core/Src/main.c ****     hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 274:Core/Src/main.c ****     hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 275:Core/Src/main.c ****     hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 276:Core/Src/main.c ****     hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 277:Core/Src/main.c ****     hspi1.Init.CRCPolynomial = 7;
 278:Core/Src/main.c ****     hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 279:Core/Src/main.c ****     hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 280:Core/Src/main.c ****     if (HAL_SPI_Init(&hspi1) != HAL_OK)
 281:Core/Src/main.c ****     {
 282:Core/Src/main.c ****         Error_Handler();
 283:Core/Src/main.c ****     }
 284:Core/Src/main.c ****     /* USER CODE BEGIN SPI1_Init 2 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****     /* USER CODE END SPI1_Init 2 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c **** }
 289:Core/Src/main.c **** 
 290:Core/Src/main.c **** /**
 291:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 292:Core/Src/main.c ****   * @param None
 293:Core/Src/main.c ****   * @retval None
 294:Core/Src/main.c ****   */
 295:Core/Src/main.c **** static void MX_TIM1_Init(void)
 296:Core/Src/main.c **** {
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****     /* USER CODE BEGIN TIM1_Init 0 */
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****     /* USER CODE END TIM1_Init 0 */
 301:Core/Src/main.c **** 
 302:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 303:Core/Src/main.c ****     TIM_OC_InitTypeDef sConfigOC = {0};
 304:Core/Src/main.c ****     TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****     /* USER CODE BEGIN TIM1_Init 1 */
 307:Core/Src/main.c **** 
 308:Core/Src/main.c ****     /* USER CODE END TIM1_Init 1 */
 309:Core/Src/main.c ****     htim1.Instance = TIM1;
 310:Core/Src/main.c ****     htim1.Init.Prescaler = 0;
 311:Core/Src/main.c ****     htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 312:Core/Src/main.c ****     htim1.Init.Period = 65535;
 313:Core/Src/main.c ****     htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 314:Core/Src/main.c ****     htim1.Init.RepetitionCounter = 0;
 315:Core/Src/main.c ****     htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 316:Core/Src/main.c ****     if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 317:Core/Src/main.c ****     {
 318:Core/Src/main.c ****         Error_Handler();
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 7


 319:Core/Src/main.c ****     }
 320:Core/Src/main.c ****     sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 321:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 322:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 323:Core/Src/main.c ****     {
 324:Core/Src/main.c ****         Error_Handler();
 325:Core/Src/main.c ****     }
 326:Core/Src/main.c ****     sConfigOC.OCMode = TIM_OCMODE_TIMING;
 327:Core/Src/main.c ****     sConfigOC.Pulse = 0;
 328:Core/Src/main.c ****     sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 329:Core/Src/main.c ****     sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 330:Core/Src/main.c ****     sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 331:Core/Src/main.c ****     sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 332:Core/Src/main.c ****     sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 333:Core/Src/main.c ****     if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 334:Core/Src/main.c ****     {
 335:Core/Src/main.c ****         Error_Handler();
 336:Core/Src/main.c ****     }
 337:Core/Src/main.c ****     if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 338:Core/Src/main.c ****     {
 339:Core/Src/main.c ****         Error_Handler();
 340:Core/Src/main.c ****     }
 341:Core/Src/main.c ****     if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 342:Core/Src/main.c ****     {
 343:Core/Src/main.c ****         Error_Handler();
 344:Core/Src/main.c ****     }
 345:Core/Src/main.c ****     sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 346:Core/Src/main.c ****     sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 347:Core/Src/main.c ****     sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 348:Core/Src/main.c ****     sBreakDeadTimeConfig.DeadTime = 0;
 349:Core/Src/main.c ****     sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 350:Core/Src/main.c ****     sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 351:Core/Src/main.c ****     sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 352:Core/Src/main.c ****     if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 353:Core/Src/main.c ****     {
 354:Core/Src/main.c ****         Error_Handler();
 355:Core/Src/main.c ****     }
 356:Core/Src/main.c ****     /* USER CODE BEGIN TIM1_Init 2 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****     /* USER CODE END TIM1_Init 2 */
 359:Core/Src/main.c ****     HAL_TIM_MspPostInit(&htim1);
 360:Core/Src/main.c **** 
 361:Core/Src/main.c **** }
 362:Core/Src/main.c **** 
 363:Core/Src/main.c **** /**
 364:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 365:Core/Src/main.c ****   * @param None
 366:Core/Src/main.c ****   * @retval None
 367:Core/Src/main.c ****   */
 368:Core/Src/main.c **** static void MX_TIM2_Init(void)
 369:Core/Src/main.c **** {
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****     /* USER CODE BEGIN TIM2_Init 0 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****     /* USER CODE END TIM2_Init 0 */
 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****     TIM_ClockConfigTypeDef sClockSourceConfig = {0};
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 8


 376:Core/Src/main.c ****     TIM_HallSensor_InitTypeDef sConfig = {0};
 377:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 378:Core/Src/main.c **** 
 379:Core/Src/main.c ****     /* USER CODE BEGIN TIM2_Init 1 */
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****     /* USER CODE END TIM2_Init 1 */
 382:Core/Src/main.c ****     htim2.Instance = TIM2;
 383:Core/Src/main.c ****     htim2.Init.Prescaler = 0;
 384:Core/Src/main.c ****     htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 385:Core/Src/main.c ****     htim2.Init.Period = 4294967295;
 386:Core/Src/main.c ****     htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 387:Core/Src/main.c ****     htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 388:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 389:Core/Src/main.c ****     {
 390:Core/Src/main.c ****         Error_Handler();
 391:Core/Src/main.c ****     }
 392:Core/Src/main.c ****     sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 393:Core/Src/main.c ****     if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 394:Core/Src/main.c ****     {
 395:Core/Src/main.c ****         Error_Handler();
 396:Core/Src/main.c ****     }
 397:Core/Src/main.c ****     sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 398:Core/Src/main.c ****     sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 399:Core/Src/main.c ****     sConfig.IC1Filter = 0;
 400:Core/Src/main.c ****     sConfig.Commutation_Delay = 0;
 401:Core/Src/main.c ****     if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 402:Core/Src/main.c ****     {
 403:Core/Src/main.c ****         Error_Handler();
 404:Core/Src/main.c ****     }
 405:Core/Src/main.c ****     sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 406:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 407:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 408:Core/Src/main.c ****     {
 409:Core/Src/main.c ****         Error_Handler();
 410:Core/Src/main.c ****     }
 411:Core/Src/main.c ****     /* USER CODE BEGIN TIM2_Init 2 */
 412:Core/Src/main.c **** 
 413:Core/Src/main.c ****     /* USER CODE END TIM2_Init 2 */
 414:Core/Src/main.c **** 
 415:Core/Src/main.c **** }
 416:Core/Src/main.c **** 
 417:Core/Src/main.c **** /**
 418:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 419:Core/Src/main.c ****   * @param None
 420:Core/Src/main.c ****   * @retval None
 421:Core/Src/main.c ****   */
 422:Core/Src/main.c **** static void MX_TIM3_Init(void)
 423:Core/Src/main.c **** {
 424:Core/Src/main.c **** 
 425:Core/Src/main.c ****     /* USER CODE BEGIN TIM3_Init 0 */
 426:Core/Src/main.c **** 
 427:Core/Src/main.c ****     /* USER CODE END TIM3_Init 0 */
 428:Core/Src/main.c **** 
 429:Core/Src/main.c ****     TIM_Encoder_InitTypeDef sConfig = {0};
 430:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 431:Core/Src/main.c **** 
 432:Core/Src/main.c ****     /* USER CODE BEGIN TIM3_Init 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 9


 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****     /* USER CODE END TIM3_Init 1 */
 435:Core/Src/main.c ****     htim3.Instance = TIM3;
 436:Core/Src/main.c ****     htim3.Init.Prescaler = 0;
 437:Core/Src/main.c ****     htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 438:Core/Src/main.c ****     htim3.Init.Period = 65535;
 439:Core/Src/main.c ****     htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 440:Core/Src/main.c ****     htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 441:Core/Src/main.c ****     sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 442:Core/Src/main.c ****     sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 443:Core/Src/main.c ****     sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 444:Core/Src/main.c ****     sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 445:Core/Src/main.c ****     sConfig.IC1Filter = 0;
 446:Core/Src/main.c ****     sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 447:Core/Src/main.c ****     sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 448:Core/Src/main.c ****     sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 449:Core/Src/main.c ****     sConfig.IC2Filter = 0;
 450:Core/Src/main.c ****     if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 451:Core/Src/main.c ****     {
 452:Core/Src/main.c ****         Error_Handler();
 453:Core/Src/main.c ****     }
 454:Core/Src/main.c ****     sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 455:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 456:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 457:Core/Src/main.c ****     {
 458:Core/Src/main.c ****         Error_Handler();
 459:Core/Src/main.c ****     }
 460:Core/Src/main.c ****     /* USER CODE BEGIN TIM3_Init 2 */
 461:Core/Src/main.c **** 
 462:Core/Src/main.c ****     /* USER CODE END TIM3_Init 2 */
 463:Core/Src/main.c **** 
 464:Core/Src/main.c **** }
 465:Core/Src/main.c **** 
 466:Core/Src/main.c **** /**
 467:Core/Src/main.c ****   * @brief TIM14 Initialization Function
 468:Core/Src/main.c ****   * @param None
 469:Core/Src/main.c ****   * @retval None
 470:Core/Src/main.c ****   */
 471:Core/Src/main.c **** static void MX_TIM14_Init(void)
 472:Core/Src/main.c **** {
 473:Core/Src/main.c **** 
 474:Core/Src/main.c ****     /* USER CODE BEGIN TIM14_Init 0 */
 475:Core/Src/main.c **** 
 476:Core/Src/main.c ****     /* USER CODE END TIM14_Init 0 */
 477:Core/Src/main.c **** 
 478:Core/Src/main.c ****     /* USER CODE BEGIN TIM14_Init 1 */
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****     /* USER CODE END TIM14_Init 1 */
 481:Core/Src/main.c ****     htim14.Instance = TIM14;
 482:Core/Src/main.c ****     htim14.Init.Prescaler = 47;
 483:Core/Src/main.c ****     htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 484:Core/Src/main.c ****     htim14.Init.Period = 9999;
 485:Core/Src/main.c ****     htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 486:Core/Src/main.c ****     htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 487:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 488:Core/Src/main.c ****     {
 489:Core/Src/main.c ****         Error_Handler();
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 10


 490:Core/Src/main.c ****     }
 491:Core/Src/main.c ****     /* USER CODE BEGIN TIM14_Init 2 */
 492:Core/Src/main.c **** 
 493:Core/Src/main.c ****     /* USER CODE END TIM14_Init 2 */
 494:Core/Src/main.c **** 
 495:Core/Src/main.c **** }
 496:Core/Src/main.c **** 
 497:Core/Src/main.c **** /**
 498:Core/Src/main.c ****   * @brief TIM16 Initialization Function
 499:Core/Src/main.c ****   * @param None
 500:Core/Src/main.c ****   * @retval None
 501:Core/Src/main.c ****   */
 502:Core/Src/main.c **** static void MX_TIM16_Init(void)
 503:Core/Src/main.c **** {
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****     /* USER CODE BEGIN TIM16_Init 0 */
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****     /* USER CODE END TIM16_Init 0 */
 508:Core/Src/main.c **** 
 509:Core/Src/main.c ****     /* USER CODE BEGIN TIM16_Init 1 */
 510:Core/Src/main.c **** 
 511:Core/Src/main.c ****     /* USER CODE END TIM16_Init 1 */
 512:Core/Src/main.c ****     htim16.Instance = TIM16;
 513:Core/Src/main.c ****     htim16.Init.Prescaler = 47;
 514:Core/Src/main.c ****     htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 515:Core/Src/main.c ****     htim16.Init.Period = 4999;
 516:Core/Src/main.c ****     htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 517:Core/Src/main.c ****     htim16.Init.RepetitionCounter = 0;
 518:Core/Src/main.c ****     htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 519:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 520:Core/Src/main.c ****     {
 521:Core/Src/main.c ****         Error_Handler();
 522:Core/Src/main.c ****     }
 523:Core/Src/main.c ****     /* USER CODE BEGIN TIM16_Init 2 */
 524:Core/Src/main.c **** 
 525:Core/Src/main.c ****     /* USER CODE END TIM16_Init 2 */
 526:Core/Src/main.c **** 
 527:Core/Src/main.c **** }
 528:Core/Src/main.c **** 
 529:Core/Src/main.c **** /**
 530:Core/Src/main.c ****   * @brief TIM17 Initialization Function
 531:Core/Src/main.c ****   * @param None
 532:Core/Src/main.c ****   * @retval None
 533:Core/Src/main.c ****   */
 534:Core/Src/main.c **** static void MX_TIM17_Init(void)
 535:Core/Src/main.c **** {
 536:Core/Src/main.c **** 
 537:Core/Src/main.c ****     /* USER CODE BEGIN TIM17_Init 0 */
 538:Core/Src/main.c **** 
 539:Core/Src/main.c ****     /* USER CODE END TIM17_Init 0 */
 540:Core/Src/main.c **** 
 541:Core/Src/main.c ****     /* USER CODE BEGIN TIM17_Init 1 */
 542:Core/Src/main.c **** 
 543:Core/Src/main.c ****     /* USER CODE END TIM17_Init 1 */
 544:Core/Src/main.c ****     htim17.Instance = TIM17;
 545:Core/Src/main.c ****     htim17.Init.Prescaler = 47;
 546:Core/Src/main.c ****     htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 11


 547:Core/Src/main.c ****     htim17.Init.Period = 99;
 548:Core/Src/main.c ****     htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 549:Core/Src/main.c ****     htim17.Init.RepetitionCounter = 0;
 550:Core/Src/main.c ****     htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 551:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 552:Core/Src/main.c ****     {
 553:Core/Src/main.c ****         Error_Handler();
 554:Core/Src/main.c ****     }
 555:Core/Src/main.c ****     /* USER CODE BEGIN TIM17_Init 2 */
 556:Core/Src/main.c **** 
 557:Core/Src/main.c ****     /* USER CODE END TIM17_Init 2 */
 558:Core/Src/main.c **** 
 559:Core/Src/main.c **** }
 560:Core/Src/main.c **** 
 561:Core/Src/main.c **** /**
 562:Core/Src/main.c ****   * @brief USART1 Initialization Function
 563:Core/Src/main.c ****   * @param None
 564:Core/Src/main.c ****   * @retval None
 565:Core/Src/main.c ****   */
 566:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 567:Core/Src/main.c **** {
 568:Core/Src/main.c **** 
 569:Core/Src/main.c ****     /* USER CODE BEGIN USART1_Init 0 */
 570:Core/Src/main.c **** 
 571:Core/Src/main.c ****     /* USER CODE END USART1_Init 0 */
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****     /* USER CODE BEGIN USART1_Init 1 */
 574:Core/Src/main.c **** 
 575:Core/Src/main.c ****     /* USER CODE END USART1_Init 1 */
 576:Core/Src/main.c ****     huart1.Instance = USART1;
 577:Core/Src/main.c ****     huart1.Init.BaudRate = 38400;
 578:Core/Src/main.c ****     huart1.Init.WordLength = UART_WORDLENGTH_8B;
 579:Core/Src/main.c ****     huart1.Init.StopBits = UART_STOPBITS_1;
 580:Core/Src/main.c ****     huart1.Init.Parity = UART_PARITY_NONE;
 581:Core/Src/main.c ****     huart1.Init.Mode = UART_MODE_TX_RX;
 582:Core/Src/main.c ****     huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 583:Core/Src/main.c ****     huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 584:Core/Src/main.c ****     huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 585:Core/Src/main.c ****     huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 586:Core/Src/main.c ****     if (HAL_UART_Init(&huart1) != HAL_OK)
 587:Core/Src/main.c ****     {
 588:Core/Src/main.c ****         Error_Handler();
 589:Core/Src/main.c ****     }
 590:Core/Src/main.c ****     /* USER CODE BEGIN USART1_Init 2 */
 591:Core/Src/main.c **** 
 592:Core/Src/main.c ****     /* USER CODE END USART1_Init 2 */
 593:Core/Src/main.c **** 
 594:Core/Src/main.c **** }
 595:Core/Src/main.c **** 
 596:Core/Src/main.c **** /**
 597:Core/Src/main.c ****   * @brief GPIO Initialization Function
 598:Core/Src/main.c ****   * @param None
 599:Core/Src/main.c ****   * @retval None
 600:Core/Src/main.c ****   */
 601:Core/Src/main.c **** static void MX_GPIO_Init(void)
 602:Core/Src/main.c **** {
  26              		.loc 1 602 1 view -0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 12


  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  37 0002 88B0     		sub	sp, sp, #32
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 603:Core/Src/main.c ****     GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 603 5 view .LVU1
  41              		.loc 1 603 22 is_stmt 0 view .LVU2
  42 0004 1422     		movs	r2, #20
  43 0006 0021     		movs	r1, #0
  44 0008 03A8     		add	r0, sp, #12
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
 604:Core/Src/main.c **** 
 605:Core/Src/main.c ****     /* GPIO Ports Clock Enable */
 606:Core/Src/main.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  47              		.loc 1 606 5 is_stmt 1 view .LVU3
  48              	.LBB4:
  49              		.loc 1 606 5 view .LVU4
  50              		.loc 1 606 5 view .LVU5
  51 000e 184B     		ldr	r3, .L2
  52 0010 5969     		ldr	r1, [r3, #20]
  53 0012 8020     		movs	r0, #128
  54 0014 8002     		lsls	r0, r0, #10
  55 0016 0143     		orrs	r1, r0
  56 0018 5961     		str	r1, [r3, #20]
  57              		.loc 1 606 5 view .LVU6
  58 001a 5A69     		ldr	r2, [r3, #20]
  59 001c 0240     		ands	r2, r0
  60 001e 0192     		str	r2, [sp, #4]
  61              		.loc 1 606 5 view .LVU7
  62 0020 019A     		ldr	r2, [sp, #4]
  63              	.LBE4:
  64              		.loc 1 606 5 view .LVU8
 607:Core/Src/main.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  65              		.loc 1 607 5 view .LVU9
  66              	.LBB5:
  67              		.loc 1 607 5 view .LVU10
  68              		.loc 1 607 5 view .LVU11
  69 0022 5A69     		ldr	r2, [r3, #20]
  70 0024 8021     		movs	r1, #128
  71 0026 C902     		lsls	r1, r1, #11
  72 0028 0A43     		orrs	r2, r1
  73 002a 5A61     		str	r2, [r3, #20]
  74              		.loc 1 607 5 view .LVU12
  75 002c 5B69     		ldr	r3, [r3, #20]
  76 002e 0B40     		ands	r3, r1
  77 0030 0293     		str	r3, [sp, #8]
  78              		.loc 1 607 5 view .LVU13
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 13


  79 0032 029B     		ldr	r3, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 607 5 view .LVU14
 608:Core/Src/main.c **** 
 609:Core/Src/main.c ****     /*Configure GPIO pin Output Level */
 610:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
  82              		.loc 1 610 5 view .LVU15
  83 0034 8026     		movs	r6, #128
  84 0036 3601     		lsls	r6, r6, #4
  85 0038 9025     		movs	r5, #144
  86 003a ED05     		lsls	r5, r5, #23
  87 003c 0022     		movs	r2, #0
  88 003e 3100     		movs	r1, r6
  89 0040 2800     		movs	r0, r5
  90 0042 FFF7FEFF 		bl	HAL_GPIO_WritePin
  91              	.LVL1:
 611:Core/Src/main.c **** 
 612:Core/Src/main.c ****     /*Configure GPIO pin : PB12 */
 613:Core/Src/main.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
  92              		.loc 1 613 5 view .LVU16
  93              		.loc 1 613 25 is_stmt 0 view .LVU17
  94 0046 8023     		movs	r3, #128
  95 0048 5B01     		lsls	r3, r3, #5
  96 004a 0393     		str	r3, [sp, #12]
 614:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  97              		.loc 1 614 5 is_stmt 1 view .LVU18
  98              		.loc 1 614 26 is_stmt 0 view .LVU19
  99 004c 0024     		movs	r4, #0
 100 004e 0494     		str	r4, [sp, #16]
 615:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 101              		.loc 1 615 5 is_stmt 1 view .LVU20
 102              		.loc 1 615 26 is_stmt 0 view .LVU21
 103 0050 0594     		str	r4, [sp, #20]
 616:Core/Src/main.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 104              		.loc 1 616 5 is_stmt 1 view .LVU22
 105 0052 03A9     		add	r1, sp, #12
 106 0054 0748     		ldr	r0, .L2+4
 107 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 108              	.LVL2:
 617:Core/Src/main.c **** 
 618:Core/Src/main.c ****   /*Configure GPIO pin : PA11 */
 619:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_11;
 109              		.loc 1 619 3 view .LVU23
 110              		.loc 1 619 23 is_stmt 0 view .LVU24
 111 005a 0396     		str	r6, [sp, #12]
 620:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 112              		.loc 1 620 3 is_stmt 1 view .LVU25
 113              		.loc 1 620 24 is_stmt 0 view .LVU26
 114 005c 0123     		movs	r3, #1
 115 005e 0493     		str	r3, [sp, #16]
 621:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 116              		.loc 1 621 3 is_stmt 1 view .LVU27
 117              		.loc 1 621 24 is_stmt 0 view .LVU28
 118 0060 0594     		str	r4, [sp, #20]
 622:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 119              		.loc 1 622 3 is_stmt 1 view .LVU29
 120              		.loc 1 622 25 is_stmt 0 view .LVU30
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 14


 121 0062 0694     		str	r4, [sp, #24]
 623:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 122              		.loc 1 623 3 is_stmt 1 view .LVU31
 123 0064 03A9     		add	r1, sp, #12
 124 0066 2800     		movs	r0, r5
 125 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 126              	.LVL3:
 624:Core/Src/main.c **** 
 625:Core/Src/main.c **** }
 127              		.loc 1 625 1 is_stmt 0 view .LVU32
 128 006c 08B0     		add	sp, sp, #32
 129              		@ sp needed
 130 006e 70BD     		pop	{r4, r5, r6, pc}
 131              	.L3:
 132              		.align	2
 133              	.L2:
 134 0070 00100240 		.word	1073876992
 135 0074 00040048 		.word	1207960576
 136              		.cfi_endproc
 137              	.LFE51:
 139              		.section	.text.Error_Handler,"ax",%progbits
 140              		.align	1
 141              		.global	Error_Handler
 142              		.syntax unified
 143              		.code	16
 144              		.thumb_func
 146              	Error_Handler:
 147              	.LFB52:
 626:Core/Src/main.c **** 
 627:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 628:Core/Src/main.c **** 
 629:Core/Src/main.c **** /* USER CODE END 4 */
 630:Core/Src/main.c **** 
 631:Core/Src/main.c **** /**
 632:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 633:Core/Src/main.c ****   * @retval None
 634:Core/Src/main.c ****   */
 635:Core/Src/main.c **** void Error_Handler(void)
 636:Core/Src/main.c **** {
 148              		.loc 1 636 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ Volatile: function does not return.
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 637:Core/Src/main.c ****     /* USER CODE BEGIN Error_Handler_Debug */
 638:Core/Src/main.c ****     /* User can add his own implementation to report the HAL error return state */
 639:Core/Src/main.c ****     __disable_irq();
 154              		.loc 1 639 5 view .LVU34
 155              	.LBB6:
 156              	.LBI6:
 157              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 15


   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 16


  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 17


 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 158              		.loc 2 140 27 view .LVU35
 159              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 160              		.loc 2 142 3 view .LVU36
 161              		.syntax divided
 162              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 163 0000 72B6     		cpsid i
 164              	@ 0 "" 2
 165              		.thumb
 166              		.syntax unified
 167              	.L5:
 168              	.LBE7:
 169              	.LBE6:
 640:Core/Src/main.c ****     while (1)
 170              		.loc 1 640 5 discriminator 1 view .LVU37
 641:Core/Src/main.c ****     {
 642:Core/Src/main.c ****     }
 171              		.loc 1 642 5 discriminator 1 view .LVU38
 640:Core/Src/main.c ****     while (1)
 172              		.loc 1 640 11 discriminator 1 view .LVU39
 173 0002 FEE7     		b	.L5
 174              		.cfi_endproc
 175              	.LFE52:
 177              		.section	.text.MX_ADC_Init,"ax",%progbits
 178              		.align	1
 179              		.syntax unified
 180              		.code	16
 181              		.thumb_func
 183              	MX_ADC_Init:
 184              	.LFB42:
 190:Core/Src/main.c **** 
 185              		.loc 1 190 1 view -0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 16
 188              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 18


 189 0000 00B5     		push	{lr}
 190              	.LCFI2:
 191              		.cfi_def_cfa_offset 4
 192              		.cfi_offset 14, -4
 193 0002 85B0     		sub	sp, sp, #20
 194              	.LCFI3:
 195              		.cfi_def_cfa_offset 24
 196:Core/Src/main.c **** 
 196              		.loc 1 196 5 view .LVU41
 196:Core/Src/main.c **** 
 197              		.loc 1 196 28 is_stmt 0 view .LVU42
 198 0004 0C22     		movs	r2, #12
 199 0006 0021     		movs	r1, #0
 200 0008 01A8     		add	r0, sp, #4
 201 000a FFF7FEFF 		bl	memset
 202              	.LVL4:
 203:Core/Src/main.c ****     hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 203              		.loc 1 203 5 is_stmt 1 view .LVU43
 203:Core/Src/main.c ****     hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 204              		.loc 1 203 19 is_stmt 0 view .LVU44
 205 000e 2148     		ldr	r0, .L15
 206 0010 214B     		ldr	r3, .L15+4
 207 0012 0360     		str	r3, [r0]
 204:Core/Src/main.c ****     hadc.Init.Resolution = ADC_RESOLUTION_12B;
 208              		.loc 1 204 5 is_stmt 1 view .LVU45
 204:Core/Src/main.c ****     hadc.Init.Resolution = ADC_RESOLUTION_12B;
 209              		.loc 1 204 30 is_stmt 0 view .LVU46
 210 0014 0023     		movs	r3, #0
 211 0016 4360     		str	r3, [r0, #4]
 205:Core/Src/main.c ****     hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 212              		.loc 1 205 5 is_stmt 1 view .LVU47
 205:Core/Src/main.c ****     hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 213              		.loc 1 205 26 is_stmt 0 view .LVU48
 214 0018 8360     		str	r3, [r0, #8]
 206:Core/Src/main.c ****     hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 215              		.loc 1 206 5 is_stmt 1 view .LVU49
 206:Core/Src/main.c ****     hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 216              		.loc 1 206 25 is_stmt 0 view .LVU50
 217 001a C360     		str	r3, [r0, #12]
 207:Core/Src/main.c ****     hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 218              		.loc 1 207 5 is_stmt 1 view .LVU51
 207:Core/Src/main.c ****     hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 219              		.loc 1 207 28 is_stmt 0 view .LVU52
 220 001c 0122     		movs	r2, #1
 221 001e 0261     		str	r2, [r0, #16]
 208:Core/Src/main.c ****     hadc.Init.LowPowerAutoWait = DISABLE;
 222              		.loc 1 208 5 is_stmt 1 view .LVU53
 208:Core/Src/main.c ****     hadc.Init.LowPowerAutoWait = DISABLE;
 223              		.loc 1 208 28 is_stmt 0 view .LVU54
 224 0020 0421     		movs	r1, #4
 225 0022 4161     		str	r1, [r0, #20]
 209:Core/Src/main.c ****     hadc.Init.LowPowerAutoPowerOff = DISABLE;
 226              		.loc 1 209 5 is_stmt 1 view .LVU55
 209:Core/Src/main.c ****     hadc.Init.LowPowerAutoPowerOff = DISABLE;
 227              		.loc 1 209 32 is_stmt 0 view .LVU56
 228 0024 0376     		strb	r3, [r0, #24]
 210:Core/Src/main.c ****     hadc.Init.ContinuousConvMode = DISABLE;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 19


 229              		.loc 1 210 5 is_stmt 1 view .LVU57
 210:Core/Src/main.c ****     hadc.Init.ContinuousConvMode = DISABLE;
 230              		.loc 1 210 36 is_stmt 0 view .LVU58
 231 0026 4376     		strb	r3, [r0, #25]
 211:Core/Src/main.c ****     hadc.Init.DiscontinuousConvMode = DISABLE;
 232              		.loc 1 211 5 is_stmt 1 view .LVU59
 211:Core/Src/main.c ****     hadc.Init.DiscontinuousConvMode = DISABLE;
 233              		.loc 1 211 34 is_stmt 0 view .LVU60
 234 0028 8376     		strb	r3, [r0, #26]
 212:Core/Src/main.c ****     hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 235              		.loc 1 212 5 is_stmt 1 view .LVU61
 212:Core/Src/main.c ****     hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 236              		.loc 1 212 37 is_stmt 0 view .LVU62
 237 002a C376     		strb	r3, [r0, #27]
 213:Core/Src/main.c ****     hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 238              		.loc 1 213 5 is_stmt 1 view .LVU63
 213:Core/Src/main.c ****     hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 239              		.loc 1 213 32 is_stmt 0 view .LVU64
 240 002c C221     		movs	r1, #194
 241 002e FF31     		adds	r1, r1, #255
 242 0030 C161     		str	r1, [r0, #28]
 214:Core/Src/main.c ****     hadc.Init.DMAContinuousRequests = DISABLE;
 243              		.loc 1 214 5 is_stmt 1 view .LVU65
 214:Core/Src/main.c ****     hadc.Init.DMAContinuousRequests = DISABLE;
 244              		.loc 1 214 36 is_stmt 0 view .LVU66
 245 0032 0362     		str	r3, [r0, #32]
 215:Core/Src/main.c ****     hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 246              		.loc 1 215 5 is_stmt 1 view .LVU67
 215:Core/Src/main.c ****     hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 247              		.loc 1 215 37 is_stmt 0 view .LVU68
 248 0034 9E39     		subs	r1, r1, #158
 249 0036 FF39     		subs	r1, r1, #255
 250 0038 4354     		strb	r3, [r0, r1]
 216:Core/Src/main.c ****     if (HAL_ADC_Init(&hadc) != HAL_OK)
 251              		.loc 1 216 5 is_stmt 1 view .LVU69
 216:Core/Src/main.c ****     if (HAL_ADC_Init(&hadc) != HAL_OK)
 252              		.loc 1 216 23 is_stmt 0 view .LVU70
 253 003a 8262     		str	r2, [r0, #40]
 217:Core/Src/main.c ****     {
 254              		.loc 1 217 5 is_stmt 1 view .LVU71
 217:Core/Src/main.c ****     {
 255              		.loc 1 217 9 is_stmt 0 view .LVU72
 256 003c FFF7FEFF 		bl	HAL_ADC_Init
 257              	.LVL5:
 217:Core/Src/main.c ****     {
 258              		.loc 1 217 8 view .LVU73
 259 0040 0028     		cmp	r0, #0
 260 0042 1FD1     		bne	.L11
 223:Core/Src/main.c ****     sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 261              		.loc 1 223 5 is_stmt 1 view .LVU74
 223:Core/Src/main.c ****     sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 262              		.loc 1 223 21 is_stmt 0 view .LVU75
 263 0044 0423     		movs	r3, #4
 264 0046 0193     		str	r3, [sp, #4]
 224:Core/Src/main.c ****     sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 265              		.loc 1 224 5 is_stmt 1 view .LVU76
 224:Core/Src/main.c ****     sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 20


 266              		.loc 1 224 18 is_stmt 0 view .LVU77
 267 0048 8023     		movs	r3, #128
 268 004a 5B01     		lsls	r3, r3, #5
 269 004c 0293     		str	r3, [sp, #8]
 225:Core/Src/main.c ****     if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 270              		.loc 1 225 5 is_stmt 1 view .LVU78
 225:Core/Src/main.c ****     if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 271              		.loc 1 225 26 is_stmt 0 view .LVU79
 272 004e 8023     		movs	r3, #128
 273 0050 5B05     		lsls	r3, r3, #21
 274 0052 0393     		str	r3, [sp, #12]
 226:Core/Src/main.c ****     {
 275              		.loc 1 226 5 is_stmt 1 view .LVU80
 226:Core/Src/main.c ****     {
 276              		.loc 1 226 9 is_stmt 0 view .LVU81
 277 0054 01A9     		add	r1, sp, #4
 278 0056 0F48     		ldr	r0, .L15
 279 0058 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 280              	.LVL6:
 226:Core/Src/main.c ****     {
 281              		.loc 1 226 8 view .LVU82
 282 005c 0028     		cmp	r0, #0
 283 005e 13D1     		bne	.L12
 232:Core/Src/main.c ****     if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 284              		.loc 1 232 5 is_stmt 1 view .LVU83
 232:Core/Src/main.c ****     if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 285              		.loc 1 232 21 is_stmt 0 view .LVU84
 286 0060 0823     		movs	r3, #8
 287 0062 0193     		str	r3, [sp, #4]
 233:Core/Src/main.c ****     {
 288              		.loc 1 233 5 is_stmt 1 view .LVU85
 233:Core/Src/main.c ****     {
 289              		.loc 1 233 9 is_stmt 0 view .LVU86
 290 0064 01A9     		add	r1, sp, #4
 291 0066 0B48     		ldr	r0, .L15
 292 0068 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 293              	.LVL7:
 233:Core/Src/main.c ****     {
 294              		.loc 1 233 8 view .LVU87
 295 006c 0028     		cmp	r0, #0
 296 006e 0DD1     		bne	.L13
 239:Core/Src/main.c ****     if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 297              		.loc 1 239 5 is_stmt 1 view .LVU88
 239:Core/Src/main.c ****     if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 298              		.loc 1 239 21 is_stmt 0 view .LVU89
 299 0070 0923     		movs	r3, #9
 300 0072 0193     		str	r3, [sp, #4]
 240:Core/Src/main.c ****     {
 301              		.loc 1 240 5 is_stmt 1 view .LVU90
 240:Core/Src/main.c ****     {
 302              		.loc 1 240 9 is_stmt 0 view .LVU91
 303 0074 01A9     		add	r1, sp, #4
 304 0076 0748     		ldr	r0, .L15
 305 0078 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 306              	.LVL8:
 240:Core/Src/main.c ****     {
 307              		.loc 1 240 8 view .LVU92
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 21


 308 007c 0028     		cmp	r0, #0
 309 007e 07D1     		bne	.L14
 248:Core/Src/main.c **** 
 310              		.loc 1 248 1 view .LVU93
 311 0080 05B0     		add	sp, sp, #20
 312              		@ sp needed
 313 0082 00BD     		pop	{pc}
 314              	.L11:
 219:Core/Src/main.c ****     }
 315              		.loc 1 219 9 is_stmt 1 view .LVU94
 316 0084 FFF7FEFF 		bl	Error_Handler
 317              	.LVL9:
 318              	.L12:
 228:Core/Src/main.c ****     }
 319              		.loc 1 228 9 view .LVU95
 320 0088 FFF7FEFF 		bl	Error_Handler
 321              	.LVL10:
 322              	.L13:
 235:Core/Src/main.c ****     }
 323              		.loc 1 235 9 view .LVU96
 324 008c FFF7FEFF 		bl	Error_Handler
 325              	.LVL11:
 326              	.L14:
 242:Core/Src/main.c ****     }
 327              		.loc 1 242 9 view .LVU97
 328 0090 FFF7FEFF 		bl	Error_Handler
 329              	.LVL12:
 330              	.L16:
 331              		.align	2
 332              	.L15:
 333 0094 00000000 		.word	.LANCHOR0
 334 0098 00240140 		.word	1073816576
 335              		.cfi_endproc
 336              	.LFE42:
 338              		.section	.text.MX_TIM1_Init,"ax",%progbits
 339              		.align	1
 340              		.syntax unified
 341              		.code	16
 342              		.thumb_func
 344              	MX_TIM1_Init:
 345              	.LFB44:
 296:Core/Src/main.c **** 
 346              		.loc 1 296 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 72
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350 0000 00B5     		push	{lr}
 351              	.LCFI4:
 352              		.cfi_def_cfa_offset 4
 353              		.cfi_offset 14, -4
 354 0002 93B0     		sub	sp, sp, #76
 355              	.LCFI5:
 356              		.cfi_def_cfa_offset 80
 302:Core/Src/main.c ****     TIM_OC_InitTypeDef sConfigOC = {0};
 357              		.loc 1 302 5 view .LVU99
 302:Core/Src/main.c ****     TIM_OC_InitTypeDef sConfigOC = {0};
 358              		.loc 1 302 29 is_stmt 0 view .LVU100
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 22


 359 0004 0822     		movs	r2, #8
 360 0006 0021     		movs	r1, #0
 361 0008 10A8     		add	r0, sp, #64
 362 000a FFF7FEFF 		bl	memset
 363              	.LVL13:
 303:Core/Src/main.c ****     TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 364              		.loc 1 303 5 is_stmt 1 view .LVU101
 303:Core/Src/main.c ****     TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 365              		.loc 1 303 24 is_stmt 0 view .LVU102
 366 000e 1C22     		movs	r2, #28
 367 0010 0021     		movs	r1, #0
 368 0012 09A8     		add	r0, sp, #36
 369 0014 FFF7FEFF 		bl	memset
 370              	.LVL14:
 304:Core/Src/main.c **** 
 371              		.loc 1 304 5 is_stmt 1 view .LVU103
 304:Core/Src/main.c **** 
 372              		.loc 1 304 36 is_stmt 0 view .LVU104
 373 0018 2022     		movs	r2, #32
 374 001a 0021     		movs	r1, #0
 375 001c 01A8     		add	r0, sp, #4
 376 001e FFF7FEFF 		bl	memset
 377              	.LVL15:
 309:Core/Src/main.c ****     htim1.Init.Prescaler = 0;
 378              		.loc 1 309 5 is_stmt 1 view .LVU105
 309:Core/Src/main.c ****     htim1.Init.Prescaler = 0;
 379              		.loc 1 309 20 is_stmt 0 view .LVU106
 380 0022 2B48     		ldr	r0, .L30
 381 0024 2B4B     		ldr	r3, .L30+4
 382 0026 0360     		str	r3, [r0]
 310:Core/Src/main.c ****     htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 383              		.loc 1 310 5 is_stmt 1 view .LVU107
 310:Core/Src/main.c ****     htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 384              		.loc 1 310 26 is_stmt 0 view .LVU108
 385 0028 0023     		movs	r3, #0
 386 002a 4360     		str	r3, [r0, #4]
 311:Core/Src/main.c ****     htim1.Init.Period = 65535;
 387              		.loc 1 311 5 is_stmt 1 view .LVU109
 311:Core/Src/main.c ****     htim1.Init.Period = 65535;
 388              		.loc 1 311 28 is_stmt 0 view .LVU110
 389 002c 8360     		str	r3, [r0, #8]
 312:Core/Src/main.c ****     htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 390              		.loc 1 312 5 is_stmt 1 view .LVU111
 312:Core/Src/main.c ****     htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 391              		.loc 1 312 23 is_stmt 0 view .LVU112
 392 002e 2A4A     		ldr	r2, .L30+8
 393 0030 C260     		str	r2, [r0, #12]
 313:Core/Src/main.c ****     htim1.Init.RepetitionCounter = 0;
 394              		.loc 1 313 5 is_stmt 1 view .LVU113
 313:Core/Src/main.c ****     htim1.Init.RepetitionCounter = 0;
 395              		.loc 1 313 30 is_stmt 0 view .LVU114
 396 0032 0361     		str	r3, [r0, #16]
 314:Core/Src/main.c ****     htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 397              		.loc 1 314 5 is_stmt 1 view .LVU115
 314:Core/Src/main.c ****     htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 398              		.loc 1 314 34 is_stmt 0 view .LVU116
 399 0034 4361     		str	r3, [r0, #20]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 23


 315:Core/Src/main.c ****     if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 400              		.loc 1 315 5 is_stmt 1 view .LVU117
 315:Core/Src/main.c ****     if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 401              		.loc 1 315 34 is_stmt 0 view .LVU118
 402 0036 8361     		str	r3, [r0, #24]
 316:Core/Src/main.c ****     {
 403              		.loc 1 316 5 is_stmt 1 view .LVU119
 316:Core/Src/main.c ****     {
 404              		.loc 1 316 9 is_stmt 0 view .LVU120
 405 0038 FFF7FEFF 		bl	HAL_TIM_OC_Init
 406              	.LVL16:
 316:Core/Src/main.c ****     {
 407              		.loc 1 316 8 view .LVU121
 408 003c 0028     		cmp	r0, #0
 409 003e 3AD1     		bne	.L24
 320:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 410              		.loc 1 320 5 is_stmt 1 view .LVU122
 320:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 411              		.loc 1 320 39 is_stmt 0 view .LVU123
 412 0040 0023     		movs	r3, #0
 413 0042 1093     		str	r3, [sp, #64]
 321:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 414              		.loc 1 321 5 is_stmt 1 view .LVU124
 321:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 415              		.loc 1 321 35 is_stmt 0 view .LVU125
 416 0044 1193     		str	r3, [sp, #68]
 322:Core/Src/main.c ****     {
 417              		.loc 1 322 5 is_stmt 1 view .LVU126
 322:Core/Src/main.c ****     {
 418              		.loc 1 322 9 is_stmt 0 view .LVU127
 419 0046 10A9     		add	r1, sp, #64
 420 0048 2148     		ldr	r0, .L30
 421 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 422              	.LVL17:
 322:Core/Src/main.c ****     {
 423              		.loc 1 322 8 view .LVU128
 424 004e 0028     		cmp	r0, #0
 425 0050 33D1     		bne	.L25
 326:Core/Src/main.c ****     sConfigOC.Pulse = 0;
 426              		.loc 1 326 5 is_stmt 1 view .LVU129
 326:Core/Src/main.c ****     sConfigOC.Pulse = 0;
 427              		.loc 1 326 22 is_stmt 0 view .LVU130
 428 0052 0023     		movs	r3, #0
 429 0054 0993     		str	r3, [sp, #36]
 327:Core/Src/main.c ****     sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 430              		.loc 1 327 5 is_stmt 1 view .LVU131
 327:Core/Src/main.c ****     sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 431              		.loc 1 327 21 is_stmt 0 view .LVU132
 432 0056 0A93     		str	r3, [sp, #40]
 328:Core/Src/main.c ****     sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 433              		.loc 1 328 5 is_stmt 1 view .LVU133
 328:Core/Src/main.c ****     sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 434              		.loc 1 328 26 is_stmt 0 view .LVU134
 435 0058 0B93     		str	r3, [sp, #44]
 329:Core/Src/main.c ****     sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 436              		.loc 1 329 5 is_stmt 1 view .LVU135
 329:Core/Src/main.c ****     sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 24


 437              		.loc 1 329 27 is_stmt 0 view .LVU136
 438 005a 0C93     		str	r3, [sp, #48]
 330:Core/Src/main.c ****     sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 439              		.loc 1 330 5 is_stmt 1 view .LVU137
 330:Core/Src/main.c ****     sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 440              		.loc 1 330 26 is_stmt 0 view .LVU138
 441 005c 0D93     		str	r3, [sp, #52]
 331:Core/Src/main.c ****     sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 442              		.loc 1 331 5 is_stmt 1 view .LVU139
 331:Core/Src/main.c ****     sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 443              		.loc 1 331 27 is_stmt 0 view .LVU140
 444 005e 0E93     		str	r3, [sp, #56]
 332:Core/Src/main.c ****     if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 445              		.loc 1 332 5 is_stmt 1 view .LVU141
 332:Core/Src/main.c ****     if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 446              		.loc 1 332 28 is_stmt 0 view .LVU142
 447 0060 0F93     		str	r3, [sp, #60]
 333:Core/Src/main.c ****     {
 448              		.loc 1 333 5 is_stmt 1 view .LVU143
 333:Core/Src/main.c ****     {
 449              		.loc 1 333 9 is_stmt 0 view .LVU144
 450 0062 0022     		movs	r2, #0
 451 0064 09A9     		add	r1, sp, #36
 452 0066 1A48     		ldr	r0, .L30
 453 0068 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 454              	.LVL18:
 333:Core/Src/main.c ****     {
 455              		.loc 1 333 8 view .LVU145
 456 006c 0028     		cmp	r0, #0
 457 006e 26D1     		bne	.L26
 337:Core/Src/main.c ****     {
 458              		.loc 1 337 5 is_stmt 1 view .LVU146
 337:Core/Src/main.c ****     {
 459              		.loc 1 337 9 is_stmt 0 view .LVU147
 460 0070 0422     		movs	r2, #4
 461 0072 09A9     		add	r1, sp, #36
 462 0074 1648     		ldr	r0, .L30
 463 0076 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 464              	.LVL19:
 337:Core/Src/main.c ****     {
 465              		.loc 1 337 8 view .LVU148
 466 007a 0028     		cmp	r0, #0
 467 007c 21D1     		bne	.L27
 341:Core/Src/main.c ****     {
 468              		.loc 1 341 5 is_stmt 1 view .LVU149
 341:Core/Src/main.c ****     {
 469              		.loc 1 341 9 is_stmt 0 view .LVU150
 470 007e 0822     		movs	r2, #8
 471 0080 09A9     		add	r1, sp, #36
 472 0082 1348     		ldr	r0, .L30
 473 0084 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 474              	.LVL20:
 341:Core/Src/main.c ****     {
 475              		.loc 1 341 8 view .LVU151
 476 0088 0028     		cmp	r0, #0
 477 008a 1CD1     		bne	.L28
 345:Core/Src/main.c ****     sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 25


 478              		.loc 1 345 5 is_stmt 1 view .LVU152
 345:Core/Src/main.c ****     sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 479              		.loc 1 345 42 is_stmt 0 view .LVU153
 480 008c 0023     		movs	r3, #0
 481 008e 0193     		str	r3, [sp, #4]
 346:Core/Src/main.c ****     sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 482              		.loc 1 346 5 is_stmt 1 view .LVU154
 346:Core/Src/main.c ****     sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 483              		.loc 1 346 43 is_stmt 0 view .LVU155
 484 0090 0293     		str	r3, [sp, #8]
 347:Core/Src/main.c ****     sBreakDeadTimeConfig.DeadTime = 0;
 485              		.loc 1 347 5 is_stmt 1 view .LVU156
 347:Core/Src/main.c ****     sBreakDeadTimeConfig.DeadTime = 0;
 486              		.loc 1 347 36 is_stmt 0 view .LVU157
 487 0092 0393     		str	r3, [sp, #12]
 348:Core/Src/main.c ****     sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 488              		.loc 1 348 5 is_stmt 1 view .LVU158
 348:Core/Src/main.c ****     sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 489              		.loc 1 348 35 is_stmt 0 view .LVU159
 490 0094 0493     		str	r3, [sp, #16]
 349:Core/Src/main.c ****     sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 491              		.loc 1 349 5 is_stmt 1 view .LVU160
 349:Core/Src/main.c ****     sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 492              		.loc 1 349 37 is_stmt 0 view .LVU161
 493 0096 0593     		str	r3, [sp, #20]
 350:Core/Src/main.c ****     sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 494              		.loc 1 350 5 is_stmt 1 view .LVU162
 350:Core/Src/main.c ****     sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 495              		.loc 1 350 40 is_stmt 0 view .LVU163
 496 0098 8022     		movs	r2, #128
 497 009a 9201     		lsls	r2, r2, #6
 498 009c 0692     		str	r2, [sp, #24]
 351:Core/Src/main.c ****     if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 499              		.loc 1 351 5 is_stmt 1 view .LVU164
 351:Core/Src/main.c ****     if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 500              		.loc 1 351 42 is_stmt 0 view .LVU165
 501 009e 0893     		str	r3, [sp, #32]
 352:Core/Src/main.c ****     {
 502              		.loc 1 352 5 is_stmt 1 view .LVU166
 352:Core/Src/main.c ****     {
 503              		.loc 1 352 9 is_stmt 0 view .LVU167
 504 00a0 01A9     		add	r1, sp, #4
 505 00a2 0B48     		ldr	r0, .L30
 506 00a4 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 507              	.LVL21:
 352:Core/Src/main.c ****     {
 508              		.loc 1 352 8 view .LVU168
 509 00a8 0028     		cmp	r0, #0
 510 00aa 0ED1     		bne	.L29
 359:Core/Src/main.c **** 
 511              		.loc 1 359 5 is_stmt 1 view .LVU169
 512 00ac 0848     		ldr	r0, .L30
 513 00ae FFF7FEFF 		bl	HAL_TIM_MspPostInit
 514              	.LVL22:
 361:Core/Src/main.c **** 
 515              		.loc 1 361 1 is_stmt 0 view .LVU170
 516 00b2 13B0     		add	sp, sp, #76
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 26


 517              		@ sp needed
 518 00b4 00BD     		pop	{pc}
 519              	.L24:
 318:Core/Src/main.c ****     }
 520              		.loc 1 318 9 is_stmt 1 view .LVU171
 521 00b6 FFF7FEFF 		bl	Error_Handler
 522              	.LVL23:
 523              	.L25:
 324:Core/Src/main.c ****     }
 524              		.loc 1 324 9 view .LVU172
 525 00ba FFF7FEFF 		bl	Error_Handler
 526              	.LVL24:
 527              	.L26:
 335:Core/Src/main.c ****     }
 528              		.loc 1 335 9 view .LVU173
 529 00be FFF7FEFF 		bl	Error_Handler
 530              	.LVL25:
 531              	.L27:
 339:Core/Src/main.c ****     }
 532              		.loc 1 339 9 view .LVU174
 533 00c2 FFF7FEFF 		bl	Error_Handler
 534              	.LVL26:
 535              	.L28:
 343:Core/Src/main.c ****     }
 536              		.loc 1 343 9 view .LVU175
 537 00c6 FFF7FEFF 		bl	Error_Handler
 538              	.LVL27:
 539              	.L29:
 354:Core/Src/main.c ****     }
 540              		.loc 1 354 9 view .LVU176
 541 00ca FFF7FEFF 		bl	Error_Handler
 542              	.LVL28:
 543              	.L31:
 544 00ce C046     		.align	2
 545              	.L30:
 546 00d0 00000000 		.word	htim1
 547 00d4 002C0140 		.word	1073818624
 548 00d8 FFFF0000 		.word	65535
 549              		.cfi_endproc
 550              	.LFE44:
 552              		.section	.text.MX_TIM2_Init,"ax",%progbits
 553              		.align	1
 554              		.syntax unified
 555              		.code	16
 556              		.thumb_func
 558              	MX_TIM2_Init:
 559              	.LFB45:
 369:Core/Src/main.c **** 
 560              		.loc 1 369 1 view -0
 561              		.cfi_startproc
 562              		@ args = 0, pretend = 0, frame = 40
 563              		@ frame_needed = 0, uses_anonymous_args = 0
 564 0000 00B5     		push	{lr}
 565              	.LCFI6:
 566              		.cfi_def_cfa_offset 4
 567              		.cfi_offset 14, -4
 568 0002 8BB0     		sub	sp, sp, #44
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 27


 569              	.LCFI7:
 570              		.cfi_def_cfa_offset 48
 375:Core/Src/main.c ****     TIM_HallSensor_InitTypeDef sConfig = {0};
 571              		.loc 1 375 5 view .LVU178
 375:Core/Src/main.c ****     TIM_HallSensor_InitTypeDef sConfig = {0};
 572              		.loc 1 375 28 is_stmt 0 view .LVU179
 573 0004 1022     		movs	r2, #16
 574 0006 0021     		movs	r1, #0
 575 0008 06A8     		add	r0, sp, #24
 576 000a FFF7FEFF 		bl	memset
 577              	.LVL29:
 376:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 578              		.loc 1 376 5 is_stmt 1 view .LVU180
 376:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 579              		.loc 1 376 32 is_stmt 0 view .LVU181
 580 000e 1022     		movs	r2, #16
 581 0010 0021     		movs	r1, #0
 582 0012 02A8     		add	r0, sp, #8
 583 0014 FFF7FEFF 		bl	memset
 584              	.LVL30:
 377:Core/Src/main.c **** 
 585              		.loc 1 377 5 is_stmt 1 view .LVU182
 377:Core/Src/main.c **** 
 586              		.loc 1 377 29 is_stmt 0 view .LVU183
 587 0018 0822     		movs	r2, #8
 588 001a 0021     		movs	r1, #0
 589 001c 6846     		mov	r0, sp
 590 001e FFF7FEFF 		bl	memset
 591              	.LVL31:
 382:Core/Src/main.c ****     htim2.Init.Prescaler = 0;
 592              		.loc 1 382 5 is_stmt 1 view .LVU184
 382:Core/Src/main.c ****     htim2.Init.Prescaler = 0;
 593              		.loc 1 382 20 is_stmt 0 view .LVU185
 594 0022 1C48     		ldr	r0, .L41
 595 0024 8023     		movs	r3, #128
 596 0026 DB05     		lsls	r3, r3, #23
 597 0028 0360     		str	r3, [r0]
 383:Core/Src/main.c ****     htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 598              		.loc 1 383 5 is_stmt 1 view .LVU186
 383:Core/Src/main.c ****     htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 599              		.loc 1 383 26 is_stmt 0 view .LVU187
 600 002a 0023     		movs	r3, #0
 601 002c 4360     		str	r3, [r0, #4]
 384:Core/Src/main.c ****     htim2.Init.Period = 4294967295;
 602              		.loc 1 384 5 is_stmt 1 view .LVU188
 384:Core/Src/main.c ****     htim2.Init.Period = 4294967295;
 603              		.loc 1 384 28 is_stmt 0 view .LVU189
 604 002e 8360     		str	r3, [r0, #8]
 385:Core/Src/main.c ****     htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 605              		.loc 1 385 5 is_stmt 1 view .LVU190
 385:Core/Src/main.c ****     htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 606              		.loc 1 385 23 is_stmt 0 view .LVU191
 607 0030 0122     		movs	r2, #1
 608 0032 5242     		rsbs	r2, r2, #0
 609 0034 C260     		str	r2, [r0, #12]
 386:Core/Src/main.c ****     htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 610              		.loc 1 386 5 is_stmt 1 view .LVU192
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 28


 386:Core/Src/main.c ****     htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 611              		.loc 1 386 30 is_stmt 0 view .LVU193
 612 0036 0361     		str	r3, [r0, #16]
 387:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 613              		.loc 1 387 5 is_stmt 1 view .LVU194
 387:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 614              		.loc 1 387 34 is_stmt 0 view .LVU195
 615 0038 8361     		str	r3, [r0, #24]
 388:Core/Src/main.c ****     {
 616              		.loc 1 388 5 is_stmt 1 view .LVU196
 388:Core/Src/main.c ****     {
 617              		.loc 1 388 9 is_stmt 0 view .LVU197
 618 003a FFF7FEFF 		bl	HAL_TIM_Base_Init
 619              	.LVL32:
 388:Core/Src/main.c ****     {
 620              		.loc 1 388 8 view .LVU198
 621 003e 0028     		cmp	r0, #0
 622 0040 1FD1     		bne	.L37
 392:Core/Src/main.c ****     if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 623              		.loc 1 392 5 is_stmt 1 view .LVU199
 392:Core/Src/main.c ****     if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 624              		.loc 1 392 36 is_stmt 0 view .LVU200
 625 0042 8023     		movs	r3, #128
 626 0044 5B01     		lsls	r3, r3, #5
 627 0046 0693     		str	r3, [sp, #24]
 393:Core/Src/main.c ****     {
 628              		.loc 1 393 5 is_stmt 1 view .LVU201
 393:Core/Src/main.c ****     {
 629              		.loc 1 393 9 is_stmt 0 view .LVU202
 630 0048 06A9     		add	r1, sp, #24
 631 004a 1248     		ldr	r0, .L41
 632 004c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 633              	.LVL33:
 393:Core/Src/main.c ****     {
 634              		.loc 1 393 8 view .LVU203
 635 0050 0028     		cmp	r0, #0
 636 0052 18D1     		bne	.L38
 397:Core/Src/main.c ****     sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 637              		.loc 1 397 5 is_stmt 1 view .LVU204
 397:Core/Src/main.c ****     sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 638              		.loc 1 397 25 is_stmt 0 view .LVU205
 639 0054 0023     		movs	r3, #0
 640 0056 0293     		str	r3, [sp, #8]
 398:Core/Src/main.c ****     sConfig.IC1Filter = 0;
 641              		.loc 1 398 5 is_stmt 1 view .LVU206
 398:Core/Src/main.c ****     sConfig.IC1Filter = 0;
 642              		.loc 1 398 26 is_stmt 0 view .LVU207
 643 0058 0393     		str	r3, [sp, #12]
 399:Core/Src/main.c ****     sConfig.Commutation_Delay = 0;
 644              		.loc 1 399 5 is_stmt 1 view .LVU208
 399:Core/Src/main.c ****     sConfig.Commutation_Delay = 0;
 645              		.loc 1 399 23 is_stmt 0 view .LVU209
 646 005a 0493     		str	r3, [sp, #16]
 400:Core/Src/main.c ****     if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 647              		.loc 1 400 5 is_stmt 1 view .LVU210
 400:Core/Src/main.c ****     if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 648              		.loc 1 400 31 is_stmt 0 view .LVU211
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 29


 649 005c 0593     		str	r3, [sp, #20]
 401:Core/Src/main.c ****     {
 650              		.loc 1 401 5 is_stmt 1 view .LVU212
 401:Core/Src/main.c ****     {
 651              		.loc 1 401 9 is_stmt 0 view .LVU213
 652 005e 02A9     		add	r1, sp, #8
 653 0060 0C48     		ldr	r0, .L41
 654 0062 FFF7FEFF 		bl	HAL_TIMEx_HallSensor_Init
 655              	.LVL34:
 401:Core/Src/main.c ****     {
 656              		.loc 1 401 8 view .LVU214
 657 0066 0028     		cmp	r0, #0
 658 0068 0FD1     		bne	.L39
 405:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 659              		.loc 1 405 5 is_stmt 1 view .LVU215
 405:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 660              		.loc 1 405 39 is_stmt 0 view .LVU216
 661 006a 5023     		movs	r3, #80
 662 006c 0093     		str	r3, [sp]
 406:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 663              		.loc 1 406 5 is_stmt 1 view .LVU217
 406:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 664              		.loc 1 406 35 is_stmt 0 view .LVU218
 665 006e 0023     		movs	r3, #0
 666 0070 0193     		str	r3, [sp, #4]
 407:Core/Src/main.c ****     {
 667              		.loc 1 407 5 is_stmt 1 view .LVU219
 407:Core/Src/main.c ****     {
 668              		.loc 1 407 9 is_stmt 0 view .LVU220
 669 0072 6946     		mov	r1, sp
 670 0074 0748     		ldr	r0, .L41
 671 0076 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 672              	.LVL35:
 407:Core/Src/main.c ****     {
 673              		.loc 1 407 8 view .LVU221
 674 007a 0028     		cmp	r0, #0
 675 007c 07D1     		bne	.L40
 415:Core/Src/main.c **** 
 676              		.loc 1 415 1 view .LVU222
 677 007e 0BB0     		add	sp, sp, #44
 678              		@ sp needed
 679 0080 00BD     		pop	{pc}
 680              	.L37:
 390:Core/Src/main.c ****     }
 681              		.loc 1 390 9 is_stmt 1 view .LVU223
 682 0082 FFF7FEFF 		bl	Error_Handler
 683              	.LVL36:
 684              	.L38:
 395:Core/Src/main.c ****     }
 685              		.loc 1 395 9 view .LVU224
 686 0086 FFF7FEFF 		bl	Error_Handler
 687              	.LVL37:
 688              	.L39:
 403:Core/Src/main.c ****     }
 689              		.loc 1 403 9 view .LVU225
 690 008a FFF7FEFF 		bl	Error_Handler
 691              	.LVL38:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 30


 692              	.L40:
 409:Core/Src/main.c ****     }
 693              		.loc 1 409 9 view .LVU226
 694 008e FFF7FEFF 		bl	Error_Handler
 695              	.LVL39:
 696              	.L42:
 697 0092 C046     		.align	2
 698              	.L41:
 699 0094 00000000 		.word	htim2
 700              		.cfi_endproc
 701              	.LFE45:
 703              		.section	.text.MX_TIM3_Init,"ax",%progbits
 704              		.align	1
 705              		.syntax unified
 706              		.code	16
 707              		.thumb_func
 709              	MX_TIM3_Init:
 710              	.LFB46:
 423:Core/Src/main.c **** 
 711              		.loc 1 423 1 view -0
 712              		.cfi_startproc
 713              		@ args = 0, pretend = 0, frame = 48
 714              		@ frame_needed = 0, uses_anonymous_args = 0
 715 0000 00B5     		push	{lr}
 716              	.LCFI8:
 717              		.cfi_def_cfa_offset 4
 718              		.cfi_offset 14, -4
 719 0002 8DB0     		sub	sp, sp, #52
 720              	.LCFI9:
 721              		.cfi_def_cfa_offset 56
 429:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 722              		.loc 1 429 5 view .LVU228
 429:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 723              		.loc 1 429 29 is_stmt 0 view .LVU229
 724 0004 2422     		movs	r2, #36
 725 0006 0021     		movs	r1, #0
 726 0008 03A8     		add	r0, sp, #12
 727 000a FFF7FEFF 		bl	memset
 728              	.LVL40:
 430:Core/Src/main.c **** 
 729              		.loc 1 430 5 is_stmt 1 view .LVU230
 430:Core/Src/main.c **** 
 730              		.loc 1 430 29 is_stmt 0 view .LVU231
 731 000e 0822     		movs	r2, #8
 732 0010 0021     		movs	r1, #0
 733 0012 01A8     		add	r0, sp, #4
 734 0014 FFF7FEFF 		bl	memset
 735              	.LVL41:
 435:Core/Src/main.c ****     htim3.Init.Prescaler = 0;
 736              		.loc 1 435 5 is_stmt 1 view .LVU232
 435:Core/Src/main.c ****     htim3.Init.Prescaler = 0;
 737              		.loc 1 435 20 is_stmt 0 view .LVU233
 738 0018 1048     		ldr	r0, .L48
 739 001a 114B     		ldr	r3, .L48+4
 740 001c 0360     		str	r3, [r0]
 436:Core/Src/main.c ****     htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 741              		.loc 1 436 5 is_stmt 1 view .LVU234
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 31


 436:Core/Src/main.c ****     htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 742              		.loc 1 436 26 is_stmt 0 view .LVU235
 743 001e 0023     		movs	r3, #0
 744 0020 4360     		str	r3, [r0, #4]
 437:Core/Src/main.c ****     htim3.Init.Period = 65535;
 745              		.loc 1 437 5 is_stmt 1 view .LVU236
 437:Core/Src/main.c ****     htim3.Init.Period = 65535;
 746              		.loc 1 437 28 is_stmt 0 view .LVU237
 747 0022 8360     		str	r3, [r0, #8]
 438:Core/Src/main.c ****     htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 748              		.loc 1 438 5 is_stmt 1 view .LVU238
 438:Core/Src/main.c ****     htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 749              		.loc 1 438 23 is_stmt 0 view .LVU239
 750 0024 0F4A     		ldr	r2, .L48+8
 751 0026 C260     		str	r2, [r0, #12]
 439:Core/Src/main.c ****     htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 752              		.loc 1 439 5 is_stmt 1 view .LVU240
 439:Core/Src/main.c ****     htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 753              		.loc 1 439 30 is_stmt 0 view .LVU241
 754 0028 0361     		str	r3, [r0, #16]
 440:Core/Src/main.c ****     sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 755              		.loc 1 440 5 is_stmt 1 view .LVU242
 440:Core/Src/main.c ****     sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 756              		.loc 1 440 34 is_stmt 0 view .LVU243
 757 002a 8361     		str	r3, [r0, #24]
 441:Core/Src/main.c ****     sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 758              		.loc 1 441 5 is_stmt 1 view .LVU244
 441:Core/Src/main.c ****     sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 759              		.loc 1 441 25 is_stmt 0 view .LVU245
 760 002c 0133     		adds	r3, r3, #1
 761 002e 0393     		str	r3, [sp, #12]
 442:Core/Src/main.c ****     sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 762              		.loc 1 442 5 is_stmt 1 view .LVU246
 443:Core/Src/main.c ****     sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 763              		.loc 1 443 5 view .LVU247
 443:Core/Src/main.c ****     sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 764              		.loc 1 443 26 is_stmt 0 view .LVU248
 765 0030 0593     		str	r3, [sp, #20]
 444:Core/Src/main.c ****     sConfig.IC1Filter = 0;
 766              		.loc 1 444 5 is_stmt 1 view .LVU249
 445:Core/Src/main.c ****     sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 767              		.loc 1 445 5 view .LVU250
 446:Core/Src/main.c ****     sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 768              		.loc 1 446 5 view .LVU251
 447:Core/Src/main.c ****     sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 769              		.loc 1 447 5 view .LVU252
 447:Core/Src/main.c ****     sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 770              		.loc 1 447 26 is_stmt 0 view .LVU253
 771 0032 0993     		str	r3, [sp, #36]
 448:Core/Src/main.c ****     sConfig.IC2Filter = 0;
 772              		.loc 1 448 5 is_stmt 1 view .LVU254
 449:Core/Src/main.c ****     if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 773              		.loc 1 449 5 view .LVU255
 450:Core/Src/main.c ****     {
 774              		.loc 1 450 5 view .LVU256
 450:Core/Src/main.c ****     {
 775              		.loc 1 450 9 is_stmt 0 view .LVU257
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 32


 776 0034 03A9     		add	r1, sp, #12
 777 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 778              	.LVL42:
 450:Core/Src/main.c ****     {
 779              		.loc 1 450 8 view .LVU258
 780 003a 0028     		cmp	r0, #0
 781 003c 0AD1     		bne	.L46
 454:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 782              		.loc 1 454 5 is_stmt 1 view .LVU259
 454:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 783              		.loc 1 454 39 is_stmt 0 view .LVU260
 784 003e 0023     		movs	r3, #0
 785 0040 0193     		str	r3, [sp, #4]
 455:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 786              		.loc 1 455 5 is_stmt 1 view .LVU261
 455:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 787              		.loc 1 455 35 is_stmt 0 view .LVU262
 788 0042 0293     		str	r3, [sp, #8]
 456:Core/Src/main.c ****     {
 789              		.loc 1 456 5 is_stmt 1 view .LVU263
 456:Core/Src/main.c ****     {
 790              		.loc 1 456 9 is_stmt 0 view .LVU264
 791 0044 01A9     		add	r1, sp, #4
 792 0046 0548     		ldr	r0, .L48
 793 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 794              	.LVL43:
 456:Core/Src/main.c ****     {
 795              		.loc 1 456 8 view .LVU265
 796 004c 0028     		cmp	r0, #0
 797 004e 03D1     		bne	.L47
 464:Core/Src/main.c **** 
 798              		.loc 1 464 1 view .LVU266
 799 0050 0DB0     		add	sp, sp, #52
 800              		@ sp needed
 801 0052 00BD     		pop	{pc}
 802              	.L46:
 452:Core/Src/main.c ****     }
 803              		.loc 1 452 9 is_stmt 1 view .LVU267
 804 0054 FFF7FEFF 		bl	Error_Handler
 805              	.LVL44:
 806              	.L47:
 458:Core/Src/main.c ****     }
 807              		.loc 1 458 9 view .LVU268
 808 0058 FFF7FEFF 		bl	Error_Handler
 809              	.LVL45:
 810              	.L49:
 811              		.align	2
 812              	.L48:
 813 005c 00000000 		.word	htim3
 814 0060 00040040 		.word	1073742848
 815 0064 FFFF0000 		.word	65535
 816              		.cfi_endproc
 817              	.LFE46:
 819              		.section	.text.MX_TIM17_Init,"ax",%progbits
 820              		.align	1
 821              		.syntax unified
 822              		.code	16
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 33


 823              		.thumb_func
 825              	MX_TIM17_Init:
 826              	.LFB49:
 535:Core/Src/main.c **** 
 827              		.loc 1 535 1 view -0
 828              		.cfi_startproc
 829              		@ args = 0, pretend = 0, frame = 0
 830              		@ frame_needed = 0, uses_anonymous_args = 0
 831 0000 10B5     		push	{r4, lr}
 832              	.LCFI10:
 833              		.cfi_def_cfa_offset 8
 834              		.cfi_offset 4, -8
 835              		.cfi_offset 14, -4
 544:Core/Src/main.c ****     htim17.Init.Prescaler = 47;
 836              		.loc 1 544 5 view .LVU270
 544:Core/Src/main.c ****     htim17.Init.Prescaler = 47;
 837              		.loc 1 544 21 is_stmt 0 view .LVU271
 838 0002 0948     		ldr	r0, .L53
 839 0004 094B     		ldr	r3, .L53+4
 840 0006 0360     		str	r3, [r0]
 545:Core/Src/main.c ****     htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 841              		.loc 1 545 5 is_stmt 1 view .LVU272
 545:Core/Src/main.c ****     htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 842              		.loc 1 545 27 is_stmt 0 view .LVU273
 843 0008 2F23     		movs	r3, #47
 844 000a 4360     		str	r3, [r0, #4]
 546:Core/Src/main.c ****     htim17.Init.Period = 99;
 845              		.loc 1 546 5 is_stmt 1 view .LVU274
 546:Core/Src/main.c ****     htim17.Init.Period = 99;
 846              		.loc 1 546 29 is_stmt 0 view .LVU275
 847 000c 0023     		movs	r3, #0
 848 000e 8360     		str	r3, [r0, #8]
 547:Core/Src/main.c ****     htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 849              		.loc 1 547 5 is_stmt 1 view .LVU276
 547:Core/Src/main.c ****     htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 850              		.loc 1 547 24 is_stmt 0 view .LVU277
 851 0010 6322     		movs	r2, #99
 852 0012 C260     		str	r2, [r0, #12]
 548:Core/Src/main.c ****     htim17.Init.RepetitionCounter = 0;
 853              		.loc 1 548 5 is_stmt 1 view .LVU278
 548:Core/Src/main.c ****     htim17.Init.RepetitionCounter = 0;
 854              		.loc 1 548 31 is_stmt 0 view .LVU279
 855 0014 0361     		str	r3, [r0, #16]
 549:Core/Src/main.c ****     htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 856              		.loc 1 549 5 is_stmt 1 view .LVU280
 549:Core/Src/main.c ****     htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 857              		.loc 1 549 35 is_stmt 0 view .LVU281
 858 0016 4361     		str	r3, [r0, #20]
 550:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 859              		.loc 1 550 5 is_stmt 1 view .LVU282
 550:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 860              		.loc 1 550 35 is_stmt 0 view .LVU283
 861 0018 8361     		str	r3, [r0, #24]
 551:Core/Src/main.c ****     {
 862              		.loc 1 551 5 is_stmt 1 view .LVU284
 551:Core/Src/main.c ****     {
 863              		.loc 1 551 9 is_stmt 0 view .LVU285
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 34


 864 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 865              	.LVL46:
 551:Core/Src/main.c ****     {
 866              		.loc 1 551 8 view .LVU286
 867 001e 0028     		cmp	r0, #0
 868 0020 00D1     		bne	.L52
 559:Core/Src/main.c **** 
 869              		.loc 1 559 1 view .LVU287
 870              		@ sp needed
 871 0022 10BD     		pop	{r4, pc}
 872              	.L52:
 553:Core/Src/main.c ****     }
 873              		.loc 1 553 9 is_stmt 1 view .LVU288
 874 0024 FFF7FEFF 		bl	Error_Handler
 875              	.LVL47:
 876              	.L54:
 877              		.align	2
 878              	.L53:
 879 0028 00000000 		.word	htim17
 880 002c 00480140 		.word	1073825792
 881              		.cfi_endproc
 882              	.LFE49:
 884              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 885              		.align	1
 886              		.syntax unified
 887              		.code	16
 888              		.thumb_func
 890              	MX_USART1_UART_Init:
 891              	.LFB50:
 567:Core/Src/main.c **** 
 892              		.loc 1 567 1 view -0
 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 0
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 896 0000 10B5     		push	{r4, lr}
 897              	.LCFI11:
 898              		.cfi_def_cfa_offset 8
 899              		.cfi_offset 4, -8
 900              		.cfi_offset 14, -4
 576:Core/Src/main.c ****     huart1.Init.BaudRate = 38400;
 901              		.loc 1 576 5 view .LVU290
 576:Core/Src/main.c ****     huart1.Init.BaudRate = 38400;
 902              		.loc 1 576 21 is_stmt 0 view .LVU291
 903 0002 0B48     		ldr	r0, .L58
 904 0004 0B4B     		ldr	r3, .L58+4
 905 0006 0360     		str	r3, [r0]
 577:Core/Src/main.c ****     huart1.Init.WordLength = UART_WORDLENGTH_8B;
 906              		.loc 1 577 5 is_stmt 1 view .LVU292
 577:Core/Src/main.c ****     huart1.Init.WordLength = UART_WORDLENGTH_8B;
 907              		.loc 1 577 26 is_stmt 0 view .LVU293
 908 0008 9623     		movs	r3, #150
 909 000a 1B02     		lsls	r3, r3, #8
 910 000c 4360     		str	r3, [r0, #4]
 578:Core/Src/main.c ****     huart1.Init.StopBits = UART_STOPBITS_1;
 911              		.loc 1 578 5 is_stmt 1 view .LVU294
 578:Core/Src/main.c ****     huart1.Init.StopBits = UART_STOPBITS_1;
 912              		.loc 1 578 28 is_stmt 0 view .LVU295
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 35


 913 000e 0023     		movs	r3, #0
 914 0010 8360     		str	r3, [r0, #8]
 579:Core/Src/main.c ****     huart1.Init.Parity = UART_PARITY_NONE;
 915              		.loc 1 579 5 is_stmt 1 view .LVU296
 579:Core/Src/main.c ****     huart1.Init.Parity = UART_PARITY_NONE;
 916              		.loc 1 579 26 is_stmt 0 view .LVU297
 917 0012 C360     		str	r3, [r0, #12]
 580:Core/Src/main.c ****     huart1.Init.Mode = UART_MODE_TX_RX;
 918              		.loc 1 580 5 is_stmt 1 view .LVU298
 580:Core/Src/main.c ****     huart1.Init.Mode = UART_MODE_TX_RX;
 919              		.loc 1 580 24 is_stmt 0 view .LVU299
 920 0014 0361     		str	r3, [r0, #16]
 581:Core/Src/main.c ****     huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 921              		.loc 1 581 5 is_stmt 1 view .LVU300
 581:Core/Src/main.c ****     huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 922              		.loc 1 581 22 is_stmt 0 view .LVU301
 923 0016 0C22     		movs	r2, #12
 924 0018 4261     		str	r2, [r0, #20]
 582:Core/Src/main.c ****     huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 925              		.loc 1 582 5 is_stmt 1 view .LVU302
 582:Core/Src/main.c ****     huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 926              		.loc 1 582 27 is_stmt 0 view .LVU303
 927 001a 8361     		str	r3, [r0, #24]
 583:Core/Src/main.c ****     huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 928              		.loc 1 583 5 is_stmt 1 view .LVU304
 583:Core/Src/main.c ****     huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 929              		.loc 1 583 30 is_stmt 0 view .LVU305
 930 001c C361     		str	r3, [r0, #28]
 584:Core/Src/main.c ****     huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 931              		.loc 1 584 5 is_stmt 1 view .LVU306
 584:Core/Src/main.c ****     huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 932              		.loc 1 584 32 is_stmt 0 view .LVU307
 933 001e 0362     		str	r3, [r0, #32]
 585:Core/Src/main.c ****     if (HAL_UART_Init(&huart1) != HAL_OK)
 934              		.loc 1 585 5 is_stmt 1 view .LVU308
 585:Core/Src/main.c ****     if (HAL_UART_Init(&huart1) != HAL_OK)
 935              		.loc 1 585 40 is_stmt 0 view .LVU309
 936 0020 4362     		str	r3, [r0, #36]
 586:Core/Src/main.c ****     {
 937              		.loc 1 586 5 is_stmt 1 view .LVU310
 586:Core/Src/main.c ****     {
 938              		.loc 1 586 9 is_stmt 0 view .LVU311
 939 0022 FFF7FEFF 		bl	HAL_UART_Init
 940              	.LVL48:
 586:Core/Src/main.c ****     {
 941              		.loc 1 586 8 view .LVU312
 942 0026 0028     		cmp	r0, #0
 943 0028 00D1     		bne	.L57
 594:Core/Src/main.c **** 
 944              		.loc 1 594 1 view .LVU313
 945              		@ sp needed
 946 002a 10BD     		pop	{r4, pc}
 947              	.L57:
 588:Core/Src/main.c ****     }
 948              		.loc 1 588 9 is_stmt 1 view .LVU314
 949 002c FFF7FEFF 		bl	Error_Handler
 950              	.LVL49:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 36


 951              	.L59:
 952              		.align	2
 953              	.L58:
 954 0030 00000000 		.word	huart1
 955 0034 00380140 		.word	1073821696
 956              		.cfi_endproc
 957              	.LFE50:
 959              		.section	.text.MX_TIM14_Init,"ax",%progbits
 960              		.align	1
 961              		.syntax unified
 962              		.code	16
 963              		.thumb_func
 965              	MX_TIM14_Init:
 966              	.LFB47:
 472:Core/Src/main.c **** 
 967              		.loc 1 472 1 view -0
 968              		.cfi_startproc
 969              		@ args = 0, pretend = 0, frame = 0
 970              		@ frame_needed = 0, uses_anonymous_args = 0
 971 0000 10B5     		push	{r4, lr}
 972              	.LCFI12:
 973              		.cfi_def_cfa_offset 8
 974              		.cfi_offset 4, -8
 975              		.cfi_offset 14, -4
 481:Core/Src/main.c ****     htim14.Init.Prescaler = 47;
 976              		.loc 1 481 5 view .LVU316
 481:Core/Src/main.c ****     htim14.Init.Prescaler = 47;
 977              		.loc 1 481 21 is_stmt 0 view .LVU317
 978 0002 0948     		ldr	r0, .L63
 979 0004 094B     		ldr	r3, .L63+4
 980 0006 0360     		str	r3, [r0]
 482:Core/Src/main.c ****     htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 981              		.loc 1 482 5 is_stmt 1 view .LVU318
 482:Core/Src/main.c ****     htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 982              		.loc 1 482 27 is_stmt 0 view .LVU319
 983 0008 2F23     		movs	r3, #47
 984 000a 4360     		str	r3, [r0, #4]
 483:Core/Src/main.c ****     htim14.Init.Period = 9999;
 985              		.loc 1 483 5 is_stmt 1 view .LVU320
 483:Core/Src/main.c ****     htim14.Init.Period = 9999;
 986              		.loc 1 483 29 is_stmt 0 view .LVU321
 987 000c 0023     		movs	r3, #0
 988 000e 8360     		str	r3, [r0, #8]
 484:Core/Src/main.c ****     htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 989              		.loc 1 484 5 is_stmt 1 view .LVU322
 484:Core/Src/main.c ****     htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 990              		.loc 1 484 24 is_stmt 0 view .LVU323
 991 0010 074A     		ldr	r2, .L63+8
 992 0012 C260     		str	r2, [r0, #12]
 485:Core/Src/main.c ****     htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 993              		.loc 1 485 5 is_stmt 1 view .LVU324
 485:Core/Src/main.c ****     htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 994              		.loc 1 485 31 is_stmt 0 view .LVU325
 995 0014 0361     		str	r3, [r0, #16]
 486:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 996              		.loc 1 486 5 is_stmt 1 view .LVU326
 486:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 37


 997              		.loc 1 486 35 is_stmt 0 view .LVU327
 998 0016 8361     		str	r3, [r0, #24]
 487:Core/Src/main.c ****     {
 999              		.loc 1 487 5 is_stmt 1 view .LVU328
 487:Core/Src/main.c ****     {
 1000              		.loc 1 487 9 is_stmt 0 view .LVU329
 1001 0018 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1002              	.LVL50:
 487:Core/Src/main.c ****     {
 1003              		.loc 1 487 8 view .LVU330
 1004 001c 0028     		cmp	r0, #0
 1005 001e 00D1     		bne	.L62
 495:Core/Src/main.c **** 
 1006              		.loc 1 495 1 view .LVU331
 1007              		@ sp needed
 1008 0020 10BD     		pop	{r4, pc}
 1009              	.L62:
 489:Core/Src/main.c ****     }
 1010              		.loc 1 489 9 is_stmt 1 view .LVU332
 1011 0022 FFF7FEFF 		bl	Error_Handler
 1012              	.LVL51:
 1013              	.L64:
 1014 0026 C046     		.align	2
 1015              	.L63:
 1016 0028 00000000 		.word	htim14
 1017 002c 00200040 		.word	1073750016
 1018 0030 0F270000 		.word	9999
 1019              		.cfi_endproc
 1020              	.LFE47:
 1022              		.section	.text.MX_TIM16_Init,"ax",%progbits
 1023              		.align	1
 1024              		.syntax unified
 1025              		.code	16
 1026              		.thumb_func
 1028              	MX_TIM16_Init:
 1029              	.LFB48:
 503:Core/Src/main.c **** 
 1030              		.loc 1 503 1 view -0
 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 0
 1033              		@ frame_needed = 0, uses_anonymous_args = 0
 1034 0000 10B5     		push	{r4, lr}
 1035              	.LCFI13:
 1036              		.cfi_def_cfa_offset 8
 1037              		.cfi_offset 4, -8
 1038              		.cfi_offset 14, -4
 512:Core/Src/main.c ****     htim16.Init.Prescaler = 47;
 1039              		.loc 1 512 5 view .LVU334
 512:Core/Src/main.c ****     htim16.Init.Prescaler = 47;
 1040              		.loc 1 512 21 is_stmt 0 view .LVU335
 1041 0002 0948     		ldr	r0, .L68
 1042 0004 094B     		ldr	r3, .L68+4
 1043 0006 0360     		str	r3, [r0]
 513:Core/Src/main.c ****     htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1044              		.loc 1 513 5 is_stmt 1 view .LVU336
 513:Core/Src/main.c ****     htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1045              		.loc 1 513 27 is_stmt 0 view .LVU337
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 38


 1046 0008 2F23     		movs	r3, #47
 1047 000a 4360     		str	r3, [r0, #4]
 514:Core/Src/main.c ****     htim16.Init.Period = 4999;
 1048              		.loc 1 514 5 is_stmt 1 view .LVU338
 514:Core/Src/main.c ****     htim16.Init.Period = 4999;
 1049              		.loc 1 514 29 is_stmt 0 view .LVU339
 1050 000c 0023     		movs	r3, #0
 1051 000e 8360     		str	r3, [r0, #8]
 515:Core/Src/main.c ****     htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1052              		.loc 1 515 5 is_stmt 1 view .LVU340
 515:Core/Src/main.c ****     htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1053              		.loc 1 515 24 is_stmt 0 view .LVU341
 1054 0010 074A     		ldr	r2, .L68+8
 1055 0012 C260     		str	r2, [r0, #12]
 516:Core/Src/main.c ****     htim16.Init.RepetitionCounter = 0;
 1056              		.loc 1 516 5 is_stmt 1 view .LVU342
 516:Core/Src/main.c ****     htim16.Init.RepetitionCounter = 0;
 1057              		.loc 1 516 31 is_stmt 0 view .LVU343
 1058 0014 0361     		str	r3, [r0, #16]
 517:Core/Src/main.c ****     htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1059              		.loc 1 517 5 is_stmt 1 view .LVU344
 517:Core/Src/main.c ****     htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1060              		.loc 1 517 35 is_stmt 0 view .LVU345
 1061 0016 4361     		str	r3, [r0, #20]
 518:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1062              		.loc 1 518 5 is_stmt 1 view .LVU346
 518:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1063              		.loc 1 518 35 is_stmt 0 view .LVU347
 1064 0018 8361     		str	r3, [r0, #24]
 519:Core/Src/main.c ****     {
 1065              		.loc 1 519 5 is_stmt 1 view .LVU348
 519:Core/Src/main.c ****     {
 1066              		.loc 1 519 9 is_stmt 0 view .LVU349
 1067 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1068              	.LVL52:
 519:Core/Src/main.c ****     {
 1069              		.loc 1 519 8 view .LVU350
 1070 001e 0028     		cmp	r0, #0
 1071 0020 00D1     		bne	.L67
 527:Core/Src/main.c **** 
 1072              		.loc 1 527 1 view .LVU351
 1073              		@ sp needed
 1074 0022 10BD     		pop	{r4, pc}
 1075              	.L67:
 521:Core/Src/main.c ****     }
 1076              		.loc 1 521 9 is_stmt 1 view .LVU352
 1077 0024 FFF7FEFF 		bl	Error_Handler
 1078              	.LVL53:
 1079              	.L69:
 1080              		.align	2
 1081              	.L68:
 1082 0028 00000000 		.word	htim16
 1083 002c 00440140 		.word	1073824768
 1084 0030 87130000 		.word	4999
 1085              		.cfi_endproc
 1086              	.LFE48:
 1088              		.section	.text.MX_SPI1_Init,"ax",%progbits
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 39


 1089              		.align	1
 1090              		.syntax unified
 1091              		.code	16
 1092              		.thumb_func
 1094              	MX_SPI1_Init:
 1095              	.LFB43:
 256:Core/Src/main.c **** 
 1096              		.loc 1 256 1 view -0
 1097              		.cfi_startproc
 1098              		@ args = 0, pretend = 0, frame = 0
 1099              		@ frame_needed = 0, uses_anonymous_args = 0
 1100 0000 10B5     		push	{r4, lr}
 1101              	.LCFI14:
 1102              		.cfi_def_cfa_offset 8
 1103              		.cfi_offset 4, -8
 1104              		.cfi_offset 14, -4
 266:Core/Src/main.c ****     hspi1.Init.Mode = SPI_MODE_MASTER;
 1105              		.loc 1 266 5 view .LVU354
 266:Core/Src/main.c ****     hspi1.Init.Mode = SPI_MODE_MASTER;
 1106              		.loc 1 266 20 is_stmt 0 view .LVU355
 1107 0002 1048     		ldr	r0, .L73
 1108 0004 104B     		ldr	r3, .L73+4
 1109 0006 0360     		str	r3, [r0]
 267:Core/Src/main.c ****     hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1110              		.loc 1 267 5 is_stmt 1 view .LVU356
 267:Core/Src/main.c ****     hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1111              		.loc 1 267 21 is_stmt 0 view .LVU357
 1112 0008 8223     		movs	r3, #130
 1113 000a 5B00     		lsls	r3, r3, #1
 1114 000c 4360     		str	r3, [r0, #4]
 268:Core/Src/main.c ****   	hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 1115              		.loc 1 268 5 is_stmt 1 view .LVU358
 268:Core/Src/main.c ****   	hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 1116              		.loc 1 268 26 is_stmt 0 view .LVU359
 1117 000e 0023     		movs	r3, #0
 1118 0010 8360     		str	r3, [r0, #8]
 269:Core/Src/main.c ****     hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1119              		.loc 1 269 4 is_stmt 1 view .LVU360
 269:Core/Src/main.c ****     hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1120              		.loc 1 269 24 is_stmt 0 view .LVU361
 1121 0012 F022     		movs	r2, #240
 1122 0014 1201     		lsls	r2, r2, #4
 1123 0016 C260     		str	r2, [r0, #12]
 270:Core/Src/main.c ****     hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1124              		.loc 1 270 5 is_stmt 1 view .LVU362
 270:Core/Src/main.c ****     hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1125              		.loc 1 270 28 is_stmt 0 view .LVU363
 1126 0018 0361     		str	r3, [r0, #16]
 271:Core/Src/main.c ****     hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1127              		.loc 1 271 5 is_stmt 1 view .LVU364
 271:Core/Src/main.c ****     hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1128              		.loc 1 271 25 is_stmt 0 view .LVU365
 1129 001a 4361     		str	r3, [r0, #20]
 272:Core/Src/main.c ****     hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1130              		.loc 1 272 5 is_stmt 1 view .LVU366
 272:Core/Src/main.c ****     hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1131              		.loc 1 272 20 is_stmt 0 view .LVU367
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 40


 1132 001c 8022     		movs	r2, #128
 1133 001e D202     		lsls	r2, r2, #11
 1134 0020 8261     		str	r2, [r0, #24]
 273:Core/Src/main.c ****     hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1135              		.loc 1 273 5 is_stmt 1 view .LVU368
 273:Core/Src/main.c ****     hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1136              		.loc 1 273 34 is_stmt 0 view .LVU369
 1137 0022 1822     		movs	r2, #24
 1138 0024 C261     		str	r2, [r0, #28]
 274:Core/Src/main.c ****     hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1139              		.loc 1 274 5 is_stmt 1 view .LVU370
 274:Core/Src/main.c ****     hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1140              		.loc 1 274 25 is_stmt 0 view .LVU371
 1141 0026 0362     		str	r3, [r0, #32]
 275:Core/Src/main.c ****     hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1142              		.loc 1 275 5 is_stmt 1 view .LVU372
 275:Core/Src/main.c ****     hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1143              		.loc 1 275 23 is_stmt 0 view .LVU373
 1144 0028 4362     		str	r3, [r0, #36]
 276:Core/Src/main.c ****     hspi1.Init.CRCPolynomial = 7;
 1145              		.loc 1 276 5 is_stmt 1 view .LVU374
 276:Core/Src/main.c ****     hspi1.Init.CRCPolynomial = 7;
 1146              		.loc 1 276 31 is_stmt 0 view .LVU375
 1147 002a 8362     		str	r3, [r0, #40]
 277:Core/Src/main.c ****     hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1148              		.loc 1 277 5 is_stmt 1 view .LVU376
 277:Core/Src/main.c ****     hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1149              		.loc 1 277 30 is_stmt 0 view .LVU377
 1150 002c 113A     		subs	r2, r2, #17
 1151 002e C262     		str	r2, [r0, #44]
 278:Core/Src/main.c ****     hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1152              		.loc 1 278 5 is_stmt 1 view .LVU378
 278:Core/Src/main.c ****     hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1153              		.loc 1 278 26 is_stmt 0 view .LVU379
 1154 0030 0363     		str	r3, [r0, #48]
 279:Core/Src/main.c ****     if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1155              		.loc 1 279 5 is_stmt 1 view .LVU380
 279:Core/Src/main.c ****     if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1156              		.loc 1 279 25 is_stmt 0 view .LVU381
 1157 0032 0833     		adds	r3, r3, #8
 1158 0034 4363     		str	r3, [r0, #52]
 280:Core/Src/main.c ****     {
 1159              		.loc 1 280 5 is_stmt 1 view .LVU382
 280:Core/Src/main.c ****     {
 1160              		.loc 1 280 9 is_stmt 0 view .LVU383
 1161 0036 FFF7FEFF 		bl	HAL_SPI_Init
 1162              	.LVL54:
 280:Core/Src/main.c ****     {
 1163              		.loc 1 280 8 view .LVU384
 1164 003a 0028     		cmp	r0, #0
 1165 003c 00D1     		bne	.L72
 288:Core/Src/main.c **** 
 1166              		.loc 1 288 1 view .LVU385
 1167              		@ sp needed
 1168 003e 10BD     		pop	{r4, pc}
 1169              	.L72:
 282:Core/Src/main.c ****     }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 41


 1170              		.loc 1 282 9 is_stmt 1 view .LVU386
 1171 0040 FFF7FEFF 		bl	Error_Handler
 1172              	.LVL55:
 1173              	.L74:
 1174              		.align	2
 1175              	.L73:
 1176 0044 00000000 		.word	.LANCHOR1
 1177 0048 00300140 		.word	1073819648
 1178              		.cfi_endproc
 1179              	.LFE43:
 1181              		.section	.text.SystemClock_Config,"ax",%progbits
 1182              		.align	1
 1183              		.global	SystemClock_Config
 1184              		.syntax unified
 1185              		.code	16
 1186              		.thumb_func
 1188              	SystemClock_Config:
 1189              	.LFB41:
 143:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1190              		.loc 1 143 1 view -0
 1191              		.cfi_startproc
 1192              		@ args = 0, pretend = 0, frame = 80
 1193              		@ frame_needed = 0, uses_anonymous_args = 0
 1194 0000 10B5     		push	{r4, lr}
 1195              	.LCFI15:
 1196              		.cfi_def_cfa_offset 8
 1197              		.cfi_offset 4, -8
 1198              		.cfi_offset 14, -4
 1199 0002 94B0     		sub	sp, sp, #80
 1200              	.LCFI16:
 1201              		.cfi_def_cfa_offset 88
 144:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1202              		.loc 1 144 5 view .LVU388
 144:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1203              		.loc 1 144 24 is_stmt 0 view .LVU389
 1204 0004 3022     		movs	r2, #48
 1205 0006 0021     		movs	r1, #0
 1206 0008 08A8     		add	r0, sp, #32
 1207 000a FFF7FEFF 		bl	memset
 1208              	.LVL56:
 145:Core/Src/main.c ****     RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1209              		.loc 1 145 5 is_stmt 1 view .LVU390
 145:Core/Src/main.c ****     RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1210              		.loc 1 145 24 is_stmt 0 view .LVU391
 1211 000e 1024     		movs	r4, #16
 1212 0010 1022     		movs	r2, #16
 1213 0012 0021     		movs	r1, #0
 1214 0014 04A8     		add	r0, sp, #16
 1215 0016 FFF7FEFF 		bl	memset
 1216              	.LVL57:
 146:Core/Src/main.c **** 
 1217              		.loc 1 146 5 is_stmt 1 view .LVU392
 146:Core/Src/main.c **** 
 1218              		.loc 1 146 30 is_stmt 0 view .LVU393
 1219 001a 1022     		movs	r2, #16
 1220 001c 0021     		movs	r1, #0
 1221 001e 6846     		mov	r0, sp
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 42


 1222 0020 FFF7FEFF 		bl	memset
 1223              	.LVL58:
 151:Core/Src/main.c ****     RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1224              		.loc 1 151 5 is_stmt 1 view .LVU394
 151:Core/Src/main.c ****     RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1225              		.loc 1 151 38 is_stmt 0 view .LVU395
 1226 0024 1223     		movs	r3, #18
 1227 0026 0893     		str	r3, [sp, #32]
 152:Core/Src/main.c ****     RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 1228              		.loc 1 152 5 is_stmt 1 view .LVU396
 152:Core/Src/main.c ****     RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 1229              		.loc 1 152 32 is_stmt 0 view .LVU397
 1230 0028 113B     		subs	r3, r3, #17
 1231 002a 0B93     		str	r3, [sp, #44]
 153:Core/Src/main.c ****     RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1232              		.loc 1 153 5 is_stmt 1 view .LVU398
 153:Core/Src/main.c ****     RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1233              		.loc 1 153 34 is_stmt 0 view .LVU399
 1234 002c 0D93     		str	r3, [sp, #52]
 154:Core/Src/main.c ****     RCC_OscInitStruct.HSI14CalibrationValue = 16;
 1235              		.loc 1 154 5 is_stmt 1 view .LVU400
 154:Core/Src/main.c ****     RCC_OscInitStruct.HSI14CalibrationValue = 16;
 1236              		.loc 1 154 43 is_stmt 0 view .LVU401
 1237 002e 0C94     		str	r4, [sp, #48]
 155:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1238              		.loc 1 155 5 is_stmt 1 view .LVU402
 155:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1239              		.loc 1 155 45 is_stmt 0 view .LVU403
 1240 0030 0E94     		str	r4, [sp, #56]
 156:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1241              		.loc 1 156 5 is_stmt 1 view .LVU404
 156:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1242              		.loc 1 156 36 is_stmt 0 view .LVU405
 1243 0032 0133     		adds	r3, r3, #1
 1244 0034 1093     		str	r3, [sp, #64]
 157:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 1245              		.loc 1 157 5 is_stmt 1 view .LVU406
 158:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 1246              		.loc 1 158 5 view .LVU407
 158:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 1247              		.loc 1 158 34 is_stmt 0 view .LVU408
 1248 0036 A023     		movs	r3, #160
 1249 0038 9B03     		lsls	r3, r3, #14
 1250 003a 1293     		str	r3, [sp, #72]
 159:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1251              		.loc 1 159 5 is_stmt 1 view .LVU409
 160:Core/Src/main.c ****     {
 1252              		.loc 1 160 5 view .LVU410
 160:Core/Src/main.c ****     {
 1253              		.loc 1 160 9 is_stmt 0 view .LVU411
 1254 003c 08A8     		add	r0, sp, #32
 1255 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
 1256              	.LVL59:
 160:Core/Src/main.c ****     {
 1257              		.loc 1 160 8 view .LVU412
 1258 0042 0028     		cmp	r0, #0
 1259 0044 17D1     		bne	.L79
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 43


 166:Core/Src/main.c ****                                 |RCC_CLOCKTYPE_PCLK1;
 1260              		.loc 1 166 5 is_stmt 1 view .LVU413
 166:Core/Src/main.c ****                                 |RCC_CLOCKTYPE_PCLK1;
 1261              		.loc 1 166 33 is_stmt 0 view .LVU414
 1262 0046 0723     		movs	r3, #7
 1263 0048 0493     		str	r3, [sp, #16]
 168:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1264              		.loc 1 168 5 is_stmt 1 view .LVU415
 168:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1265              		.loc 1 168 36 is_stmt 0 view .LVU416
 1266 004a 053B     		subs	r3, r3, #5
 1267 004c 0593     		str	r3, [sp, #20]
 169:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1268              		.loc 1 169 5 is_stmt 1 view .LVU417
 169:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1269              		.loc 1 169 37 is_stmt 0 view .LVU418
 1270 004e 0023     		movs	r3, #0
 1271 0050 0693     		str	r3, [sp, #24]
 170:Core/Src/main.c **** 
 1272              		.loc 1 170 5 is_stmt 1 view .LVU419
 170:Core/Src/main.c **** 
 1273              		.loc 1 170 38 is_stmt 0 view .LVU420
 1274 0052 0793     		str	r3, [sp, #28]
 172:Core/Src/main.c ****     {
 1275              		.loc 1 172 5 is_stmt 1 view .LVU421
 172:Core/Src/main.c ****     {
 1276              		.loc 1 172 9 is_stmt 0 view .LVU422
 1277 0054 0121     		movs	r1, #1
 1278 0056 04A8     		add	r0, sp, #16
 1279 0058 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1280              	.LVL60:
 172:Core/Src/main.c ****     {
 1281              		.loc 1 172 8 view .LVU423
 1282 005c 0028     		cmp	r0, #0
 1283 005e 0CD1     		bne	.L80
 176:Core/Src/main.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 1284              		.loc 1 176 5 is_stmt 1 view .LVU424
 176:Core/Src/main.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 1285              		.loc 1 176 40 is_stmt 0 view .LVU425
 1286 0060 0123     		movs	r3, #1
 1287 0062 0093     		str	r3, [sp]
 177:Core/Src/main.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1288              		.loc 1 177 5 is_stmt 1 view .LVU426
 177:Core/Src/main.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1289              		.loc 1 177 40 is_stmt 0 view .LVU427
 1290 0064 0023     		movs	r3, #0
 1291 0066 0293     		str	r3, [sp, #8]
 178:Core/Src/main.c ****     {
 1292              		.loc 1 178 5 is_stmt 1 view .LVU428
 178:Core/Src/main.c ****     {
 1293              		.loc 1 178 9 is_stmt 0 view .LVU429
 1294 0068 6846     		mov	r0, sp
 1295 006a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1296              	.LVL61:
 178:Core/Src/main.c ****     {
 1297              		.loc 1 178 8 view .LVU430
 1298 006e 0028     		cmp	r0, #0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 44


 1299 0070 05D1     		bne	.L81
 182:Core/Src/main.c **** 
 1300              		.loc 1 182 1 view .LVU431
 1301 0072 14B0     		add	sp, sp, #80
 1302              		@ sp needed
 1303 0074 10BD     		pop	{r4, pc}
 1304              	.L79:
 162:Core/Src/main.c ****     }
 1305              		.loc 1 162 9 is_stmt 1 view .LVU432
 1306 0076 FFF7FEFF 		bl	Error_Handler
 1307              	.LVL62:
 1308              	.L80:
 174:Core/Src/main.c ****     }
 1309              		.loc 1 174 9 view .LVU433
 1310 007a FFF7FEFF 		bl	Error_Handler
 1311              	.LVL63:
 1312              	.L81:
 180:Core/Src/main.c ****     }
 1313              		.loc 1 180 9 view .LVU434
 1314 007e FFF7FEFF 		bl	Error_Handler
 1315              	.LVL64:
 1316              		.cfi_endproc
 1317              	.LFE41:
 1319              		.section	.text.main,"ax",%progbits
 1320              		.align	1
 1321              		.global	main
 1322              		.syntax unified
 1323              		.code	16
 1324              		.thumb_func
 1326              	main:
 1327              	.LFB40:
  87:Core/Src/main.c ****     /* USER CODE BEGIN 1 */
 1328              		.loc 1 87 1 view -0
 1329              		.cfi_startproc
 1330              		@ Volatile: function does not return.
 1331              		@ args = 0, pretend = 0, frame = 0
 1332              		@ frame_needed = 0, uses_anonymous_args = 0
 1333 0000 10B5     		push	{r4, lr}
 1334              	.LCFI17:
 1335              		.cfi_def_cfa_offset 8
 1336              		.cfi_offset 4, -8
 1337              		.cfi_offset 14, -4
  95:Core/Src/main.c **** 
 1338              		.loc 1 95 5 view .LVU436
 1339 0002 FFF7FEFF 		bl	HAL_Init
 1340              	.LVL65:
 102:Core/Src/main.c **** 
 1341              		.loc 1 102 5 view .LVU437
 1342 0006 FFF7FEFF 		bl	SystemClock_Config
 1343              	.LVL66:
 109:Core/Src/main.c ****     MX_ADC_Init();
 1344              		.loc 1 109 5 view .LVU438
 1345 000a FFF7FEFF 		bl	MX_GPIO_Init
 1346              	.LVL67:
 110:Core/Src/main.c ****     MX_TIM1_Init();
 1347              		.loc 1 110 5 view .LVU439
 1348 000e FFF7FEFF 		bl	MX_ADC_Init
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 45


 1349              	.LVL68:
 111:Core/Src/main.c ****     MX_TIM2_Init();
 1350              		.loc 1 111 5 view .LVU440
 1351 0012 FFF7FEFF 		bl	MX_TIM1_Init
 1352              	.LVL69:
 112:Core/Src/main.c ****     MX_TIM3_Init();
 1353              		.loc 1 112 5 view .LVU441
 1354 0016 FFF7FEFF 		bl	MX_TIM2_Init
 1355              	.LVL70:
 113:Core/Src/main.c ****     MX_TIM17_Init();
 1356              		.loc 1 113 5 view .LVU442
 1357 001a FFF7FEFF 		bl	MX_TIM3_Init
 1358              	.LVL71:
 114:Core/Src/main.c ****     MX_USART1_UART_Init();
 1359              		.loc 1 114 5 view .LVU443
 1360 001e FFF7FEFF 		bl	MX_TIM17_Init
 1361              	.LVL72:
 115:Core/Src/main.c ****     MX_TIM14_Init();
 1362              		.loc 1 115 5 view .LVU444
 1363 0022 FFF7FEFF 		bl	MX_USART1_UART_Init
 1364              	.LVL73:
 116:Core/Src/main.c ****     MX_TIM16_Init();
 1365              		.loc 1 116 5 view .LVU445
 1366 0026 FFF7FEFF 		bl	MX_TIM14_Init
 1367              	.LVL74:
 117:Core/Src/main.c ****     MX_SPI1_Init();
 1368              		.loc 1 117 5 view .LVU446
 1369 002a FFF7FEFF 		bl	MX_TIM16_Init
 1370              	.LVL75:
 118:Core/Src/main.c ****     /* USER CODE BEGIN 2 */
 1371              		.loc 1 118 5 view .LVU447
 1372 002e FFF7FEFF 		bl	MX_SPI1_Init
 1373              	.LVL76:
 120:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim16);
 1374              		.loc 1 120 5 view .LVU448
 1375 0032 0748     		ldr	r0, .L84
 1376 0034 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1377              	.LVL77:
 121:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim17);
 1378              		.loc 1 121 5 view .LVU449
 1379 0038 0648     		ldr	r0, .L84+4
 1380 003a FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1381              	.LVL78:
 122:Core/Src/main.c ****     //HAL_TIMEx_HallSensor_Start_IT(&htim2);
 1382              		.loc 1 122 5 view .LVU450
 1383 003e 0648     		ldr	r0, .L84+8
 1384 0040 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1385              	.LVL79:
 124:Core/Src/main.c ****     /* USER CODE END 2 */
 1386              		.loc 1 124 5 view .LVU451
 1387 0044 FFF7FEFF 		bl	Os_Init_Task
 1388              	.LVL80:
 1389              	.L83:
 129:Core/Src/main.c ****     {
 1390              		.loc 1 129 5 discriminator 1 view .LVU452
 132:Core/Src/main.c ****         /* USER CODE BEGIN 3 */
 1391              		.loc 1 132 9 discriminator 1 view .LVU453
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 46


 1392 0048 FFF7FEFF 		bl	Os_Handler
 1393              	.LVL81:
 129:Core/Src/main.c ****     {
 1394              		.loc 1 129 11 discriminator 1 view .LVU454
 1395 004c FCE7     		b	.L83
 1396              	.L85:
 1397 004e C046     		.align	2
 1398              	.L84:
 1399 0050 00000000 		.word	htim14
 1400 0054 00000000 		.word	htim16
 1401 0058 00000000 		.word	htim17
 1402              		.cfi_endproc
 1403              	.LFE40:
 1405              		.global	huart1
 1406              		.global	htim17
 1407              		.global	htim16
 1408              		.global	htim14
 1409              		.global	htim3
 1410              		.global	htim2
 1411              		.global	htim1
 1412              		.global	hspi1
 1413              		.global	hadc
 1414              		.section	.bss.hadc,"aw",%nobits
 1415              		.align	2
 1416              		.set	.LANCHOR0,. + 0
 1419              	hadc:
 1420 0000 00000000 		.space	64
 1420      00000000 
 1420      00000000 
 1420      00000000 
 1420      00000000 
 1421              		.section	.bss.hspi1,"aw",%nobits
 1422              		.align	2
 1423              		.set	.LANCHOR1,. + 0
 1426              	hspi1:
 1427 0000 00000000 		.space	100
 1427      00000000 
 1427      00000000 
 1427      00000000 
 1427      00000000 
 1428              		.section	.bss.htim1,"aw",%nobits
 1429              		.align	2
 1432              	htim1:
 1433 0000 00000000 		.space	180
 1433      00000000 
 1433      00000000 
 1433      00000000 
 1433      00000000 
 1434              		.section	.bss.htim14,"aw",%nobits
 1435              		.align	2
 1438              	htim14:
 1439 0000 00000000 		.space	180
 1439      00000000 
 1439      00000000 
 1439      00000000 
 1439      00000000 
 1440              		.section	.bss.htim16,"aw",%nobits
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 47


 1441              		.align	2
 1444              	htim16:
 1445 0000 00000000 		.space	180
 1445      00000000 
 1445      00000000 
 1445      00000000 
 1445      00000000 
 1446              		.section	.bss.htim17,"aw",%nobits
 1447              		.align	2
 1450              	htim17:
 1451 0000 00000000 		.space	180
 1451      00000000 
 1451      00000000 
 1451      00000000 
 1451      00000000 
 1452              		.section	.bss.htim2,"aw",%nobits
 1453              		.align	2
 1456              	htim2:
 1457 0000 00000000 		.space	180
 1457      00000000 
 1457      00000000 
 1457      00000000 
 1457      00000000 
 1458              		.section	.bss.htim3,"aw",%nobits
 1459              		.align	2
 1462              	htim3:
 1463 0000 00000000 		.space	180
 1463      00000000 
 1463      00000000 
 1463      00000000 
 1463      00000000 
 1464              		.section	.bss.huart1,"aw",%nobits
 1465              		.align	2
 1468              	huart1:
 1469 0000 00000000 		.space	132
 1469      00000000 
 1469      00000000 
 1469      00000000 
 1469      00000000 
 1470              		.text
 1471              	.Letext0:
 1472              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 1473              		.file 4 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 1474              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f031x6.h"
 1475              		.file 6 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 1476              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 1477              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 1478              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 1479              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 1480              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 1481              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_adc.h"
 1482              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 1483              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 1484              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h"
 1485              		.file 16 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 1486              		.file 17 "Core/Inc/main.h"
 1487              		.file 18 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 48


 1488              		.file 19 "Core/Inc/os.h"
 1489              		.file 20 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 49


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:134    .text.MX_GPIO_Init:00000070 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:140    .text.Error_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:146    .text.Error_Handler:00000000 Error_Handler
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:178    .text.MX_ADC_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:183    .text.MX_ADC_Init:00000000 MX_ADC_Init
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:333    .text.MX_ADC_Init:00000094 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:339    .text.MX_TIM1_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:344    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:546    .text.MX_TIM1_Init:000000d0 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1432   .bss.htim1:00000000 htim1
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:553    .text.MX_TIM2_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:558    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:699    .text.MX_TIM2_Init:00000094 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1456   .bss.htim2:00000000 htim2
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:704    .text.MX_TIM3_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:709    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:813    .text.MX_TIM3_Init:0000005c $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1462   .bss.htim3:00000000 htim3
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:820    .text.MX_TIM17_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:825    .text.MX_TIM17_Init:00000000 MX_TIM17_Init
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:879    .text.MX_TIM17_Init:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1450   .bss.htim17:00000000 htim17
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:885    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:890    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:954    .text.MX_USART1_UART_Init:00000030 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1468   .bss.huart1:00000000 huart1
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:960    .text.MX_TIM14_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:965    .text.MX_TIM14_Init:00000000 MX_TIM14_Init
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1016   .text.MX_TIM14_Init:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1438   .bss.htim14:00000000 htim14
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1023   .text.MX_TIM16_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1028   .text.MX_TIM16_Init:00000000 MX_TIM16_Init
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1082   .text.MX_TIM16_Init:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1444   .bss.htim16:00000000 htim16
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1089   .text.MX_SPI1_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1094   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1176   .text.MX_SPI1_Init:00000044 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1182   .text.SystemClock_Config:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1188   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1320   .text.main:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1326   .text.main:00000000 main
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1399   .text.main:00000050 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1426   .bss.hspi1:00000000 hspi1
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1419   .bss.hadc:00000000 hadc
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1415   .bss.hadc:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1422   .bss.hspi1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1429   .bss.htim1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1435   .bss.htim14:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1441   .bss.htim16:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1447   .bss.htim17:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1453   .bss.htim2:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1459   .bss.htim3:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s:1465   .bss.huart1:00000000 $d
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cclJyFH8.s 			page 50



UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_TIM_OC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_OC_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_HallSensor_Init
HAL_TIM_Encoder_Init
HAL_UART_Init
HAL_SPI_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_TIM_Base_Start_IT
Os_Init_Task
Os_Handler
