Timing Analyzer report for AM_ASK
Thu Mar 10 11:39:13 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; AM_ASK                                                  ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.9%      ;
;     Processor 3            ;   1.9%      ;
;     Processor 4            ;   1.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+
; Clock Name                                                          ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                                ; Targets                                                                 ;
+---------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+
; clk                                                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                       ; { clk }                                                                 ;
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|inclk[0] ; { FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+---------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                          ; Note ;
+------------+-----------------+---------------------------------------------------------------------+------+
; 154.11 MHz ; 154.11 MHz      ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 186.08 MHz ; 186.08 MHz      ; clk                                                                 ;      ;
+------------+-----------------+---------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                          ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.489 ; -20.932       ;
; clk                                                                 ; 14.626 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                          ;
+---------------------------------------------------------------------+-------+---------------+
; Clock                                                               ; Slack ; End Point TNS ;
+---------------------------------------------------------------------+-------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.427 ; 0.000         ;
; clk                                                                 ; 0.441 ; 0.000         ;
+---------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------------------+-------+---------------+
; Clock                                                               ; Slack ; End Point TNS ;
+---------------------------------------------------------------------+-------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.799 ; 0.000         ;
; clk                                                                 ; 9.664 ; 0.000         ;
+---------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                ;
+--------+-------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                       ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; -1.489 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.326      ;
; -1.489 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.326      ;
; -1.489 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.326      ;
; -1.489 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.326      ;
; -1.489 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.326      ;
; -1.489 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.326      ;
; -1.489 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.326      ;
; -1.489 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.326      ;
; -1.489 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.326      ;
; -1.489 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.326      ;
; -1.489 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.326      ;
; -1.489 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.326      ;
; -1.489 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.326      ;
; -1.489 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.326      ;
; -1.417 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.254      ;
; -1.417 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.254      ;
; -1.417 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.254      ;
; -1.417 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.254      ;
; -1.417 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.254      ;
; -1.417 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.254      ;
; -1.417 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.254      ;
; -1.417 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.254      ;
; -1.417 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.254      ;
; -1.417 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.254      ;
; -1.417 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.254      ;
; -1.417 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.254      ;
; -1.417 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.254      ;
; -1.417 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.254      ;
; -1.398 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.235      ;
; -1.398 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.235      ;
; -1.398 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.235      ;
; -1.398 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.235      ;
; -1.398 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.235      ;
; -1.398 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.235      ;
; -1.398 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.235      ;
; -1.398 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.235      ;
; -1.398 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.235      ;
; -1.398 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.235      ;
; -1.398 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.235      ;
; -1.398 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.235      ;
; -1.398 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.235      ;
; -1.398 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.235      ;
; -1.340 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.177      ;
; -1.340 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.177      ;
; -1.340 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.177      ;
; -1.340 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.177      ;
; -1.340 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.177      ;
; -1.340 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.177      ;
; -1.340 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.177      ;
; -1.340 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.177      ;
; -1.340 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.177      ;
; -1.340 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.177      ;
; -1.340 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.177      ;
; -1.340 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.177      ;
; -1.340 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.177      ;
; -1.340 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.177      ;
; -1.253 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.090      ;
; -1.253 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.090      ;
; -1.253 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.090      ;
; -1.253 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.090      ;
; -1.253 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.090      ;
; -1.253 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.090      ;
; -1.253 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.090      ;
; -1.253 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.090      ;
; -1.253 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.090      ;
; -1.253 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.090      ;
; -1.253 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.090      ;
; -1.253 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.090      ;
; -1.253 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.090      ;
; -1.253 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 6.090      ;
; -0.976 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 5.813      ;
; -0.976 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 5.813      ;
; -0.976 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 5.813      ;
; -0.976 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 5.813      ;
; -0.976 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 5.813      ;
; -0.976 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 5.813      ;
; -0.976 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 5.813      ;
; -0.976 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 5.813      ;
; -0.976 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 5.813      ;
; -0.976 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 5.813      ;
; -0.976 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 5.813      ;
; -0.976 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 5.813      ;
; -0.976 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 5.813      ;
; -0.976 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.085      ; 5.813      ;
; -0.058 ; adda_out:adda_out_inst|save_data[2] ; add_s[6]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 2.386      ;
; -0.028 ; adda_out:adda_out_inst|save_data[2] ; add_s[7]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 2.356      ;
; 0.088  ; adda_out:adda_out_inst|save_data[2] ; add_s[4]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 2.240      ;
; 0.094  ; adda_out:adda_out_inst|save_data[3] ; add_s[7]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 2.234      ;
; 0.118  ; adda_out:adda_out_inst|save_data[2] ; add_s[5]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 2.210      ;
; 0.179  ; adda_out:adda_out_inst|save_data[1] ; add_s[7]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 2.149      ;
; 0.198  ; adda_out:adda_out_inst|save_data[1] ; add_s[6]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 2.130      ;
; 0.234  ; adda_out:adda_out_inst|save_data[2] ; add_s[2]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 2.094      ;
; 0.238  ; adda_out:adda_out_inst|save_data[5] ; add_s[7]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 2.090      ;
; 0.240  ; adda_out:adda_out_inst|save_data[3] ; add_s[5]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 2.088      ;
; 0.264  ; adda_out:adda_out_inst|save_data[2] ; add_s[3]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 2.064      ;
; 0.270  ; adda_out:adda_out_inst|save_data[3] ; add_s[6]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 2.058      ;
; 0.325  ; adda_out:adda_out_inst|save_data[1] ; add_s[5]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 2.003      ;
; 0.328  ; adda_out:adda_out_inst|save_data[4] ; add_s[7]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 2.000      ;
; 0.344  ; adda_out:adda_out_inst|save_data[1] ; add_s[4]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 1.984      ;
; 0.356  ; adda_out:adda_out_inst|save_data[4] ; add_s[6]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.623     ; 1.972      ;
+--------+-------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                              ;
+--------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.626 ; timer[21]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 5.294      ;
; 14.663 ; timer[29]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 5.257      ;
; 14.769 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.079     ; 5.153      ;
; 14.819 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.079     ; 5.103      ;
; 14.832 ; timer[27]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 5.088      ;
; 14.852 ; timer[22]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 5.068      ;
; 14.870 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.079     ; 5.052      ;
; 14.884 ; timer[30]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 5.036      ;
; 14.920 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.079     ; 5.002      ;
; 14.976 ; timer[23]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 4.944      ;
; 14.989 ; timer[18]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 4.931      ;
; 15.015 ; timer[19]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 4.905      ;
; 15.051 ; timer[31]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 4.869      ;
; 15.053 ; timer[20]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 4.867      ;
; 15.101 ; timer[25]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 4.819      ;
; 15.111 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[30]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.816      ;
; 15.141 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.786      ;
; 15.159 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.074     ; 4.768      ;
; 15.161 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[30]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.766      ;
; 15.166 ; timer[4]                                               ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.754      ;
; 15.191 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.736      ;
; 15.192 ; timer[28]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 4.728      ;
; 15.205 ; timer[21]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.715      ;
; 15.207 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.720      ;
; 15.208 ; timer[21]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.712      ;
; 15.228 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.074     ; 4.699      ;
; 15.242 ; timer[29]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.678      ;
; 15.245 ; timer[29]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.675      ;
; 15.250 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.079     ; 4.672      ;
; 15.257 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[28]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.670      ;
; 15.257 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.670      ;
; 15.282 ; timer[16]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.080     ; 4.639      ;
; 15.287 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.640      ;
; 15.300 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.079     ; 4.622      ;
; 15.307 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[28]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.620      ;
; 15.311 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.616      ;
; 15.336 ; timer[26]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 4.584      ;
; 15.337 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.590      ;
; 15.361 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.566      ;
; 15.403 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[26]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.524      ;
; 15.411 ; timer[27]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.509      ;
; 15.414 ; timer[27]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.506      ;
; 15.431 ; timer[22]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.489      ;
; 15.433 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[27]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.494      ;
; 15.434 ; timer[22]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.486      ;
; 15.453 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[26]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.474      ;
; 15.463 ; timer[30]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.457      ;
; 15.466 ; timer[30]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.454      ;
; 15.472 ; timer[24]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 4.448      ;
; 15.483 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[27]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.444      ;
; 15.493 ; timer[2]                                               ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.084     ; 4.424      ;
; 15.529 ; timer[8]                                               ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 4.393      ;
; 15.549 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[24]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.378      ;
; 15.550 ; timer[17]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.080     ; 4.371      ;
; 15.555 ; timer[23]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.365      ;
; 15.558 ; timer[23]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.362      ;
; 15.562 ; timer[4]                                               ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.358      ;
; 15.568 ; timer[18]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.352      ;
; 15.571 ; timer[18]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.349      ;
; 15.579 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[25]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.348      ;
; 15.586 ; timer[4]                                               ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.076     ; 4.339      ;
; 15.594 ; timer[19]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.326      ;
; 15.597 ; timer[19]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.323      ;
; 15.599 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[24]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.328      ;
; 15.629 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[25]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.298      ;
; 15.630 ; timer[31]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.290      ;
; 15.632 ; timer[20]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.288      ;
; 15.633 ; timer[31]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.287      ;
; 15.635 ; timer[20]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.285      ;
; 15.645 ; timer[4]                                               ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.076     ; 4.280      ;
; 15.670 ; timer[13]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 4.252      ;
; 15.678 ; timer[12]                                              ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.242      ;
; 15.680 ; timer[25]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.240      ;
; 15.683 ; timer[25]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.237      ;
; 15.695 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[22]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.232      ;
; 15.703 ; timer[10]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 4.219      ;
; 15.725 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[23]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.202      ;
; 15.728 ; timer[3]                                               ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.084     ; 4.189      ;
; 15.732 ; timer[4]                                               ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.076     ; 4.193      ;
; 15.735 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[7]                                                ; clk          ; clk         ; 20.000       ; -0.079     ; 4.187      ;
; 15.745 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[22]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.182      ;
; 15.757 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.163      ;
; 15.762 ; timer[4]                                               ; timer[30]                                               ; clk          ; clk         ; 20.000       ; -0.076     ; 4.163      ;
; 15.771 ; timer[28]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.149      ;
; 15.771 ; timer[21]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.144      ;
; 15.772 ; timer[21]                                              ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.143      ;
; 15.772 ; timer[21]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.143      ;
; 15.772 ; timer[21]                                              ; timer[7]                                                ; clk          ; clk         ; 20.000       ; -0.086     ; 4.143      ;
; 15.773 ; timer[21]                                              ; timer[4]                                                ; clk          ; clk         ; 20.000       ; -0.086     ; 4.142      ;
; 15.774 ; timer[28]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.146      ;
; 15.775 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[23]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 4.152      ;
; 15.785 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[7]                                                ; clk          ; clk         ; 20.000       ; -0.079     ; 4.137      ;
; 15.786 ; timer[6]                                               ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.084     ; 4.131      ;
; 15.787 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; clk          ; clk         ; 20.000       ; -0.081     ; 4.133      ;
; 15.802 ; timer[29]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.113      ;
; 15.803 ; timer[29]                                              ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.112      ;
; 15.803 ; timer[29]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.112      ;
; 15.803 ; timer[29]                                              ; timer[7]                                                ; clk          ; clk         ; 20.000       ; -0.086     ; 4.112      ;
; 15.804 ; timer[29]                                              ; timer[4]                                                ; clk          ; clk         ; 20.000       ; -0.086     ; 4.111      ;
; 15.814 ; timer[3]                                               ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 4.108      ;
+--------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                  ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 0.427 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.155      ;
; 0.428 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.159      ;
; 0.428 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.156      ;
; 0.431 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.159      ;
; 0.445 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.176      ;
; 0.448 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.181      ;
; 0.454 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.187      ;
; 0.458 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.191      ;
; 0.460 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.193      ;
; 0.482 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.205      ;
; 0.483 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.211      ;
; 0.496 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.229      ;
; 0.499 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a7~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.223      ;
; 0.507 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.800      ;
; 0.517 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a7~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.241      ;
; 0.522 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.247      ;
; 0.538 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.261      ;
; 0.539 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.264      ;
; 0.625 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[16]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.628 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[8]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.628 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.629 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[12]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.630 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.641 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[11]                                                     ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[0]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.645 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.660 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.953      ;
; 0.667 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[11]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[11]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.960      ;
; 0.667 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[9]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[9]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.960      ;
; 0.667 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[9]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[9]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.960      ;
; 0.668 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[11]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[11]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.668 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[10]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[10]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.669 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[12]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[12]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.961      ;
; 0.669 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[10]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[10]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.962      ;
; 0.669 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[8]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[8]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.962      ;
; 0.669 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[12]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[12]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.961      ;
; 0.685 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.978      ;
; 0.693 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.986      ;
; 0.697 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.990      ;
; 0.728 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[12]                                                    ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[12]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.017      ;
; 0.729 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[8]                                                     ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.018      ;
; 0.729 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[10]                                                    ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[10]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.018      ;
; 0.729 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.480      ;
; 0.732 ; out_data[13]                                                                                                                      ; am_u[13]                                                                                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.023      ;
; 0.736 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.740 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.740 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[15]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.740 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[13]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[18]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.748 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.756 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.759 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.052      ;
; 0.762 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[16] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[16]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; out_data[1]                                                                                                                       ; am_u[1]                                                                                                                                                                  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[8]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[8]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.499      ;
; 0.766 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[14]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.771 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.507      ;
; 0.783 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.514      ;
; 0.786 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a7~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.518      ;
; 0.788 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.524      ;
; 0.790 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[9]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[9]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.441 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.168      ;
; 0.445 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.172      ;
; 0.454 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.181      ;
; 0.460 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.187      ;
; 0.466 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.758      ;
; 0.475 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.202      ;
; 0.476 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.203      ;
; 0.737 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.034      ;
; 0.746 ; timer[11]                                               ; timer[11]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; timer[10]                                               ; timer[10]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.038      ;
; 0.748 ; timer[9]                                                ; timer[9]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.040      ;
; 0.762 ; timer[22]                                               ; timer[22]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; timer[18]                                               ; timer[18]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; timer[6]                                                ; timer[6]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; timer[2]                                                ; timer[2]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; timer[30]                                               ; timer[30]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; timer[20]                                               ; timer[20]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; timer[19]                                               ; timer[19]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; timer[13]                                               ; timer[13]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; timer[3]                                                ; timer[3]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; timer[29]                                               ; timer[29]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer[28]                                               ; timer[28]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer[27]                                               ; timer[27]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer[26]                                               ; timer[26]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer[24]                                               ; timer[24]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer[21]                                               ; timer[21]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer[8]                                                ; timer[8]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; timer[5]                                                ; timer[5]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; timer[31]                                               ; timer[31]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; timer[25]                                               ; timer[25]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; timer[23]                                               ; timer[23]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.493      ;
; 0.767 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.782 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.074      ;
; 0.805 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.532      ;
; 1.013 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.305      ;
; 1.091 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.383      ;
; 1.092 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.385      ;
; 1.099 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; timer[10]                                               ; timer[11]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16]                                                                            ; clk          ; clk         ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.394      ;
; 1.103 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.395      ;
; 1.108 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; timer[9]                                                ; timer[10]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.403      ;
; 1.112 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.404      ;
; 1.116 ; timer[18]                                               ; timer[19]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+---------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                          ; Note ;
+------------+-----------------+---------------------------------------------------------------------+------+
; 167.81 MHz ; 167.81 MHz      ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 199.32 MHz ; 199.32 MHz      ; clk                                                                 ;      ;
+------------+-----------------+---------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                           ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.959 ; -13.426       ;
; clk                                                                 ; 14.983 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                           ;
+---------------------------------------------------------------------+-------+---------------+
; Clock                                                               ; Slack ; End Point TNS ;
+---------------------------------------------------------------------+-------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
; clk                                                                 ; 0.417 ; 0.000         ;
+---------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+---------------------------------------------------------------------+-------+---------------+
; Clock                                                               ; Slack ; End Point TNS ;
+---------------------------------------------------------------------+-------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.799 ; 0.000         ;
; clk                                                                 ; 9.669 ; 0.000         ;
+---------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+--------+-------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                       ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; -0.959 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.796      ;
; -0.959 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.796      ;
; -0.959 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.796      ;
; -0.959 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.796      ;
; -0.959 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.796      ;
; -0.959 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.796      ;
; -0.959 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.796      ;
; -0.959 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.796      ;
; -0.959 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.796      ;
; -0.959 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.796      ;
; -0.959 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.796      ;
; -0.959 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.796      ;
; -0.959 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.796      ;
; -0.959 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.796      ;
; -0.891 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.728      ;
; -0.891 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.728      ;
; -0.891 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.728      ;
; -0.891 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.728      ;
; -0.891 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.728      ;
; -0.891 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.728      ;
; -0.891 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.728      ;
; -0.891 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.728      ;
; -0.891 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.728      ;
; -0.891 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.728      ;
; -0.891 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.728      ;
; -0.891 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.728      ;
; -0.891 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.728      ;
; -0.891 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.728      ;
; -0.876 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.713      ;
; -0.876 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.713      ;
; -0.876 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.713      ;
; -0.876 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.713      ;
; -0.876 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.713      ;
; -0.876 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.713      ;
; -0.876 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.713      ;
; -0.876 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.713      ;
; -0.876 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.713      ;
; -0.876 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.713      ;
; -0.876 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.713      ;
; -0.876 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.713      ;
; -0.876 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.713      ;
; -0.876 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.713      ;
; -0.829 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.666      ;
; -0.829 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.666      ;
; -0.829 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.666      ;
; -0.829 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.666      ;
; -0.829 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.666      ;
; -0.829 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.666      ;
; -0.829 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.666      ;
; -0.829 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.666      ;
; -0.829 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.666      ;
; -0.829 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.666      ;
; -0.829 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.666      ;
; -0.829 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.666      ;
; -0.829 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.666      ;
; -0.829 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.666      ;
; -0.750 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.587      ;
; -0.750 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.587      ;
; -0.750 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.587      ;
; -0.750 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.587      ;
; -0.750 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.587      ;
; -0.750 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.587      ;
; -0.750 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.587      ;
; -0.750 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.587      ;
; -0.750 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.587      ;
; -0.750 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.587      ;
; -0.750 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.587      ;
; -0.750 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.587      ;
; -0.750 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.587      ;
; -0.750 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.587      ;
; -0.499 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.336      ;
; -0.499 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.336      ;
; -0.499 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.336      ;
; -0.499 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.336      ;
; -0.499 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.336      ;
; -0.499 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.336      ;
; -0.499 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.336      ;
; -0.499 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.336      ;
; -0.499 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.336      ;
; -0.499 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.336      ;
; -0.499 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.336      ;
; -0.499 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.336      ;
; -0.499 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.336      ;
; -0.499 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 5.336      ;
; 0.478  ; adda_out:adda_out_inst|save_data[2] ; add_s[6]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.281     ; 2.193      ;
; 0.517  ; adda_out:adda_out_inst|save_data[2] ; add_s[7]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.281     ; 2.154      ;
; 0.604  ; adda_out:adda_out_inst|save_data[2] ; add_s[4]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.281     ; 2.067      ;
; 0.643  ; adda_out:adda_out_inst|save_data[2] ; add_s[5]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.281     ; 2.028      ;
; 0.671  ; adda_out:adda_out_inst|save_data[3] ; add_s[7]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.281     ; 2.000      ;
; 0.730  ; adda_out:adda_out_inst|save_data[2] ; add_s[2]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.281     ; 1.941      ;
; 0.741  ; adda_out:adda_out_inst|save_data[1] ; add_s[6]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.281     ; 1.930      ;
; 0.749  ; adda_out:adda_out_inst|save_data[1] ; add_s[7]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.281     ; 1.922      ;
; 0.769  ; adda_out:adda_out_inst|save_data[2] ; add_s[3]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.281     ; 1.902      ;
; 0.795  ; adda_out:adda_out_inst|save_data[5] ; add_s[7]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.281     ; 1.876      ;
; 0.797  ; adda_out:adda_out_inst|save_data[3] ; add_s[5]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.281     ; 1.874      ;
; 0.806  ; add_s[0]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 4.031      ;
; 0.806  ; add_s[0]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 4.031      ;
; 0.806  ; add_s[0]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 4.031      ;
; 0.806  ; add_s[0]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 4.031      ;
; 0.806  ; add_s[0]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.068      ; 4.031      ;
+--------+-------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                   ;
+--------+--------------------------------------------------------+-------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-------------+--------------+-------------+--------------+------------+------------+
; 14.983 ; timer[21]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.947      ;
; 15.016 ; timer[29]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.914      ;
; 15.130 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[15]   ; clk          ; clk         ; 20.000       ; -0.070     ; 4.802      ;
; 15.170 ; timer[27]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.760      ;
; 15.178 ; timer[22]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.752      ;
; 15.181 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[15]   ; clk          ; clk         ; 20.000       ; -0.070     ; 4.751      ;
; 15.203 ; timer[30]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.727      ;
; 15.234 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[14]   ; clk          ; clk         ; 20.000       ; -0.070     ; 4.698      ;
; 15.285 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[14]   ; clk          ; clk         ; 20.000       ; -0.070     ; 4.647      ;
; 15.291 ; timer[23]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.639      ;
; 15.299 ; timer[18]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.631      ;
; 15.326 ; timer[19]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.604      ;
; 15.345 ; timer[31]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.585      ;
; 15.347 ; timer[20]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.583      ;
; 15.383 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; binary_data ; clk          ; clk         ; 20.000       ; -0.068     ; 4.551      ;
; 15.406 ; timer[25]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.524      ;
; 15.448 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; binary_data ; clk          ; clk         ; 20.000       ; -0.068     ; 4.486      ;
; 15.476 ; timer[28]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.454      ;
; 15.527 ; timer[21]                                              ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.403      ;
; 15.530 ; timer[21]                                              ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.400      ;
; 15.531 ; timer[16]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.399      ;
; 15.560 ; timer[29]                                              ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.370      ;
; 15.563 ; timer[29]                                              ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.367      ;
; 15.578 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[30]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.356      ;
; 15.583 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[12]   ; clk          ; clk         ; 20.000       ; -0.070     ; 4.349      ;
; 15.584 ; timer[4]                                               ; timer[15]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.346      ;
; 15.602 ; timer[26]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.328      ;
; 15.612 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.322      ;
; 15.617 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[31]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.317      ;
; 15.629 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[30]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.305      ;
; 15.634 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[12]   ; clk          ; clk         ; 20.000       ; -0.070     ; 4.298      ;
; 15.663 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.271      ;
; 15.665 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.269      ;
; 15.668 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[31]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.266      ;
; 15.704 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[28]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.230      ;
; 15.714 ; timer[27]                                              ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.216      ;
; 15.716 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.218      ;
; 15.717 ; timer[27]                                              ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.213      ;
; 15.722 ; timer[22]                                              ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.208      ;
; 15.725 ; timer[22]                                              ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.205      ;
; 15.730 ; timer[24]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.200      ;
; 15.743 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[29]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.191      ;
; 15.747 ; timer[30]                                              ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.183      ;
; 15.750 ; timer[30]                                              ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.180      ;
; 15.755 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[28]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.179      ;
; 15.781 ; timer[17]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.072     ; 4.149      ;
; 15.794 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[29]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.140      ;
; 15.813 ; timer[8]                                               ; binary_data ; clk          ; clk         ; 20.000       ; -0.071     ; 4.118      ;
; 15.830 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[26]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.104      ;
; 15.835 ; timer[23]                                              ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.095      ;
; 15.838 ; timer[23]                                              ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.092      ;
; 15.843 ; timer[18]                                              ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.087      ;
; 15.846 ; timer[18]                                              ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.084      ;
; 15.869 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[27]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.065      ;
; 15.870 ; timer[19]                                              ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.060      ;
; 15.873 ; timer[19]                                              ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.057      ;
; 15.878 ; timer[4]                                               ; timer[14]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.052      ;
; 15.878 ; timer[2]                                               ; timer[15]   ; clk          ; clk         ; 20.000       ; -0.073     ; 4.051      ;
; 15.881 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[26]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.053      ;
; 15.889 ; timer[31]                                              ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.041      ;
; 15.891 ; timer[20]                                              ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.039      ;
; 15.892 ; timer[31]                                              ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.038      ;
; 15.894 ; timer[20]                                              ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.072     ; 4.036      ;
; 15.920 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[27]   ; clk          ; clk         ; 20.000       ; -0.068     ; 4.014      ;
; 15.950 ; timer[25]                                              ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.072     ; 3.980      ;
; 15.953 ; timer[25]                                              ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.072     ; 3.977      ;
; 15.956 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[24]   ; clk          ; clk         ; 20.000       ; -0.068     ; 3.978      ;
; 15.963 ; timer[10]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.071     ; 3.968      ;
; 15.979 ; timer[13]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.071     ; 3.952      ;
; 15.995 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[25]   ; clk          ; clk         ; 20.000       ; -0.068     ; 3.939      ;
; 15.999 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[7]    ; clk          ; clk         ; 20.000       ; -0.070     ; 3.933      ;
; 16.007 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[24]   ; clk          ; clk         ; 20.000       ; -0.068     ; 3.927      ;
; 16.020 ; timer[28]                                              ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.072     ; 3.910      ;
; 16.023 ; timer[28]                                              ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.072     ; 3.907      ;
; 16.025 ; timer[3]                                               ; binary_data ; clk          ; clk         ; 20.000       ; -0.071     ; 3.906      ;
; 16.027 ; timer[12]                                              ; timer[15]   ; clk          ; clk         ; 20.000       ; -0.072     ; 3.903      ;
; 16.046 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[25]   ; clk          ; clk         ; 20.000       ; -0.068     ; 3.888      ;
; 16.050 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[7]    ; clk          ; clk         ; 20.000       ; -0.070     ; 3.882      ;
; 16.066 ; timer[4]                                               ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.070     ; 3.866      ;
; 16.075 ; timer[16]                                              ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.072     ; 3.855      ;
; 16.078 ; timer[16]                                              ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.072     ; 3.852      ;
; 16.082 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[22]   ; clk          ; clk         ; 20.000       ; -0.068     ; 3.852      ;
; 16.086 ; timer[3]                                               ; timer[15]   ; clk          ; clk         ; 20.000       ; -0.073     ; 3.843      ;
; 16.105 ; timer[4]                                               ; timer[31]   ; clk          ; clk         ; 20.000       ; -0.070     ; 3.827      ;
; 16.119 ; timer[21]                                              ; timer[15]   ; clk          ; clk         ; 20.000       ; -0.074     ; 3.809      ;
; 16.119 ; timer[21]                                              ; timer[12]   ; clk          ; clk         ; 20.000       ; -0.074     ; 3.809      ;
; 16.120 ; timer[21]                                              ; timer[4]    ; clk          ; clk         ; 20.000       ; -0.074     ; 3.808      ;
; 16.120 ; timer[21]                                              ; timer[14]   ; clk          ; clk         ; 20.000       ; -0.074     ; 3.808      ;
; 16.120 ; timer[21]                                              ; timer[7]    ; clk          ; clk         ; 20.000       ; -0.074     ; 3.808      ;
; 16.121 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[23]   ; clk          ; clk         ; 20.000       ; -0.068     ; 3.813      ;
; 16.130 ; timer[11]                                              ; binary_data ; clk          ; clk         ; 20.000       ; -0.071     ; 3.801      ;
; 16.132 ; timer[6]                                               ; timer[15]   ; clk          ; clk         ; 20.000       ; -0.073     ; 3.797      ;
; 16.133 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[22]   ; clk          ; clk         ; 20.000       ; -0.068     ; 3.801      ;
; 16.140 ; timer[7]                                               ; timer[15]   ; clk          ; clk         ; 20.000       ; -0.072     ; 3.790      ;
; 16.141 ; timer[5]                                               ; binary_data ; clk          ; clk         ; 20.000       ; -0.071     ; 3.790      ;
; 16.143 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[4]    ; clk          ; clk         ; 20.000       ; -0.070     ; 3.789      ;
; 16.146 ; timer[26]                                              ; timer[16]   ; clk          ; clk         ; 20.000       ; -0.072     ; 3.784      ;
; 16.149 ; timer[26]                                              ; timer[17]   ; clk          ; clk         ; 20.000       ; -0.072     ; 3.781      ;
; 16.160 ; timer[29]                                              ; timer[15]   ; clk          ; clk         ; 20.000       ; -0.074     ; 3.768      ;
; 16.160 ; timer[29]                                              ; timer[12]   ; clk          ; clk         ; 20.000       ; -0.074     ; 3.768      ;
+--------+--------------------------------------------------------+-------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                  ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.052      ;
; 0.403 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.056      ;
; 0.403 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.053      ;
; 0.406 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.056      ;
; 0.420 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.076      ;
; 0.425 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.079      ;
; 0.430 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.084      ;
; 0.435 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.089      ;
; 0.436 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.090      ;
; 0.454 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.103      ;
; 0.458 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.105      ;
; 0.467 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.121      ;
; 0.470 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.481 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a7~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.125      ;
; 0.499 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a7~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.143      ;
; 0.499 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.144      ;
; 0.507 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.154      ;
; 0.516 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.161      ;
; 0.578 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[16]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.581 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[8]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.849      ;
; 0.581 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.849      ;
; 0.582 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[12]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.850      ;
; 0.583 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.851      ;
; 0.598 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[11]                                                     ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[0]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.602 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.611 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.879      ;
; 0.618 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.886      ;
; 0.619 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.887      ;
; 0.620 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[12]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[12]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[11]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[11]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[9]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[9]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[12]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[12]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[10]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[10]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[9]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[9]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.887      ;
; 0.621 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[10]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[10]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.622 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[8]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[8]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.890      ;
; 0.622 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[11]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[11]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.889      ;
; 0.629 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.897      ;
; 0.645 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[12]                                                    ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[12]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.646 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[8]                                                     ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[10]                                                    ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[10]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.657 ; out_data[13]                                                                                                                      ; am_u[13]                                                                                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.921      ;
; 0.672 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.342      ;
; 0.683 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.685 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.688 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[13]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[15]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[18]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.698 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.705 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.359      ;
; 0.706 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[16] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[16]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[8]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[8]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; out_data[1]                                                                                                                       ; am_u[1]                                                                                                                                                                  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.369      ;
; 0.711 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.717 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[14]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.721 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.377      ;
; 0.724 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a7~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.377      ;
; 0.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.384      ;
; 0.735 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[9]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[9]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.002      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.417 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.421 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.069      ;
; 0.424 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.072      ;
; 0.433 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.081      ;
; 0.436 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.084      ;
; 0.450 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.098      ;
; 0.453 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.101      ;
; 0.684 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.693 ; timer[11]                                               ; timer[11]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.960      ;
; 0.695 ; timer[10]                                               ; timer[10]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.697 ; timer[9]                                                ; timer[9]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.705 ; timer[6]                                                ; timer[6]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; timer[22]                                               ; timer[22]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; timer[13]                                               ; timer[13]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; timer[5]                                                ; timer[5]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; timer[3]                                                ; timer[3]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; timer[2]                                                ; timer[2]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; timer[29]                                               ; timer[29]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; timer[21]                                               ; timer[21]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; timer[19]                                               ; timer[19]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; timer[18]                                               ; timer[18]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; timer[8]                                                ; timer[8]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; timer[30]                                               ; timer[30]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; timer[28]                                               ; timer[28]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; timer[27]                                               ; timer[27]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; timer[26]                                               ; timer[26]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; timer[20]                                               ; timer[20]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; timer[31]                                               ; timer[31]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; timer[24]                                               ; timer[24]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; timer[25]                                               ; timer[25]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; timer[23]                                               ; timer[23]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.716 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.364      ;
; 0.729 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.996      ;
; 0.748 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.396      ;
; 0.899 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.166      ;
; 1.005 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16]                                                                            ; clk          ; clk         ; 0.000        ; 0.071      ; 1.271      ;
; 1.005 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.274      ;
; 1.008 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.275      ;
; 1.010 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.277      ;
; 1.010 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.277      ;
; 1.010 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.277      ;
; 1.011 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.278      ;
; 1.012 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.279      ;
; 1.016 ; timer[9]                                                ; timer[10]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.283      ;
; 1.019 ; timer[10]                                               ; timer[11]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.288      ;
; 1.023 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.290      ;
; 1.024 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.291      ;
; 1.025 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.292      ;
; 1.026 ; timer[5]                                                ; timer[6]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.293      ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                           ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.213  ; 0.000         ;
; clk                                                                 ; 17.664 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                           ;
+---------------------------------------------------------------------+-------+---------------+
; Clock                                                               ; Slack ; End Point TNS ;
+---------------------------------------------------------------------+-------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.137 ; 0.000         ;
; clk                                                                 ; 0.154 ; 0.000         ;
+---------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+---------------------------------------------------------------------+-------+---------------+
; Clock                                                               ; Slack ; End Point TNS ;
+---------------------------------------------------------------------+-------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.232 ; 0.000         ;
; clk                                                                 ; 9.372 ; 0.000         ;
+---------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                ;
+-------+-------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                       ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 2.213 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.709      ;
; 2.213 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.709      ;
; 2.213 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.709      ;
; 2.213 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.709      ;
; 2.213 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.709      ;
; 2.213 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.709      ;
; 2.213 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.709      ;
; 2.213 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.709      ;
; 2.213 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.709      ;
; 2.213 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.709      ;
; 2.213 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.709      ;
; 2.213 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.709      ;
; 2.213 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.709      ;
; 2.213 ; add_s[4]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.709      ;
; 2.249 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.673      ;
; 2.249 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.673      ;
; 2.249 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.673      ;
; 2.249 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.673      ;
; 2.249 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.673      ;
; 2.249 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.673      ;
; 2.249 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.673      ;
; 2.249 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.673      ;
; 2.249 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.673      ;
; 2.249 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.673      ;
; 2.249 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.673      ;
; 2.249 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.673      ;
; 2.249 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.673      ;
; 2.249 ; add_s[2]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.673      ;
; 2.262 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.660      ;
; 2.262 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.660      ;
; 2.262 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.660      ;
; 2.262 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.660      ;
; 2.262 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.660      ;
; 2.262 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.660      ;
; 2.262 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.660      ;
; 2.262 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.660      ;
; 2.262 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.660      ;
; 2.262 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.660      ;
; 2.262 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.660      ;
; 2.262 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.660      ;
; 2.262 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.660      ;
; 2.262 ; add_s[3]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.660      ;
; 2.285 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.637      ;
; 2.285 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.637      ;
; 2.285 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.637      ;
; 2.285 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.637      ;
; 2.285 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.637      ;
; 2.285 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.637      ;
; 2.285 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.637      ;
; 2.285 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.637      ;
; 2.285 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.637      ;
; 2.285 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.637      ;
; 2.285 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.637      ;
; 2.285 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.637      ;
; 2.285 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.637      ;
; 2.285 ; add_s[6]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.637      ;
; 2.330 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.592      ;
; 2.330 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.592      ;
; 2.330 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.592      ;
; 2.330 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.592      ;
; 2.330 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.592      ;
; 2.330 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.592      ;
; 2.330 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.592      ;
; 2.330 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.592      ;
; 2.330 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.592      ;
; 2.330 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.592      ;
; 2.330 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.592      ;
; 2.330 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.592      ;
; 2.330 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.592      ;
; 2.330 ; add_s[5]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.592      ;
; 2.458 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[14] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.464      ;
; 2.458 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.464      ;
; 2.458 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.464      ;
; 2.458 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.464      ;
; 2.458 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.464      ;
; 2.458 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.464      ;
; 2.458 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.464      ;
; 2.458 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.464      ;
; 2.458 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.464      ;
; 2.458 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.464      ;
; 2.458 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.464      ;
; 2.458 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.464      ;
; 2.458 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.464      ;
; 2.458 ; add_s[7]                            ; mult:mult_inst|lpm_mult:lpm_mult_component|mult_f3p:auto_generated|result[13] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.050      ; 2.464      ;
; 2.624 ; adda_out:adda_out_inst|save_data[2] ; add_s[7]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 1.001      ;
; 2.654 ; adda_out:adda_out_inst|save_data[2] ; add_s[6]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 0.971      ;
; 2.669 ; adda_out:adda_out_inst|save_data[3] ; add_s[7]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 0.956      ;
; 2.687 ; adda_out:adda_out_inst|save_data[2] ; add_s[5]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 0.938      ;
; 2.710 ; adda_out:adda_out_inst|save_data[1] ; add_s[7]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 0.915      ;
; 2.722 ; adda_out:adda_out_inst|save_data[2] ; add_s[4]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 0.903      ;
; 2.728 ; adda_out:adda_out_inst|save_data[3] ; add_s[6]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 0.897      ;
; 2.732 ; adda_out:adda_out_inst|save_data[3] ; add_s[5]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 0.893      ;
; 2.734 ; adda_out:adda_out_inst|save_data[5] ; add_s[7]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 0.891      ;
; 2.737 ; adda_out:adda_out_inst|save_data[1] ; add_s[6]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 0.888      ;
; 2.755 ; adda_out:adda_out_inst|save_data[2] ; add_s[3]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 0.870      ;
; 2.773 ; adda_out:adda_out_inst|save_data[1] ; add_s[5]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 0.852      ;
; 2.783 ; adda_out:adda_out_inst|save_data[4] ; add_s[7]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 0.842      ;
; 2.790 ; adda_out:adda_out_inst|save_data[2] ; add_s[2]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 0.835      ;
; 2.793 ; adda_out:adda_out_inst|save_data[5] ; add_s[6]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 0.832      ;
; 2.796 ; adda_out:adda_out_inst|save_data[3] ; add_s[4]                                                                      ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.312     ; 0.829      ;
+-------+-------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                               ;
+--------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.664 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 2.288      ;
; 17.668 ; timer[21]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 2.283      ;
; 17.679 ; timer[29]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 2.272      ;
; 17.682 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 2.270      ;
; 17.768 ; timer[22]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 2.183      ;
; 17.778 ; timer[30]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 2.173      ;
; 17.790 ; timer[27]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 2.161      ;
; 17.821 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 2.131      ;
; 17.821 ; timer[23]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 2.130      ;
; 17.829 ; timer[4]                                               ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 2.122      ;
; 17.830 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 2.124      ;
; 17.835 ; timer[18]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 2.116      ;
; 17.839 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 2.113      ;
; 17.848 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 2.106      ;
; 17.851 ; timer[31]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 2.100      ;
; 17.857 ; timer[20]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 2.094      ;
; 17.861 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.033     ; 2.093      ;
; 17.866 ; timer[19]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 2.085      ;
; 17.883 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 2.071      ;
; 17.894 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[30]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 2.060      ;
; 17.898 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 2.056      ;
; 17.901 ; timer[25]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 2.050      ;
; 17.901 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.033     ; 2.053      ;
; 17.901 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 2.053      ;
; 17.909 ; timer[16]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 2.042      ;
; 17.912 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[30]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 2.042      ;
; 17.913 ; timer[28]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 2.038      ;
; 17.916 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 2.038      ;
; 17.918 ; timer[21]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 2.033      ;
; 17.920 ; timer[21]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 2.031      ;
; 17.929 ; timer[29]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 2.022      ;
; 17.931 ; timer[29]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 2.020      ;
; 17.962 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[28]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.992      ;
; 17.966 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[27]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.988      ;
; 17.980 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[28]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.974      ;
; 17.984 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[27]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.970      ;
; 17.986 ; timer[4]                                               ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.965      ;
; 17.995 ; timer[4]                                               ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.034     ; 1.958      ;
; 17.997 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 1.955      ;
; 17.999 ; timer[2]                                               ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.037     ; 1.951      ;
; 18.003 ; timer[26]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 1.948      ;
; 18.015 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 1.937      ;
; 18.018 ; timer[22]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.933      ;
; 18.020 ; timer[22]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.931      ;
; 18.025 ; timer[17]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 1.926      ;
; 18.025 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.929      ;
; 18.028 ; timer[30]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.923      ;
; 18.030 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[26]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.924      ;
; 18.030 ; timer[30]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.921      ;
; 18.034 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[25]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.920      ;
; 18.040 ; timer[27]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.911      ;
; 18.042 ; timer[27]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.909      ;
; 18.043 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.911      ;
; 18.048 ; timer[4]                                               ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.034     ; 1.905      ;
; 18.048 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[26]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.906      ;
; 18.052 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[25]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.902      ;
; 18.059 ; timer[4]                                               ; timer[30]                                               ; clk          ; clk         ; 20.000       ; -0.034     ; 1.894      ;
; 18.061 ; timer[24]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 1.890      ;
; 18.063 ; timer[4]                                               ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.034     ; 1.890      ;
; 18.071 ; timer[23]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.880      ;
; 18.072 ; timer[12]                                              ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.879      ;
; 18.073 ; timer[23]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.878      ;
; 18.085 ; timer[18]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.866      ;
; 18.087 ; timer[18]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.864      ;
; 18.098 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[24]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.856      ;
; 18.101 ; timer[8]                                               ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.035     ; 1.851      ;
; 18.101 ; timer[31]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.850      ;
; 18.102 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[23]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.852      ;
; 18.103 ; timer[31]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.848      ;
; 18.107 ; timer[20]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.844      ;
; 18.109 ; timer[20]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.842      ;
; 18.116 ; timer[3]                                               ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.037     ; 1.834      ;
; 18.116 ; timer[19]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.835      ;
; 18.116 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[24]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.838      ;
; 18.118 ; timer[19]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.833      ;
; 18.119 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; clk          ; clk         ; 20.000       ; -0.037     ; 1.831      ;
; 18.120 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[23]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.834      ;
; 18.122 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[7]                                                ; clk          ; clk         ; 20.000       ; -0.035     ; 1.830      ;
; 18.127 ; timer[4]                                               ; timer[28]                                               ; clk          ; clk         ; 20.000       ; -0.034     ; 1.826      ;
; 18.131 ; timer[4]                                               ; timer[27]                                               ; clk          ; clk         ; 20.000       ; -0.034     ; 1.822      ;
; 18.139 ; timer[6]                                               ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.037     ; 1.811      ;
; 18.140 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[7]                                                ; clk          ; clk         ; 20.000       ; -0.035     ; 1.812      ;
; 18.143 ; timer[3]                                               ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.035     ; 1.809      ;
; 18.151 ; timer[25]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.800      ;
; 18.152 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; clk          ; clk         ; 20.000       ; -0.037     ; 1.798      ;
; 18.153 ; timer[25]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.798      ;
; 18.156 ; timer[2]                                               ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.037     ; 1.794      ;
; 18.159 ; timer[16]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.792      ;
; 18.160 ; timer[7]                                               ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.791      ;
; 18.161 ; timer[16]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.790      ;
; 18.162 ; timer[4]                                               ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.789      ;
; 18.163 ; timer[28]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.788      ;
; 18.164 ; timer[14]                                              ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.787      ;
; 18.165 ; timer[2]                                               ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 1.787      ;
; 18.165 ; timer[28]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.786      ;
; 18.166 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[22]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.788      ;
; 18.168 ; timer[13]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.035     ; 1.784      ;
; 18.170 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[21]                                               ; clk          ; clk         ; 20.000       ; -0.033     ; 1.784      ;
; 18.175 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; clk          ; clk         ; 20.000       ; -0.037     ; 1.775      ;
; 18.177 ; timer[10]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.035     ; 1.775      ;
+--------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                  ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 0.137 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.461      ;
; 0.139 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.464      ;
; 0.140 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.465      ;
; 0.148 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.474      ;
; 0.153 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.481      ;
; 0.158 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.488      ;
; 0.159 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.162 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.490      ;
; 0.164 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.492      ;
; 0.164 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.486      ;
; 0.167 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.495      ;
; 0.176 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.504      ;
; 0.183 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a7~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.503      ;
; 0.185 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.507      ;
; 0.187 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.507      ;
; 0.193 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a7~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.513      ;
; 0.196 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.516      ;
; 0.205 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.209 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.252 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[11]                                                     ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[16]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[8]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[12]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[0]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.263 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[12]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[12]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[9]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[9]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[12]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[12]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[9]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[9]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[11]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[11]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[10]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[10]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[11]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[11]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[10]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[10]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[8]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[8]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.272 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[12]                                                    ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[12]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[8]                                                     ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[10]                                                    ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[10]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.278 ; out_data[13]                                                                                                                      ; am_u[13]                                                                                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.396      ;
; 0.278 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.614      ;
; 0.292 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.621      ;
; 0.293 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[18]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[13]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[15]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.631      ;
; 0.303 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a7~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.631      ;
; 0.303 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[16] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[16]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[8]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[8]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; out_data[1]                                                                                                                       ; am_u[1]                                                                                                                                                                  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[14]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.641      ;
; 0.308 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.311 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.643      ;
; 0.312 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.643      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.154 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.476      ;
; 0.157 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.479      ;
; 0.159 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.481      ;
; 0.164 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.486      ;
; 0.166 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.488      ;
; 0.167 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.489      ;
; 0.194 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.293 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; timer[11]                                               ; timer[11]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; timer[10]                                               ; timer[10]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; timer[9]                                                ; timer[9]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.304 ; timer[6]                                                ; timer[6]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; timer[31]                                               ; timer[31]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer[22]                                               ; timer[22]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer[13]                                               ; timer[13]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer[8]                                                ; timer[8]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer[5]                                                ; timer[5]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer[3]                                                ; timer[3]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer[2]                                                ; timer[2]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; timer[30]                                               ; timer[30]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer[29]                                               ; timer[29]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer[27]                                               ; timer[27]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer[24]                                               ; timer[24]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer[21]                                               ; timer[21]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer[20]                                               ; timer[20]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer[19]                                               ; timer[19]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer[18]                                               ; timer[18]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; timer[28]                                               ; timer[28]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; timer[26]                                               ; timer[26]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; timer[25]                                               ; timer[25]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; timer[23]                                               ; timer[23]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.629      ;
; 0.307 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.322 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.644      ;
; 0.397 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.517      ;
; 0.442 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.564      ;
; 0.448 ; timer[10]                                               ; timer[11]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.452 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16]                                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.571      ;
; 0.452 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; timer[8]                                                ; timer[9]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; timer[2]                                                ; timer[3]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; timer[22]                                               ; timer[23]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; timer[30]                                               ; timer[31]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; timer[20]                                               ; timer[21]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; timer[18]                                               ; timer[19]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; timer[24]                                               ; timer[25]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                               ;
+----------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                                ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                                     ; -1.489  ; 0.137 ; N/A      ; N/A     ; 0.799               ;
;  FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.489  ; 0.137 ; N/A      ; N/A     ; 0.799               ;
;  clk                                                                 ; 14.626  ; 0.154 ; N/A      ; N/A     ; 9.372               ;
; Design-wide TNS                                                      ; -20.932 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; -20.932 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                                 ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dac_clk       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_clk       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; adc_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; am[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_clk       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; adc_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; am[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_clk       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adc_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; am[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                       ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                          ; To Clock                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                 ; clk                                                                 ; 1332     ; 0        ; 0        ; 0        ;
; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 37       ; 0        ; 0        ; 0        ;
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 2403     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                        ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                          ; To Clock                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                 ; clk                                                                 ; 1332     ; 0        ; 0        ; 0        ;
; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 37       ; 0        ; 0        ; 0        ;
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 2403     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 236   ; 236  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------+-------------+
; Target                                                              ; Clock                                                               ; Type      ; Status      ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------+-------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk                                                                 ; clk                                                                 ; Base      ; Constrained ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; clk        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; adc_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; clk        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; adc_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Mar 10 11:39:10 2022
Info: Command: quartus_sta AM_ASK -c AM_ASK
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AM_ASK.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]} {FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.489             -20.932 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.626               0.000 clk 
Info (332146): Worst-case hold slack is 0.427
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.427               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.441               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.799               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.664               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.959
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.959             -13.426 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.983               0.000 clk 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.417               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.799               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.669               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.213               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.664               0.000 clk 
Info (332146): Worst-case hold slack is 0.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.137               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.154               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.232               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.372               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4750 megabytes
    Info: Processing ended: Thu Mar 10 11:39:13 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


