#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* PC_BUART */
#define PC_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PC_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PC_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PC_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PC_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PC_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define PC_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PC_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define PC_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PC_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PC_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB11_CTL
#define PC_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define PC_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB11_CTL
#define PC_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define PC_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PC_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PC_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB11_MSK
#define PC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define PC_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB11_MSK
#define PC_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PC_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PC_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PC_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define PC_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define PC_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB11_ST
#define PC_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define PC_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define PC_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define PC_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define PC_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PC_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define PC_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define PC_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define PC_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define PC_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define PC_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define PC_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define PC_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define PC_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PC_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define PC_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define PC_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define PC_BUART_sRX_RxSts__3__MASK 0x08u
#define PC_BUART_sRX_RxSts__3__POS 3
#define PC_BUART_sRX_RxSts__4__MASK 0x10u
#define PC_BUART_sRX_RxSts__4__POS 4
#define PC_BUART_sRX_RxSts__5__MASK 0x20u
#define PC_BUART_sRX_RxSts__5__POS 5
#define PC_BUART_sRX_RxSts__MASK 0x38u
#define PC_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB11_MSK
#define PC_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PC_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB11_ST
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define PC_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define PC_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PC_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PC_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PC_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PC_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PC_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PC_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PC_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PC_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define PC_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define PC_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PC_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define PC_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define PC_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PC_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PC_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define PC_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define PC_BUART_sTX_TxSts__0__MASK 0x01u
#define PC_BUART_sTX_TxSts__0__POS 0
#define PC_BUART_sTX_TxSts__1__MASK 0x02u
#define PC_BUART_sTX_TxSts__1__POS 1
#define PC_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PC_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define PC_BUART_sTX_TxSts__2__MASK 0x04u
#define PC_BUART_sTX_TxSts__2__POS 2
#define PC_BUART_sTX_TxSts__3__MASK 0x08u
#define PC_BUART_sTX_TxSts__3__POS 3
#define PC_BUART_sTX_TxSts__MASK 0x0Fu
#define PC_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB05_MSK
#define PC_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PC_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB05_ST

/* PC_IntClock */
#define PC_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define PC_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define PC_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define PC_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define PC_IntClock__INDEX 0x02u
#define PC_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PC_IntClock__PM_ACT_MSK 0x04u
#define PC_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PC_IntClock__PM_STBY_MSK 0x04u

/* PC_RXInternalInterrupt */
#define PC_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PC_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PC_RXInternalInterrupt__INTC_MASK 0x04u
#define PC_RXInternalInterrupt__INTC_NUMBER 2u
#define PC_RXInternalInterrupt__INTC_PRIOR_NUM 0u
#define PC_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define PC_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PC_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* IB1 */
#define IB1__0__INTTYPE CYREG_PICU5_INTTYPE7
#define IB1__0__MASK 0x80u
#define IB1__0__PC CYREG_PRT5_PC7
#define IB1__0__PORT 5u
#define IB1__0__SHIFT 7
#define IB1__AG CYREG_PRT5_AG
#define IB1__AMUX CYREG_PRT5_AMUX
#define IB1__BIE CYREG_PRT5_BIE
#define IB1__BIT_MASK CYREG_PRT5_BIT_MASK
#define IB1__BYP CYREG_PRT5_BYP
#define IB1__CTL CYREG_PRT5_CTL
#define IB1__DM0 CYREG_PRT5_DM0
#define IB1__DM1 CYREG_PRT5_DM1
#define IB1__DM2 CYREG_PRT5_DM2
#define IB1__DR CYREG_PRT5_DR
#define IB1__INP_DIS CYREG_PRT5_INP_DIS
#define IB1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define IB1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IB1__LCD_EN CYREG_PRT5_LCD_EN
#define IB1__MASK 0x80u
#define IB1__PORT 5u
#define IB1__PRT CYREG_PRT5_PRT
#define IB1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IB1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IB1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IB1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IB1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IB1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IB1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IB1__PS CYREG_PRT5_PS
#define IB1__SHIFT 7
#define IB1__SLW CYREG_PRT5_SLW

/* IB2 */
#define IB2__0__INTTYPE CYREG_PICU1_INTTYPE6
#define IB2__0__MASK 0x40u
#define IB2__0__PC CYREG_PRT1_PC6
#define IB2__0__PORT 1u
#define IB2__0__SHIFT 6
#define IB2__AG CYREG_PRT1_AG
#define IB2__AMUX CYREG_PRT1_AMUX
#define IB2__BIE CYREG_PRT1_BIE
#define IB2__BIT_MASK CYREG_PRT1_BIT_MASK
#define IB2__BYP CYREG_PRT1_BYP
#define IB2__CTL CYREG_PRT1_CTL
#define IB2__DM0 CYREG_PRT1_DM0
#define IB2__DM1 CYREG_PRT1_DM1
#define IB2__DM2 CYREG_PRT1_DM2
#define IB2__DR CYREG_PRT1_DR
#define IB2__INP_DIS CYREG_PRT1_INP_DIS
#define IB2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IB2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IB2__LCD_EN CYREG_PRT1_LCD_EN
#define IB2__MASK 0x40u
#define IB2__PORT 1u
#define IB2__PRT CYREG_PRT1_PRT
#define IB2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IB2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IB2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IB2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IB2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IB2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IB2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IB2__PS CYREG_PRT1_PS
#define IB2__SHIFT 6
#define IB2__SLW CYREG_PRT1_SLW

/* I2C_1_I2C_FF */
#define I2C_1_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_1_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_1_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_1_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_1_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_1_I2C_FF__D CYREG_I2C_D
#define I2C_1_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_1_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_1_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_1_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_1_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_1_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_1_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_1_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_1_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_1_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_1_I2C_IRQ */
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_1_I2C_IRQ__INTC_NUMBER 15u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 5u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LCD_1_BUART */
#define LCD_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define LCD_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define LCD_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define LCD_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define LCD_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define LCD_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define LCD_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define LCD_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define LCD_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define LCD_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define LCD_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define LCD_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define LCD_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define LCD_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define LCD_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define LCD_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define LCD_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define LCD_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define LCD_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define LCD_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define LCD_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define LCD_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define LCD_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define LCD_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define LCD_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define LCD_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define LCD_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define LCD_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define LCD_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define LCD_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define LCD_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define LCD_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define LCD_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define LCD_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define LCD_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define LCD_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define LCD_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define LCD_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define LCD_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define LCD_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define LCD_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define LCD_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define LCD_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define LCD_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define LCD_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define LCD_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define LCD_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define LCD_1_BUART_sRX_RxSts__3__MASK 0x08u
#define LCD_1_BUART_sRX_RxSts__3__POS 3
#define LCD_1_BUART_sRX_RxSts__4__MASK 0x10u
#define LCD_1_BUART_sRX_RxSts__4__POS 4
#define LCD_1_BUART_sRX_RxSts__5__MASK 0x20u
#define LCD_1_BUART_sRX_RxSts__5__POS 5
#define LCD_1_BUART_sRX_RxSts__MASK 0x38u
#define LCD_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB04_MSK
#define LCD_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define LCD_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB04_ST
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB03_A0
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB03_A1
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB03_D0
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB03_D1
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB03_F0
#define LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB03_F1
#define LCD_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define LCD_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define LCD_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define LCD_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define LCD_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define LCD_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define LCD_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define LCD_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define LCD_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB02_A0
#define LCD_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB02_A1
#define LCD_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define LCD_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB02_D0
#define LCD_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB02_D1
#define LCD_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define LCD_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define LCD_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB02_F0
#define LCD_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB02_F1
#define LCD_1_BUART_sTX_TxSts__0__MASK 0x01u
#define LCD_1_BUART_sTX_TxSts__0__POS 0
#define LCD_1_BUART_sTX_TxSts__1__MASK 0x02u
#define LCD_1_BUART_sTX_TxSts__1__POS 1
#define LCD_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define LCD_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define LCD_1_BUART_sTX_TxSts__2__MASK 0x04u
#define LCD_1_BUART_sTX_TxSts__2__POS 2
#define LCD_1_BUART_sTX_TxSts__3__MASK 0x08u
#define LCD_1_BUART_sTX_TxSts__3__POS 3
#define LCD_1_BUART_sTX_TxSts__MASK 0x0Fu
#define LCD_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB02_MSK
#define LCD_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define LCD_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB02_ST

/* LCD_1_IntClock */
#define LCD_1_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define LCD_1_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define LCD_1_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define LCD_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define LCD_1_IntClock__INDEX 0x00u
#define LCD_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LCD_1_IntClock__PM_ACT_MSK 0x01u
#define LCD_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LCD_1_IntClock__PM_STBY_MSK 0x01u

/* LCD_1_RXInternalInterrupt */
#define LCD_1_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define LCD_1_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define LCD_1_RXInternalInterrupt__INTC_MASK 0x01u
#define LCD_1_RXInternalInterrupt__INTC_NUMBER 0u
#define LCD_1_RXInternalInterrupt__INTC_PRIOR_NUM 2u
#define LCD_1_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define LCD_1_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define LCD_1_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LCD_2_BUART */
#define LCD_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define LCD_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define LCD_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define LCD_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define LCD_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define LCD_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define LCD_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define LCD_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define LCD_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define LCD_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define LCD_2_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB12_CTL
#define LCD_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define LCD_2_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB12_CTL
#define LCD_2_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define LCD_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define LCD_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define LCD_2_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB12_MSK
#define LCD_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define LCD_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define LCD_2_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB12_MSK
#define LCD_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define LCD_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define LCD_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define LCD_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define LCD_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define LCD_2_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB12_ST
#define LCD_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define LCD_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define LCD_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define LCD_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define LCD_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define LCD_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define LCD_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define LCD_2_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define LCD_2_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define LCD_2_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define LCD_2_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define LCD_2_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define LCD_2_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define LCD_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define LCD_2_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define LCD_2_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define LCD_2_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define LCD_2_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LCD_2_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LCD_2_BUART_sRX_RxSts__3__MASK 0x08u
#define LCD_2_BUART_sRX_RxSts__3__POS 3
#define LCD_2_BUART_sRX_RxSts__4__MASK 0x10u
#define LCD_2_BUART_sRX_RxSts__4__POS 4
#define LCD_2_BUART_sRX_RxSts__5__MASK 0x20u
#define LCD_2_BUART_sRX_RxSts__5__POS 5
#define LCD_2_BUART_sRX_RxSts__MASK 0x38u
#define LCD_2_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB15_MSK
#define LCD_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define LCD_2_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB15_ST
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB13_A0
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB13_A1
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB13_D0
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB13_D1
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB13_F0
#define LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB13_F1
#define LCD_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define LCD_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define LCD_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define LCD_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define LCD_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define LCD_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define LCD_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define LCD_2_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define LCD_2_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define LCD_2_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define LCD_2_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define LCD_2_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define LCD_2_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define LCD_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define LCD_2_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define LCD_2_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define LCD_2_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define LCD_2_BUART_sTX_TxSts__0__MASK 0x01u
#define LCD_2_BUART_sTX_TxSts__0__POS 0
#define LCD_2_BUART_sTX_TxSts__1__MASK 0x02u
#define LCD_2_BUART_sTX_TxSts__1__POS 1
#define LCD_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define LCD_2_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define LCD_2_BUART_sTX_TxSts__2__MASK 0x04u
#define LCD_2_BUART_sTX_TxSts__2__POS 2
#define LCD_2_BUART_sTX_TxSts__3__MASK 0x08u
#define LCD_2_BUART_sTX_TxSts__3__POS 3
#define LCD_2_BUART_sTX_TxSts__MASK 0x0Fu
#define LCD_2_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB09_MSK
#define LCD_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define LCD_2_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB09_ST

/* LCD_2_IntClock */
#define LCD_2_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define LCD_2_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define LCD_2_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define LCD_2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define LCD_2_IntClock__INDEX 0x01u
#define LCD_2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LCD_2_IntClock__PM_ACT_MSK 0x02u
#define LCD_2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LCD_2_IntClock__PM_STBY_MSK 0x02u

/* LCD_2_RXInternalInterrupt */
#define LCD_2_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define LCD_2_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define LCD_2_RXInternalInterrupt__INTC_MASK 0x02u
#define LCD_2_RXInternalInterrupt__INTC_NUMBER 1u
#define LCD_2_RXInternalInterrupt__INTC_PRIOR_NUM 2u
#define LCD_2_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define LCD_2_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define LCD_2_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Rx_PC */
#define Rx_PC__0__INTTYPE CYREG_PICU4_INTTYPE0
#define Rx_PC__0__MASK 0x01u
#define Rx_PC__0__PC CYREG_PRT4_PC0
#define Rx_PC__0__PORT 4u
#define Rx_PC__0__SHIFT 0
#define Rx_PC__AG CYREG_PRT4_AG
#define Rx_PC__AMUX CYREG_PRT4_AMUX
#define Rx_PC__BIE CYREG_PRT4_BIE
#define Rx_PC__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rx_PC__BYP CYREG_PRT4_BYP
#define Rx_PC__CTL CYREG_PRT4_CTL
#define Rx_PC__DM0 CYREG_PRT4_DM0
#define Rx_PC__DM1 CYREG_PRT4_DM1
#define Rx_PC__DM2 CYREG_PRT4_DM2
#define Rx_PC__DR CYREG_PRT4_DR
#define Rx_PC__INP_DIS CYREG_PRT4_INP_DIS
#define Rx_PC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rx_PC__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rx_PC__LCD_EN CYREG_PRT4_LCD_EN
#define Rx_PC__MASK 0x01u
#define Rx_PC__PORT 4u
#define Rx_PC__PRT CYREG_PRT4_PRT
#define Rx_PC__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rx_PC__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rx_PC__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rx_PC__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rx_PC__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rx_PC__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rx_PC__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rx_PC__PS CYREG_PRT4_PS
#define Rx_PC__SHIFT 0
#define Rx_PC__SLW CYREG_PRT4_SLW

/* Rx_TW */
#define Rx_TW__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Rx_TW__0__MASK 0x04u
#define Rx_TW__0__PC CYREG_PRT2_PC2
#define Rx_TW__0__PORT 2u
#define Rx_TW__0__SHIFT 2
#define Rx_TW__AG CYREG_PRT2_AG
#define Rx_TW__AMUX CYREG_PRT2_AMUX
#define Rx_TW__BIE CYREG_PRT2_BIE
#define Rx_TW__BIT_MASK CYREG_PRT2_BIT_MASK
#define Rx_TW__BYP CYREG_PRT2_BYP
#define Rx_TW__CTL CYREG_PRT2_CTL
#define Rx_TW__DM0 CYREG_PRT2_DM0
#define Rx_TW__DM1 CYREG_PRT2_DM1
#define Rx_TW__DM2 CYREG_PRT2_DM2
#define Rx_TW__DR CYREG_PRT2_DR
#define Rx_TW__INP_DIS CYREG_PRT2_INP_DIS
#define Rx_TW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Rx_TW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Rx_TW__LCD_EN CYREG_PRT2_LCD_EN
#define Rx_TW__MASK 0x04u
#define Rx_TW__PORT 2u
#define Rx_TW__PRT CYREG_PRT2_PRT
#define Rx_TW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Rx_TW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Rx_TW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Rx_TW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Rx_TW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Rx_TW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Rx_TW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Rx_TW__PS CYREG_PRT2_PS
#define Rx_TW__SHIFT 2
#define Rx_TW__SLW CYREG_PRT2_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU5_INTTYPE5
#define SCL_1__0__MASK 0x20u
#define SCL_1__0__PC CYREG_PRT5_PC5
#define SCL_1__0__PORT 5u
#define SCL_1__0__SHIFT 5
#define SCL_1__AG CYREG_PRT5_AG
#define SCL_1__AMUX CYREG_PRT5_AMUX
#define SCL_1__BIE CYREG_PRT5_BIE
#define SCL_1__BIT_MASK CYREG_PRT5_BIT_MASK
#define SCL_1__BYP CYREG_PRT5_BYP
#define SCL_1__CTL CYREG_PRT5_CTL
#define SCL_1__DM0 CYREG_PRT5_DM0
#define SCL_1__DM1 CYREG_PRT5_DM1
#define SCL_1__DM2 CYREG_PRT5_DM2
#define SCL_1__DR CYREG_PRT5_DR
#define SCL_1__INP_DIS CYREG_PRT5_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SCL_1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SCL_1__LCD_EN CYREG_PRT5_LCD_EN
#define SCL_1__MASK 0x20u
#define SCL_1__PORT 5u
#define SCL_1__PRT CYREG_PRT5_PRT
#define SCL_1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SCL_1__PS CYREG_PRT5_PS
#define SCL_1__SHIFT 5
#define SCL_1__SLW CYREG_PRT5_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU1_INTTYPE4
#define SDA_1__0__MASK 0x10u
#define SDA_1__0__PC CYREG_PRT1_PC4
#define SDA_1__0__PORT 1u
#define SDA_1__0__SHIFT 4
#define SDA_1__AG CYREG_PRT1_AG
#define SDA_1__AMUX CYREG_PRT1_AMUX
#define SDA_1__BIE CYREG_PRT1_BIE
#define SDA_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define SDA_1__BYP CYREG_PRT1_BYP
#define SDA_1__CTL CYREG_PRT1_CTL
#define SDA_1__DM0 CYREG_PRT1_DM0
#define SDA_1__DM1 CYREG_PRT1_DM1
#define SDA_1__DM2 CYREG_PRT1_DM2
#define SDA_1__DR CYREG_PRT1_DR
#define SDA_1__INP_DIS CYREG_PRT1_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SDA_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SDA_1__LCD_EN CYREG_PRT1_LCD_EN
#define SDA_1__MASK 0x10u
#define SDA_1__PORT 1u
#define SDA_1__PRT CYREG_PRT1_PRT
#define SDA_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SDA_1__PS CYREG_PRT1_PS
#define SDA_1__SHIFT 4
#define SDA_1__SLW CYREG_PRT1_SLW

/* Tx_PC */
#define Tx_PC__0__INTTYPE CYREG_PICU4_INTTYPE1
#define Tx_PC__0__MASK 0x02u
#define Tx_PC__0__PC CYREG_PRT4_PC1
#define Tx_PC__0__PORT 4u
#define Tx_PC__0__SHIFT 1
#define Tx_PC__AG CYREG_PRT4_AG
#define Tx_PC__AMUX CYREG_PRT4_AMUX
#define Tx_PC__BIE CYREG_PRT4_BIE
#define Tx_PC__BIT_MASK CYREG_PRT4_BIT_MASK
#define Tx_PC__BYP CYREG_PRT4_BYP
#define Tx_PC__CTL CYREG_PRT4_CTL
#define Tx_PC__DM0 CYREG_PRT4_DM0
#define Tx_PC__DM1 CYREG_PRT4_DM1
#define Tx_PC__DM2 CYREG_PRT4_DM2
#define Tx_PC__DR CYREG_PRT4_DR
#define Tx_PC__INP_DIS CYREG_PRT4_INP_DIS
#define Tx_PC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Tx_PC__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Tx_PC__LCD_EN CYREG_PRT4_LCD_EN
#define Tx_PC__MASK 0x02u
#define Tx_PC__PORT 4u
#define Tx_PC__PRT CYREG_PRT4_PRT
#define Tx_PC__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Tx_PC__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Tx_PC__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Tx_PC__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Tx_PC__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Tx_PC__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Tx_PC__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Tx_PC__PS CYREG_PRT4_PS
#define Tx_PC__SHIFT 1
#define Tx_PC__SLW CYREG_PRT4_SLW

/* Tx_TW */
#define Tx_TW__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Tx_TW__0__MASK 0x02u
#define Tx_TW__0__PC CYREG_PRT2_PC1
#define Tx_TW__0__PORT 2u
#define Tx_TW__0__SHIFT 1
#define Tx_TW__AG CYREG_PRT2_AG
#define Tx_TW__AMUX CYREG_PRT2_AMUX
#define Tx_TW__BIE CYREG_PRT2_BIE
#define Tx_TW__BIT_MASK CYREG_PRT2_BIT_MASK
#define Tx_TW__BYP CYREG_PRT2_BYP
#define Tx_TW__CTL CYREG_PRT2_CTL
#define Tx_TW__DM0 CYREG_PRT2_DM0
#define Tx_TW__DM1 CYREG_PRT2_DM1
#define Tx_TW__DM2 CYREG_PRT2_DM2
#define Tx_TW__DR CYREG_PRT2_DR
#define Tx_TW__INP_DIS CYREG_PRT2_INP_DIS
#define Tx_TW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Tx_TW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Tx_TW__LCD_EN CYREG_PRT2_LCD_EN
#define Tx_TW__MASK 0x02u
#define Tx_TW__PORT 2u
#define Tx_TW__PRT CYREG_PRT2_PRT
#define Tx_TW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Tx_TW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Tx_TW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Tx_TW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Tx_TW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Tx_TW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Tx_TW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Tx_TW__PS CYREG_PRT2_PS
#define Tx_TW__SHIFT 1
#define Tx_TW__SLW CYREG_PRT2_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x100000u
#define isr_1__INTC_NUMBER 20u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_20
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_3 */
#define isr_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_3__INTC_MASK 0x40000u
#define isr_3__INTC_NUMBER 18u
#define isr_3__INTC_PRIOR_NUM 4u
#define isr_3__INTC_PRIOR_REG CYREG_NVIC_PRI_18
#define isr_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_4 */
#define isr_4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_4__INTC_MASK 0x20000u
#define isr_4__INTC_NUMBER 17u
#define isr_4__INTC_PRIOR_NUM 4u
#define isr_4__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define isr_4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_5 */
#define isr_5__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_5__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_5__INTC_MASK 0x80000u
#define isr_5__INTC_NUMBER 19u
#define isr_5__INTC_PRIOR_NUM 3u
#define isr_5__INTC_PRIOR_REG CYREG_NVIC_PRI_19
#define isr_5__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_5__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_WP */
#define Pin_WP__0__INTTYPE CYREG_PICU6_INTTYPE4
#define Pin_WP__0__MASK 0x10u
#define Pin_WP__0__PC CYREG_PRT6_PC4
#define Pin_WP__0__PORT 6u
#define Pin_WP__0__SHIFT 4
#define Pin_WP__AG CYREG_PRT6_AG
#define Pin_WP__AMUX CYREG_PRT6_AMUX
#define Pin_WP__BIE CYREG_PRT6_BIE
#define Pin_WP__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_WP__BYP CYREG_PRT6_BYP
#define Pin_WP__CTL CYREG_PRT6_CTL
#define Pin_WP__DM0 CYREG_PRT6_DM0
#define Pin_WP__DM1 CYREG_PRT6_DM1
#define Pin_WP__DM2 CYREG_PRT6_DM2
#define Pin_WP__DR CYREG_PRT6_DR
#define Pin_WP__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_WP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Pin_WP__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_WP__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_WP__MASK 0x10u
#define Pin_WP__PORT 6u
#define Pin_WP__PRT CYREG_PRT6_PRT
#define Pin_WP__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_WP__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_WP__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_WP__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_WP__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_WP__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_WP__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_WP__PS CYREG_PRT6_PS
#define Pin_WP__SHIFT 4
#define Pin_WP__SLW CYREG_PRT6_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* Rx_LCD_1 */
#define Rx_LCD_1__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Rx_LCD_1__0__MASK 0x20u
#define Rx_LCD_1__0__PC CYREG_IO_PC_PRT15_PC5
#define Rx_LCD_1__0__PORT 15u
#define Rx_LCD_1__0__SHIFT 5
#define Rx_LCD_1__AG CYREG_PRT15_AG
#define Rx_LCD_1__AMUX CYREG_PRT15_AMUX
#define Rx_LCD_1__BIE CYREG_PRT15_BIE
#define Rx_LCD_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define Rx_LCD_1__BYP CYREG_PRT15_BYP
#define Rx_LCD_1__CTL CYREG_PRT15_CTL
#define Rx_LCD_1__DM0 CYREG_PRT15_DM0
#define Rx_LCD_1__DM1 CYREG_PRT15_DM1
#define Rx_LCD_1__DM2 CYREG_PRT15_DM2
#define Rx_LCD_1__DR CYREG_PRT15_DR
#define Rx_LCD_1__INP_DIS CYREG_PRT15_INP_DIS
#define Rx_LCD_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Rx_LCD_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Rx_LCD_1__LCD_EN CYREG_PRT15_LCD_EN
#define Rx_LCD_1__MASK 0x20u
#define Rx_LCD_1__PORT 15u
#define Rx_LCD_1__PRT CYREG_PRT15_PRT
#define Rx_LCD_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Rx_LCD_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Rx_LCD_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Rx_LCD_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Rx_LCD_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Rx_LCD_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Rx_LCD_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Rx_LCD_1__PS CYREG_PRT15_PS
#define Rx_LCD_1__SHIFT 5
#define Rx_LCD_1__SLW CYREG_PRT15_SLW

/* Rx_LCD_2 */
#define Rx_LCD_2__0__INTTYPE CYREG_PICU6_INTTYPE1
#define Rx_LCD_2__0__MASK 0x02u
#define Rx_LCD_2__0__PC CYREG_PRT6_PC1
#define Rx_LCD_2__0__PORT 6u
#define Rx_LCD_2__0__SHIFT 1
#define Rx_LCD_2__AG CYREG_PRT6_AG
#define Rx_LCD_2__AMUX CYREG_PRT6_AMUX
#define Rx_LCD_2__BIE CYREG_PRT6_BIE
#define Rx_LCD_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Rx_LCD_2__BYP CYREG_PRT6_BYP
#define Rx_LCD_2__CTL CYREG_PRT6_CTL
#define Rx_LCD_2__DM0 CYREG_PRT6_DM0
#define Rx_LCD_2__DM1 CYREG_PRT6_DM1
#define Rx_LCD_2__DM2 CYREG_PRT6_DM2
#define Rx_LCD_2__DR CYREG_PRT6_DR
#define Rx_LCD_2__INP_DIS CYREG_PRT6_INP_DIS
#define Rx_LCD_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Rx_LCD_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Rx_LCD_2__LCD_EN CYREG_PRT6_LCD_EN
#define Rx_LCD_2__MASK 0x02u
#define Rx_LCD_2__PORT 6u
#define Rx_LCD_2__PRT CYREG_PRT6_PRT
#define Rx_LCD_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Rx_LCD_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Rx_LCD_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Rx_LCD_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Rx_LCD_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Rx_LCD_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Rx_LCD_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Rx_LCD_2__PS CYREG_PRT6_PS
#define Rx_LCD_2__SHIFT 1
#define Rx_LCD_2__SLW CYREG_PRT6_SLW

/* Surtidor_BUART */
#define Surtidor_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Surtidor_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Surtidor_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Surtidor_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Surtidor_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Surtidor_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define Surtidor_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Surtidor_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define Surtidor_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Surtidor_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Surtidor_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB14_CTL
#define Surtidor_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define Surtidor_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB14_CTL
#define Surtidor_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define Surtidor_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Surtidor_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Surtidor_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB14_MSK
#define Surtidor_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Surtidor_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define Surtidor_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB14_MSK
#define Surtidor_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Surtidor_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB14_ST
#define Surtidor_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Surtidor_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Surtidor_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Surtidor_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Surtidor_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Surtidor_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Surtidor_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Surtidor_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Surtidor_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB14_A0
#define Surtidor_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB14_A1
#define Surtidor_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Surtidor_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB14_D0
#define Surtidor_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB14_D1
#define Surtidor_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Surtidor_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Surtidor_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB14_F0
#define Surtidor_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB14_F1
#define Surtidor_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Surtidor_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Surtidor_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Surtidor_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define Surtidor_BUART_sRX_RxSts__2__MASK 0x04u
#define Surtidor_BUART_sRX_RxSts__2__POS 2
#define Surtidor_BUART_sRX_RxSts__3__MASK 0x08u
#define Surtidor_BUART_sRX_RxSts__3__POS 3
#define Surtidor_BUART_sRX_RxSts__4__MASK 0x10u
#define Surtidor_BUART_sRX_RxSts__4__POS 4
#define Surtidor_BUART_sRX_RxSts__5__MASK 0x20u
#define Surtidor_BUART_sRX_RxSts__5__POS 5
#define Surtidor_BUART_sRX_RxSts__MASK 0x3Cu
#define Surtidor_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB10_MSK
#define Surtidor_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Surtidor_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB10_ST
#define Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB11_A0
#define Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB11_A1
#define Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB11_D0
#define Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB11_D1
#define Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB11_F0
#define Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB11_F1
#define Surtidor_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define Surtidor_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define Surtidor_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define Surtidor_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define Surtidor_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Surtidor_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define Surtidor_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define Surtidor_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define Surtidor_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define Surtidor_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define Surtidor_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define Surtidor_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define Surtidor_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define Surtidor_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Surtidor_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define Surtidor_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define Surtidor_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define Surtidor_BUART_sTX_TxSts__0__MASK 0x01u
#define Surtidor_BUART_sTX_TxSts__0__POS 0
#define Surtidor_BUART_sTX_TxSts__1__MASK 0x02u
#define Surtidor_BUART_sTX_TxSts__1__POS 1
#define Surtidor_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Surtidor_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define Surtidor_BUART_sTX_TxSts__2__MASK 0x04u
#define Surtidor_BUART_sTX_TxSts__2__POS 2
#define Surtidor_BUART_sTX_TxSts__3__MASK 0x08u
#define Surtidor_BUART_sTX_TxSts__3__POS 3
#define Surtidor_BUART_sTX_TxSts__MASK 0x0Fu
#define Surtidor_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB10_MSK
#define Surtidor_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Surtidor_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB10_ST

/* Surtidor_RXInternalInterrupt */
#define Surtidor_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Surtidor_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Surtidor_RXInternalInterrupt__INTC_MASK 0x08u
#define Surtidor_RXInternalInterrupt__INTC_NUMBER 3u
#define Surtidor_RXInternalInterrupt__INTC_PRIOR_NUM 1u
#define Surtidor_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define Surtidor_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Surtidor_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Tx_LCD_1 */
#define Tx_LCD_1__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Tx_LCD_1__0__MASK 0x10u
#define Tx_LCD_1__0__PC CYREG_IO_PC_PRT15_PC4
#define Tx_LCD_1__0__PORT 15u
#define Tx_LCD_1__0__SHIFT 4
#define Tx_LCD_1__AG CYREG_PRT15_AG
#define Tx_LCD_1__AMUX CYREG_PRT15_AMUX
#define Tx_LCD_1__BIE CYREG_PRT15_BIE
#define Tx_LCD_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define Tx_LCD_1__BYP CYREG_PRT15_BYP
#define Tx_LCD_1__CTL CYREG_PRT15_CTL
#define Tx_LCD_1__DM0 CYREG_PRT15_DM0
#define Tx_LCD_1__DM1 CYREG_PRT15_DM1
#define Tx_LCD_1__DM2 CYREG_PRT15_DM2
#define Tx_LCD_1__DR CYREG_PRT15_DR
#define Tx_LCD_1__INP_DIS CYREG_PRT15_INP_DIS
#define Tx_LCD_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Tx_LCD_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Tx_LCD_1__LCD_EN CYREG_PRT15_LCD_EN
#define Tx_LCD_1__MASK 0x10u
#define Tx_LCD_1__PORT 15u
#define Tx_LCD_1__PRT CYREG_PRT15_PRT
#define Tx_LCD_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Tx_LCD_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Tx_LCD_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Tx_LCD_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Tx_LCD_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Tx_LCD_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Tx_LCD_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Tx_LCD_1__PS CYREG_PRT15_PS
#define Tx_LCD_1__SHIFT 4
#define Tx_LCD_1__SLW CYREG_PRT15_SLW

/* Tx_LCD_2 */
#define Tx_LCD_2__0__INTTYPE CYREG_PICU6_INTTYPE2
#define Tx_LCD_2__0__MASK 0x04u
#define Tx_LCD_2__0__PC CYREG_PRT6_PC2
#define Tx_LCD_2__0__PORT 6u
#define Tx_LCD_2__0__SHIFT 2
#define Tx_LCD_2__AG CYREG_PRT6_AG
#define Tx_LCD_2__AMUX CYREG_PRT6_AMUX
#define Tx_LCD_2__BIE CYREG_PRT6_BIE
#define Tx_LCD_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Tx_LCD_2__BYP CYREG_PRT6_BYP
#define Tx_LCD_2__CTL CYREG_PRT6_CTL
#define Tx_LCD_2__DM0 CYREG_PRT6_DM0
#define Tx_LCD_2__DM1 CYREG_PRT6_DM1
#define Tx_LCD_2__DM2 CYREG_PRT6_DM2
#define Tx_LCD_2__DR CYREG_PRT6_DR
#define Tx_LCD_2__INP_DIS CYREG_PRT6_INP_DIS
#define Tx_LCD_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Tx_LCD_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Tx_LCD_2__LCD_EN CYREG_PRT6_LCD_EN
#define Tx_LCD_2__MASK 0x04u
#define Tx_LCD_2__PORT 6u
#define Tx_LCD_2__PRT CYREG_PRT6_PRT
#define Tx_LCD_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Tx_LCD_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Tx_LCD_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Tx_LCD_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Tx_LCD_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Tx_LCD_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Tx_LCD_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Tx_LCD_2__PS CYREG_PRT6_PS
#define Tx_LCD_2__SHIFT 2
#define Tx_LCD_2__SLW CYREG_PRT6_SLW

/* Timer_Modo_TimerHW */
#define Timer_Modo_TimerHW__CAP0 CYREG_TMR2_CAP0
#define Timer_Modo_TimerHW__CAP1 CYREG_TMR2_CAP1
#define Timer_Modo_TimerHW__CFG0 CYREG_TMR2_CFG0
#define Timer_Modo_TimerHW__CFG1 CYREG_TMR2_CFG1
#define Timer_Modo_TimerHW__CFG2 CYREG_TMR2_CFG2
#define Timer_Modo_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define Timer_Modo_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define Timer_Modo_TimerHW__PER0 CYREG_TMR2_PER0
#define Timer_Modo_TimerHW__PER1 CYREG_TMR2_PER1
#define Timer_Modo_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_Modo_TimerHW__PM_ACT_MSK 0x04u
#define Timer_Modo_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_Modo_TimerHW__PM_STBY_MSK 0x04u
#define Timer_Modo_TimerHW__RT0 CYREG_TMR2_RT0
#define Timer_Modo_TimerHW__RT1 CYREG_TMR2_RT1
#define Timer_Modo_TimerHW__SR0 CYREG_TMR2_SR0

/* timer_clock_1 */
#define timer_clock_1__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define timer_clock_1__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define timer_clock_1__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define timer_clock_1__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_1__INDEX 0x04u
#define timer_clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_1__PM_ACT_MSK 0x10u
#define timer_clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_1__PM_STBY_MSK 0x10u

/* Timer_Animacion_TimerHW */
#define Timer_Animacion_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Timer_Animacion_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Timer_Animacion_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Timer_Animacion_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Timer_Animacion_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Timer_Animacion_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Timer_Animacion_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Timer_Animacion_TimerHW__PER0 CYREG_TMR1_PER0
#define Timer_Animacion_TimerHW__PER1 CYREG_TMR1_PER1
#define Timer_Animacion_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_Animacion_TimerHW__PM_ACT_MSK 0x02u
#define Timer_Animacion_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_Animacion_TimerHW__PM_STBY_MSK 0x02u
#define Timer_Animacion_TimerHW__RT0 CYREG_TMR1_RT0
#define Timer_Animacion_TimerHW__RT1 CYREG_TMR1_RT1
#define Timer_Animacion_TimerHW__SR0 CYREG_TMR1_SR0

/* Timer_Animacion2_TimerHW */
#define Timer_Animacion2_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_Animacion2_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_Animacion2_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_Animacion2_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_Animacion2_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_Animacion2_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_Animacion2_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_Animacion2_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_Animacion2_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_Animacion2_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_Animacion2_TimerHW__PM_ACT_MSK 0x01u
#define Timer_Animacion2_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_Animacion2_TimerHW__PM_STBY_MSK 0x01u
#define Timer_Animacion2_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_Animacion2_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_Animacion2_TimerHW__SR0 CYREG_TMR0_SR0

/* Timer_RxSurtidor_TimerHW */
#define Timer_RxSurtidor_TimerHW__CAP0 CYREG_TMR3_CAP0
#define Timer_RxSurtidor_TimerHW__CAP1 CYREG_TMR3_CAP1
#define Timer_RxSurtidor_TimerHW__CFG0 CYREG_TMR3_CFG0
#define Timer_RxSurtidor_TimerHW__CFG1 CYREG_TMR3_CFG1
#define Timer_RxSurtidor_TimerHW__CFG2 CYREG_TMR3_CFG2
#define Timer_RxSurtidor_TimerHW__CNT_CMP0 CYREG_TMR3_CNT_CMP0
#define Timer_RxSurtidor_TimerHW__CNT_CMP1 CYREG_TMR3_CNT_CMP1
#define Timer_RxSurtidor_TimerHW__PER0 CYREG_TMR3_PER0
#define Timer_RxSurtidor_TimerHW__PER1 CYREG_TMR3_PER1
#define Timer_RxSurtidor_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_RxSurtidor_TimerHW__PM_ACT_MSK 0x08u
#define Timer_RxSurtidor_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_RxSurtidor_TimerHW__PM_STBY_MSK 0x08u
#define Timer_RxSurtidor_TimerHW__RT0 CYREG_TMR3_RT0
#define Timer_RxSurtidor_TimerHW__RT1 CYREG_TMR3_RT1
#define Timer_RxSurtidor_TimerHW__SR0 CYREG_TMR3_SR0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 60000000U
#define BCLK__BUS_CLK__KHZ 60000U
#define BCLK__BUS_CLK__MHZ 60U
#define CY_PROJECT_NAME "BBB"
#define CY_VERSION "PSoC Creator  3.3 CP2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000800Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
