# LCD Interface â€“ FPGA Design using Vivado

This repository contains the design and implementation of an **LCD interface** using **Verilog HDL** in **Xilinx Vivado**.  
The project demonstrates how to interface a standard **16x2 character LCD (HD44780 compatible)** with an FPGA.

---

## ğŸ“Œ Overview

Liquid Crystal Displays (LCDs) are commonly used in embedded systems for displaying text and system status.  
This design focuses on interfacing a 16x2 LCD in **4-bit mode**, which reduces the number of required data pins while maintaining reliable communication.

The LCD is controlled using command and data instructions generated by the FPGA.

---

## âš™ï¸ Features

- 16x2 LCD (HD44780 compatible) interface
- 4-bit data mode
- LCD initialization sequence implemented
- Command and data write support
- Fixed text display
- Synthesizable Verilog design
- Compatible with FPGA boards using Vivado

---

## ğŸ”Œ LCD Signals

| Signal | Direction | Description |
|------|-----------|-------------|
| clk  | Input  | System clock |
| rst  | Input  | Active-high reset |
| rs   | Output | Register Select (0: Command, 1: Data) |
| rw   | Output | Read/Write control (0: Write) |
| en   | Output | Enable signal |
| data[3:0] | Output | LCD data lines (4-bit mode) |

---

## ğŸ“ LCD Operation

- **RS = 0** â†’ Command register  
- **RS = 1** â†’ Data register  
- **RW = 0** â†’ Write operation  
- **EN** â†’ Triggers data/command latch on high-to-low transition  

The LCD is initialized following the HD44780 timing requirements before displaying characters.

---

## ğŸ› ï¸ Tools Used

- **Xilinx Vivado**
- **Verilog HDL**
- **Basys 3 / Artix-7 FPGA**
- **16x2 Character LCD (HD44780 compatible)**

---

## ğŸ§ª Simulation

Simulation verifies:
- LCD initialization timing
- Proper command sequence
- Enable pulse generation
- Correct data transmission

Simulation can be performed using **Vivado Simulator**.

---
