# YaoGuang SoC LVS Runset
# 工艺: TSMC 5nm

LAYOUT PATH "yaoguang_soc.gds"
LAYOUT PRIMARY "yaoguang_soc"
LAYOUT SYSTEM GDSII

SOURCE PATH "yaoguang_soc.cdl"
SOURCE PRIMARY "yaoguang_soc"
SOURCE SYSTEM CDL

LVS RESULTS DATABASE "yaoguang_lvs.results"
LVS REPORT "yaoguang_lvs.report"
LVS REPORT OPTION SVRF
LVS COMPARE SHORT CIRCUIT YES
LVS COMPARE EQUIVALENT YES
LVS IGNORE PORTS BOTH
LVS DRC MAXIMUM RESULTS 1000
