

Implementation tool: Xilinx Vivado v.2018.2
Project:             HW2_2_HLS
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Fri Jun 04 03:59:16 +0900 2021

#=== Post-Implementation Resource usage ===
SLICE:           34
LUT:            111
FF:              95
DSP:              1
BRAM:             2
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    3.834
CP achieved post-implementation:    3.980
Timing met
