4-Register 16-Bit RAM Design
============================

```
Inputs: in[16], load, address[2];
Outputs: out[16];

Parts:
  demux4w DEMUX4W,
  reg1, REGISTER16B,
  reg2, REGISTER16B,
  reg3, REGISTER16B,
  reg4, REGISTER16B,
  mux4w MUX4W16B;

Wires:
  load ->    demux4w.in,
  address -> demux4w.sel,
  
  demux4w.out1 -> reg1.load,
  demux4w.out2 -> reg2.load,
  demux4w.out3 -> reg3.load,
  demux4w.out4 -> reg4.load,

  in -> reg1.in,
  in -> reg2.in,
  in -> reg3.in,
  in -> reg4.in,

  address -> mux4w.sel,
  reg1.out -> mux4w.in1,
  reg2.out -> mux4w.in2,
  reg3.out -> mux4w.in3,
  reg4.out -> mux4w.in4,

  mus4w.out -> out;
```
