0.4
2016.2
D:/project_6/project_6/project_6.srcs/sources_1/new/clock_divider.v,1574266349,verilog,,,,,,,,,,,
D:/project_7/project_7/project_7.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
D:/project_7/project_7/project_7.srcs/sim_1/new/lab7_test .v,1574389526,verilog,,,,,,,,,,,
D:/project_7/project_7/project_7.srcs/sources_1/new/cordic.v,1574388593,verilog,,,,,,,,,,,
D:/project_7/project_7/project_7.srcs/sources_1/new/lav7_top.v,1574389933,verilog,,,,,,,,,,,
D:/project_7/project_7/project_7.srcs/sources_1/new/seven_segment.v,1574273375,verilog,,,,,,,,,,,
