Warning (10268): Verilog HDL information at uart_rx.v(47): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/uart_rx.v Line: 47
Warning (10273): Verilog HDL warning at my_ram.v(47): extended using "x" or "z" File: C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/my_ram.v Line: 47
