#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3295_.in[5] (.names)                             1.338    18.787
$abc$13858$new_n3295_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3307_.in[0] (.names)                             1.338    20.386
$abc$13858$new_n3307_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3321_.in[5] (.names)                             1.338    21.985
$abc$13858$new_n3321_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3317_.in[1] (.names)                             1.338    23.584
$abc$13858$new_n3317_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3331_.in[0] (.names)                             1.338    25.182
$abc$13858$new_n3331_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3355_.in[5] (.names)                             1.338    26.781
$abc$13858$new_n3355_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3354_.in[0] (.names)                             1.338    28.380
$abc$13858$new_n3354_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n3383_.in[4] (.names)                             1.338    29.979
$abc$13858$new_n3383_.out[0] (.names)                            0.261    30.240
$abc$13858$new_n3422_.in[4] (.names)                             1.338    31.577
$abc$13858$new_n3422_.out[0] (.names)                            0.235    31.812
$abc$13858$new_n3434_.in[5] (.names)                             1.338    33.150
$abc$13858$new_n3434_.out[0] (.names)                            0.261    33.411
$abc$13858$new_n3433_.in[4] (.names)                             1.338    34.749
$abc$13858$new_n3433_.out[0] (.names)                            0.261    35.010
$0\A[31:0][31].in[1] (.names)                                    1.338    36.348
$0\A[31:0][31].out[0] (.names)                                   0.195    36.543
A[31].D[0] (.latch)                                              1.338    37.880
data arrival time                                                         37.880

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[31].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -37.880
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -36.609


#Path 2
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3295_.in[5] (.names)                             1.338    18.787
$abc$13858$new_n3295_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3307_.in[0] (.names)                             1.338    20.386
$abc$13858$new_n3307_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3335_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3335_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3363_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3363_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3390_.in[3] (.names)                             1.338    25.182
$abc$13858$new_n3390_.out[0] (.names)                            0.235    25.417
$abc$13858$new_n3411_.in[4] (.names)                             1.338    26.755
$abc$13858$new_n3411_.out[0] (.names)                            0.235    26.990
$abc$13858$new_n3410_.in[4] (.names)                             1.338    28.328
$abc$13858$new_n3410_.out[0] (.names)                            0.261    28.589
$abc$13858$new_n3409_.in[3] (.names)                             1.338    29.927
$abc$13858$new_n3409_.out[0] (.names)                            0.195    30.122
$abc$13858$new_n3408_.in[1] (.names)                             1.338    31.459
$abc$13858$new_n3408_.out[0] (.names)                            0.195    31.654
$abc$13858$new_n3407_.in[1] (.names)                             1.338    32.992
$abc$13858$new_n3407_.out[0] (.names)                            0.195    33.187
$abc$13858$new_n3406_.in[0] (.names)                             1.338    34.525
$abc$13858$new_n3406_.out[0] (.names)                            0.235    34.760
$0\A[31:0][29].in[2] (.names)                                    1.338    36.098
$0\A[31:0][29].out[0] (.names)                                   0.235    36.333
A[29].D[0] (.latch)                                              1.338    37.670
data arrival time                                                         37.670

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[29].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -37.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -36.399


#Path 3
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3295_.in[5] (.names)                             1.338    18.787
$abc$13858$new_n3295_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3307_.in[0] (.names)                             1.338    20.386
$abc$13858$new_n3307_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3335_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3335_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3363_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3363_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3390_.in[3] (.names)                             1.338    25.182
$abc$13858$new_n3390_.out[0] (.names)                            0.235    25.417
$abc$13858$new_n3411_.in[4] (.names)                             1.338    26.755
$abc$13858$new_n3411_.out[0] (.names)                            0.235    26.990
$abc$13858$new_n3410_.in[4] (.names)                             1.338    28.328
$abc$13858$new_n3410_.out[0] (.names)                            0.261    28.589
$abc$13858$new_n3409_.in[3] (.names)                             1.338    29.927
$abc$13858$new_n3409_.out[0] (.names)                            0.195    30.122
$abc$13858$new_n3408_.in[1] (.names)                             1.338    31.459
$abc$13858$new_n3408_.out[0] (.names)                            0.195    31.654
$abc$13858$new_n3407_.in[1] (.names)                             1.338    32.992
$abc$13858$new_n3407_.out[0] (.names)                            0.195    33.187
$abc$13858$new_n3424_.in[2] (.names)                             1.338    34.525
$abc$13858$new_n3424_.out[0] (.names)                            0.195    34.720
$0\A[31:0][30].in[3] (.names)                                    1.338    36.058
$0\A[31:0][30].out[0] (.names)                                   0.261    36.319
A[30].D[0] (.latch)                                              1.338    37.656
data arrival time                                                         37.656

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[30].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -37.656
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -36.385


#Path 4
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3295_.in[5] (.names)                             1.338    18.787
$abc$13858$new_n3295_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3307_.in[0] (.names)                             1.338    20.386
$abc$13858$new_n3307_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3321_.in[5] (.names)                             1.338    21.985
$abc$13858$new_n3321_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3317_.in[1] (.names)                             1.338    23.584
$abc$13858$new_n3317_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3331_.in[0] (.names)                             1.338    25.182
$abc$13858$new_n3331_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3355_.in[5] (.names)                             1.338    26.781
$abc$13858$new_n3355_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3354_.in[0] (.names)                             1.338    28.380
$abc$13858$new_n3354_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n3383_.in[4] (.names)                             1.338    29.979
$abc$13858$new_n3383_.out[0] (.names)                            0.261    30.240
$abc$13858$new_n3468_.in[3] (.names)                             1.338    31.577
$abc$13858$new_n3468_.out[0] (.names)                            0.261    31.838
$0\A[31:0][28].in[3] (.names)                                    1.338    33.176
$0\A[31:0][28].out[0] (.names)                                   0.235    33.411
A[28].D[0] (.latch)                                              1.338    34.749
data arrival time                                                         34.749

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[28].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -34.749
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -33.477


#Path 5
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3295_.in[5] (.names)                             1.338    18.787
$abc$13858$new_n3295_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3307_.in[0] (.names)                             1.338    20.386
$abc$13858$new_n3307_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3321_.in[5] (.names)                             1.338    21.985
$abc$13858$new_n3321_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3317_.in[1] (.names)                             1.338    23.584
$abc$13858$new_n3317_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3331_.in[0] (.names)                             1.338    25.182
$abc$13858$new_n3331_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3355_.in[5] (.names)                             1.338    26.781
$abc$13858$new_n3355_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3354_.in[0] (.names)                             1.338    28.380
$abc$13858$new_n3354_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n3383_.in[4] (.names)                             1.338    29.979
$abc$13858$new_n3383_.out[0] (.names)                            0.261    30.240
$abc$13858$new_n3382_.in[2] (.names)                             1.338    31.577
$abc$13858$new_n3382_.out[0] (.names)                            0.195    31.772
$0\A[31:0][27].in[2] (.names)                                    1.338    33.110
$0\A[31:0][27].out[0] (.names)                                   0.235    33.345
A[27].D[0] (.latch)                                              1.338    34.683
data arrival time                                                         34.683

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[27].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -34.683
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -33.411


#Path 6
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3295_.in[5] (.names)                             1.338    18.787
$abc$13858$new_n3295_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3307_.in[0] (.names)                             1.338    20.386
$abc$13858$new_n3307_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3321_.in[5] (.names)                             1.338    21.985
$abc$13858$new_n3321_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3317_.in[1] (.names)                             1.338    23.584
$abc$13858$new_n3317_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3331_.in[0] (.names)                             1.338    25.182
$abc$13858$new_n3331_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3355_.in[5] (.names)                             1.338    26.781
$abc$13858$new_n3355_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3354_.in[0] (.names)                             1.338    28.380
$abc$13858$new_n3354_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n3371_.in[3] (.names)                             1.338    29.979
$abc$13858$new_n3371_.out[0] (.names)                            0.195    30.174
$abc$13858$new_n3370_.in[3] (.names)                             1.338    31.511
$abc$13858$new_n3370_.out[0] (.names)                            0.261    31.772
$0\A[31:0][26].in[0] (.names)                                    1.338    33.110
$0\A[31:0][26].out[0] (.names)                                   0.195    33.305
A[26].D[0] (.latch)                                              1.338    34.643
data arrival time                                                         34.643

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[26].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -34.643
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -33.371


#Path 7
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.407
$abc$13858$new_n3004_.out[0] (.names)                            0.195    18.602
$abc$13858$new_n3010_.in[4] (.names)                             1.338    19.940
$abc$13858$new_n3010_.out[0] (.names)                            0.235    20.175
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.513
$abc$13858$new_n3015_.out[0] (.names)                            0.235    21.748
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.086
$abc$13858$new_n3021_.out[0] (.names)                            0.235    23.321
$abc$13858$new_n3027_.in[4] (.names)                             1.338    24.658
$abc$13858$new_n3027_.out[0] (.names)                            0.235    24.893
$abc$13858$new_n3033_.in[4] (.names)                             1.338    26.231
$abc$13858$new_n3033_.out[0] (.names)                            0.235    26.466
$abc$13858$new_n3038_.in[4] (.names)                             1.338    27.804
$abc$13858$new_n3038_.out[0] (.names)                            0.235    28.039
$abc$13858$new_n3040_.in[2] (.names)                             1.338    29.377
$abc$13858$new_n3040_.out[0] (.names)                            0.195    29.572
$abc$13858$new_n3043_.in[4] (.names)                             1.338    30.909
$abc$13858$new_n3043_.out[0] (.names)                            0.261    31.170
$0\B[31:0][31].in[2] (.names)                                    1.338    32.508
$0\B[31:0][31].out[0] (.names)                                   0.235    32.743
B[31].D[0] (.latch)                                              1.338    34.081
data arrival time                                                         34.081

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[31].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -34.081
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -32.809


#Path 8
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2741_.in[4] (.names)                             1.338    16.914
$abc$13858$new_n2741_.out[0] (.names)                            0.235    17.149
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.487
$abc$13858$new_n2746_.out[0] (.names)                            0.235    18.722
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.060
$abc$13858$new_n2752_.out[0] (.names)                            0.235    20.295
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.633
$abc$13858$new_n2758_.out[0] (.names)                            0.235    21.868
$abc$13858$new_n2764_.in[4] (.names)                             1.338    23.206
$abc$13858$new_n2764_.out[0] (.names)                            0.235    23.441
$abc$13858$new_n2769_.in[4] (.names)                             1.338    24.778
$abc$13858$new_n2769_.out[0] (.names)                            0.235    25.013
$abc$13858$new_n2774_.in[4] (.names)                             1.338    26.351
$abc$13858$new_n2774_.out[0] (.names)                            0.235    26.586
$abc$13858$new_n2776_.in[2] (.names)                             1.338    27.924
$abc$13858$new_n2776_.out[0] (.names)                            0.195    28.119
$abc$13858$new_n2779_.in[4] (.names)                             1.338    29.457
$abc$13858$new_n2779_.out[0] (.names)                            0.261    29.718
$0\E[31:0][31].in[2] (.names)                                    1.338    31.055
$0\E[31:0][31].out[0] (.names)                                   0.235    31.290
E[31].D[0] (.latch)                                              1.338    32.628
data arrival time                                                         32.628

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[31].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -32.628
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.356


#Path 9
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2919_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2919_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2924_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2930_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2935_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2940_.in[4] (.names)                             1.338    23.166
$abc$13858$new_n2940_.out[0] (.names)                            0.235    23.401
$abc$13858$new_n2945_.in[4] (.names)                             1.338    24.738
$abc$13858$new_n2945_.out[0] (.names)                            0.235    24.973
$abc$13858$new_n2951_.in[4] (.names)                             1.338    26.311
$abc$13858$new_n2951_.out[0] (.names)                            0.235    26.546
$abc$13858$new_n2954_.in[2] (.names)                             1.338    27.884
$abc$13858$new_n2954_.out[0] (.names)                            0.195    28.079
$abc$13858$new_n2956_.in[4] (.names)                             1.338    29.417
$abc$13858$new_n2956_.out[0] (.names)                            0.261    29.678
$0\C[31:0][31].in[2] (.names)                                    1.338    31.015
$0\C[31:0][31].out[0] (.names)                                   0.235    31.250
C[31].D[0] (.latch)                                              1.338    32.588
data arrival time                                                         32.588

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[31].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -32.588
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.316


#Path 10
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2919_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2919_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2924_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2930_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2935_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2940_.in[4] (.names)                             1.338    23.166
$abc$13858$new_n2940_.out[0] (.names)                            0.235    23.401
$abc$13858$new_n2945_.in[4] (.names)                             1.338    24.738
$abc$13858$new_n2945_.out[0] (.names)                            0.235    24.973
$abc$13858$new_n2951_.in[4] (.names)                             1.338    26.311
$abc$13858$new_n2951_.out[0] (.names)                            0.235    26.546
$abc$13858$new_n2954_.in[2] (.names)                             1.338    27.884
$abc$13858$new_n2954_.out[0] (.names)                            0.195    28.079
$abc$13858$new_n2953_.in[3] (.names)                             1.338    29.417
$abc$13858$new_n2953_.out[0] (.names)                            0.235    29.652
$0\C[31:0][30].in[1] (.names)                                    1.338    30.989
$0\C[31:0][30].out[0] (.names)                                   0.195    31.184
C[30].D[0] (.latch)                                              1.338    32.522
data arrival time                                                         32.522

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[30].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -32.522
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.250


#Path 11
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.407
$abc$13858$new_n3004_.out[0] (.names)                            0.195    18.602
$abc$13858$new_n3010_.in[4] (.names)                             1.338    19.940
$abc$13858$new_n3010_.out[0] (.names)                            0.235    20.175
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.513
$abc$13858$new_n3015_.out[0] (.names)                            0.235    21.748
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.086
$abc$13858$new_n3021_.out[0] (.names)                            0.235    23.321
$abc$13858$new_n3027_.in[4] (.names)                             1.338    24.658
$abc$13858$new_n3027_.out[0] (.names)                            0.235    24.893
$abc$13858$new_n3033_.in[4] (.names)                             1.338    26.231
$abc$13858$new_n3033_.out[0] (.names)                            0.235    26.466
$abc$13858$new_n3038_.in[4] (.names)                             1.338    27.804
$abc$13858$new_n3038_.out[0] (.names)                            0.235    28.039
$abc$13858$new_n3037_.in[3] (.names)                             1.338    29.377
$abc$13858$new_n3037_.out[0] (.names)                            0.235    29.612
$0\B[31:0][29].in[2] (.names)                                    1.338    30.949
$0\B[31:0][29].out[0] (.names)                                   0.235    31.184
B[29].D[0] (.latch)                                              1.338    32.522
data arrival time                                                         32.522

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[29].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -32.522
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.250


#Path 12
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.407
$abc$13858$new_n3004_.out[0] (.names)                            0.195    18.602
$abc$13858$new_n3010_.in[4] (.names)                             1.338    19.940
$abc$13858$new_n3010_.out[0] (.names)                            0.235    20.175
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.513
$abc$13858$new_n3015_.out[0] (.names)                            0.235    21.748
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.086
$abc$13858$new_n3021_.out[0] (.names)                            0.235    23.321
$abc$13858$new_n3027_.in[4] (.names)                             1.338    24.658
$abc$13858$new_n3027_.out[0] (.names)                            0.235    24.893
$abc$13858$new_n3033_.in[4] (.names)                             1.338    26.231
$abc$13858$new_n3033_.out[0] (.names)                            0.235    26.466
$abc$13858$new_n3038_.in[4] (.names)                             1.338    27.804
$abc$13858$new_n3038_.out[0] (.names)                            0.235    28.039
$abc$13858$new_n3040_.in[2] (.names)                             1.338    29.377
$abc$13858$new_n3040_.out[0] (.names)                            0.195    29.572
$0\B[31:0][30].in[4] (.names)                                    1.338    30.909
$0\B[31:0][30].out[0] (.names)                                   0.261    31.170
B[30].D[0] (.latch)                                              1.338    32.508
data arrival time                                                         32.508

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[30].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -32.508
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.236


#Path 13
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3295_.in[5] (.names)                             1.338    18.787
$abc$13858$new_n3295_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3307_.in[0] (.names)                             1.338    20.386
$abc$13858$new_n3307_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3321_.in[5] (.names)                             1.338    21.985
$abc$13858$new_n3321_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3317_.in[1] (.names)                             1.338    23.584
$abc$13858$new_n3317_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3331_.in[0] (.names)                             1.338    25.182
$abc$13858$new_n3331_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3357_.in[0] (.names)                             1.338    26.781
$abc$13858$new_n3357_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3368_.in[1] (.names)                             1.338    28.380
$abc$13858$new_n3368_.out[0] (.names)                            0.261    28.641
$0\A[31:0][25].in[0] (.names)                                    1.338    29.979
$0\A[31:0][25].out[0] (.names)                                   0.235    30.214
A[25].D[0] (.latch)                                              1.338    31.551
data arrival time                                                         31.551

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[25].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.551
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.280


#Path 14
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3133_.in[3] (.names)                             1.338    13.991
$abc$13858$new_n3133_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3156_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n3156_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3183_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n3183_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3221_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n3221_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3240_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3240_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3264_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3264_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3278_.in[5] (.names)                             1.338    23.584
$abc$13858$new_n3278_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3298_.in[3] (.names)                             1.338    25.182
$abc$13858$new_n3298_.out[0] (.names)                            0.235    25.417
$abc$13858$new_n3315_.in[1] (.names)                             1.338    26.755
$abc$13858$new_n3315_.out[0] (.names)                            0.235    26.990
$abc$13858$new_n3343_.in[4] (.names)                             1.338    28.328
$abc$13858$new_n3343_.out[0] (.names)                            0.235    28.563
$0\A[31:0][24].in[3] (.names)                                    1.338    29.901
$0\A[31:0][24].out[0] (.names)                                   0.261    30.162
A[24].D[0] (.latch)                                              1.338    31.499
data arrival time                                                         31.499

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[24].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.228


#Path 15
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3133_.in[3] (.names)                             1.338    13.991
$abc$13858$new_n3133_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3156_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n3156_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3183_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n3183_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3221_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n3221_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3240_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3240_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3264_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3264_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3278_.in[5] (.names)                             1.338    23.584
$abc$13858$new_n3278_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3298_.in[3] (.names)                             1.338    25.182
$abc$13858$new_n3298_.out[0] (.names)                            0.235    25.417
$abc$13858$new_n3315_.in[1] (.names)                             1.338    26.755
$abc$13858$new_n3315_.out[0] (.names)                            0.235    26.990
$abc$13858$new_n3466_.in[3] (.names)                             1.338    28.328
$abc$13858$new_n3466_.out[0] (.names)                            0.261    28.589
$0\A[31:0][23].in[3] (.names)                                    1.338    29.927
$0\A[31:0][23].out[0] (.names)                                   0.235    30.162
A[23].D[0] (.latch)                                              1.338    31.499
data arrival time                                                         31.499

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[23].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.228


#Path 16
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3133_.in[3] (.names)                             1.338    13.991
$abc$13858$new_n3133_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3156_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n3156_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3183_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n3183_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3221_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n3221_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3240_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3240_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3264_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3264_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3278_.in[5] (.names)                             1.338    23.584
$abc$13858$new_n3278_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3298_.in[3] (.names)                             1.338    25.182
$abc$13858$new_n3298_.out[0] (.names)                            0.235    25.417
$abc$13858$new_n3315_.in[1] (.names)                             1.338    26.755
$abc$13858$new_n3315_.out[0] (.names)                            0.235    26.990
$abc$13858$new_n3314_.in[3] (.names)                             1.338    28.328
$abc$13858$new_n3314_.out[0] (.names)                            0.261    28.589
$0\A[31:0][22].in[0] (.names)                                    1.338    29.927
$0\A[31:0][22].out[0] (.names)                                   0.195    30.122
A[22].D[0] (.latch)                                              1.338    31.459
data arrival time                                                         31.459

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[22].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.459
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.188


#Path 17
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3133_.in[3] (.names)                             1.338    13.991
$abc$13858$new_n3133_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3156_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n3156_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3183_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n3183_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3221_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n3221_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3240_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3240_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3264_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3264_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3278_.in[5] (.names)                             1.338    23.584
$abc$13858$new_n3278_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3298_.in[3] (.names)                             1.338    25.182
$abc$13858$new_n3298_.out[0] (.names)                            0.235    25.417
$abc$13858$new_n3301_.in[1] (.names)                             1.338    26.755
$abc$13858$new_n3301_.out[0] (.names)                            0.195    26.950
$abc$13858$new_n3300_.in[3] (.names)                             1.338    28.288
$abc$13858$new_n3300_.out[0] (.names)                            0.235    28.523
$0\A[31:0][21].in[1] (.names)                                    1.338    29.861
$0\A[31:0][21].out[0] (.names)                                   0.195    30.056
A[21].D[0] (.latch)                                              1.338    31.393
data arrival time                                                         31.393

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[21].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.393
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.122


#Path 18
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2741_.in[4] (.names)                             1.338    16.914
$abc$13858$new_n2741_.out[0] (.names)                            0.235    17.149
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.487
$abc$13858$new_n2746_.out[0] (.names)                            0.235    18.722
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.060
$abc$13858$new_n2752_.out[0] (.names)                            0.235    20.295
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.633
$abc$13858$new_n2758_.out[0] (.names)                            0.235    21.868
$abc$13858$new_n2764_.in[4] (.names)                             1.338    23.206
$abc$13858$new_n2764_.out[0] (.names)                            0.235    23.441
$abc$13858$new_n2769_.in[4] (.names)                             1.338    24.778
$abc$13858$new_n2769_.out[0] (.names)                            0.235    25.013
$abc$13858$new_n2774_.in[4] (.names)                             1.338    26.351
$abc$13858$new_n2774_.out[0] (.names)                            0.235    26.586
$abc$13858$new_n2776_.in[2] (.names)                             1.338    27.924
$abc$13858$new_n2776_.out[0] (.names)                            0.195    28.119
$0\E[31:0][30].in[4] (.names)                                    1.338    29.457
$0\E[31:0][30].out[0] (.names)                                   0.261    29.718
E[30].D[0] (.latch)                                              1.338    31.055
data arrival time                                                         31.055

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[30].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.055
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -29.784


#Path 19
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2830_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2835_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2835_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2841_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2846_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2851_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2851_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2856_.in[4] (.names)                             1.338    23.166
$abc$13858$new_n2856_.out[0] (.names)                            0.235    23.401
$abc$13858$new_n2862_.in[4] (.names)                             1.338    24.738
$abc$13858$new_n2862_.out[0] (.names)                            0.235    24.973
$abc$13858$new_n2865_.in[0] (.names)                             1.338    26.311
$abc$13858$new_n2865_.out[0] (.names)                            0.235    26.546
$abc$13858$new_n2867_.in[4] (.names)                             1.338    27.884
$abc$13858$new_n2867_.out[0] (.names)                            0.235    28.119
$0\D[31:0][31].in[2] (.names)                                    1.338    29.457
$0\D[31:0][31].out[0] (.names)                                   0.261    29.718
D[31].D[0] (.latch)                                              1.338    31.055
data arrival time                                                         31.055

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[31].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.055
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -29.784


#Path 20
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2741_.in[4] (.names)                             1.338    16.914
$abc$13858$new_n2741_.out[0] (.names)                            0.235    17.149
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.487
$abc$13858$new_n2746_.out[0] (.names)                            0.235    18.722
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.060
$abc$13858$new_n2752_.out[0] (.names)                            0.235    20.295
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.633
$abc$13858$new_n2758_.out[0] (.names)                            0.235    21.868
$abc$13858$new_n2764_.in[4] (.names)                             1.338    23.206
$abc$13858$new_n2764_.out[0] (.names)                            0.235    23.441
$abc$13858$new_n2769_.in[4] (.names)                             1.338    24.778
$abc$13858$new_n2769_.out[0] (.names)                            0.235    25.013
$abc$13858$new_n2774_.in[4] (.names)                             1.338    26.351
$abc$13858$new_n2774_.out[0] (.names)                            0.235    26.586
$abc$13858$new_n2773_.in[3] (.names)                             1.338    27.924
$abc$13858$new_n2773_.out[0] (.names)                            0.235    28.159
$0\E[31:0][29].in[1] (.names)                                    1.338    29.497
$0\E[31:0][29].out[0] (.names)                                   0.195    29.692
E[29].D[0] (.latch)                                              1.338    31.029
data arrival time                                                         31.029

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[29].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.029
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -29.758


#Path 21
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2919_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2919_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2924_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2930_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2935_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2940_.in[4] (.names)                             1.338    23.166
$abc$13858$new_n2940_.out[0] (.names)                            0.235    23.401
$abc$13858$new_n2945_.in[4] (.names)                             1.338    24.738
$abc$13858$new_n2945_.out[0] (.names)                            0.235    24.973
$abc$13858$new_n2948_.in[4] (.names)                             1.338    26.311
$abc$13858$new_n2948_.out[0] (.names)                            0.235    26.546
$abc$13858$new_n2947_.in[3] (.names)                             1.338    27.884
$abc$13858$new_n2947_.out[0] (.names)                            0.261    28.145
$0\C[31:0][28].in[1] (.names)                                    1.338    29.483
$0\C[31:0][28].out[0] (.names)                                   0.195    29.678
C[28].D[0] (.latch)                                              1.338    31.015
data arrival time                                                         31.015

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[28].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -29.744


#Path 22
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.407
$abc$13858$new_n3004_.out[0] (.names)                            0.195    18.602
$abc$13858$new_n3010_.in[4] (.names)                             1.338    19.940
$abc$13858$new_n3010_.out[0] (.names)                            0.235    20.175
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.513
$abc$13858$new_n3015_.out[0] (.names)                            0.235    21.748
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.086
$abc$13858$new_n3021_.out[0] (.names)                            0.235    23.321
$abc$13858$new_n3027_.in[4] (.names)                             1.338    24.658
$abc$13858$new_n3027_.out[0] (.names)                            0.235    24.893
$abc$13858$new_n3033_.in[4] (.names)                             1.338    26.231
$abc$13858$new_n3033_.out[0] (.names)                            0.235    26.466
$abc$13858$new_n3035_.in[5] (.names)                             1.338    27.804
$abc$13858$new_n3035_.out[0] (.names)                            0.261    28.065
$0\B[31:0][28].in[1] (.names)                                    1.338    29.403
$0\B[31:0][28].out[0] (.names)                                   0.261    29.664
B[28].D[0] (.latch)                                              1.338    31.001
data arrival time                                                         31.001

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[28].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.001
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -29.730


#Path 23
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2919_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2919_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2924_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2930_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2935_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2940_.in[4] (.names)                             1.338    23.166
$abc$13858$new_n2940_.out[0] (.names)                            0.235    23.401
$abc$13858$new_n2945_.in[4] (.names)                             1.338    24.738
$abc$13858$new_n2945_.out[0] (.names)                            0.235    24.973
$abc$13858$new_n2951_.in[4] (.names)                             1.338    26.311
$abc$13858$new_n2951_.out[0] (.names)                            0.235    26.546
$abc$13858$new_n2950_.in[3] (.names)                             1.338    27.884
$abc$13858$new_n2950_.out[0] (.names)                            0.235    28.119
$0\C[31:0][29].in[1] (.names)                                    1.338    29.457
$0\C[31:0][29].out[0] (.names)                                   0.195    29.652
C[29].D[0] (.latch)                                              1.338    30.989
data arrival time                                                         30.989

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[29].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -30.989
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -29.718


#Path 24
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2830_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2835_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2835_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2841_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2846_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2851_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2851_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2856_.in[4] (.names)                             1.338    23.166
$abc$13858$new_n2856_.out[0] (.names)                            0.235    23.401
$abc$13858$new_n2862_.in[4] (.names)                             1.338    24.738
$abc$13858$new_n2862_.out[0] (.names)                            0.235    24.973
$abc$13858$new_n2865_.in[0] (.names)                             1.338    26.311
$abc$13858$new_n2865_.out[0] (.names)                            0.235    26.546
$abc$13858$new_n2864_.in[3] (.names)                             1.338    27.884
$abc$13858$new_n2864_.out[0] (.names)                            0.235    28.119
$0\D[31:0][30].in[1] (.names)                                    1.338    29.457
$0\D[31:0][30].out[0] (.names)                                   0.195    29.652
D[30].D[0] (.latch)                                              1.338    30.989
data arrival time                                                         30.989

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[30].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -30.989
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -29.718


#Path 25
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.407
$abc$13858$new_n3004_.out[0] (.names)                            0.195    18.602
$abc$13858$new_n3010_.in[4] (.names)                             1.338    19.940
$abc$13858$new_n3010_.out[0] (.names)                            0.235    20.175
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.513
$abc$13858$new_n3015_.out[0] (.names)                            0.235    21.748
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.086
$abc$13858$new_n3021_.out[0] (.names)                            0.235    23.321
$abc$13858$new_n3027_.in[4] (.names)                             1.338    24.658
$abc$13858$new_n3027_.out[0] (.names)                            0.235    24.893
$abc$13858$new_n3033_.in[4] (.names)                             1.338    26.231
$abc$13858$new_n3033_.out[0] (.names)                            0.235    26.466
$abc$13858$new_n3032_.in[3] (.names)                             1.338    27.804
$abc$13858$new_n3032_.out[0] (.names)                            0.235    28.039
$0\B[31:0][27].in[2] (.names)                                    1.338    29.377
$0\B[31:0][27].out[0] (.names)                                   0.235    29.612
B[27].D[0] (.latch)                                              1.338    30.949
data arrival time                                                         30.949

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[27].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -30.949
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -29.678


#Path 26
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.407
$abc$13858$new_n3004_.out[0] (.names)                            0.195    18.602
$abc$13858$new_n3010_.in[4] (.names)                             1.338    19.940
$abc$13858$new_n3010_.out[0] (.names)                            0.235    20.175
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.513
$abc$13858$new_n3015_.out[0] (.names)                            0.235    21.748
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.086
$abc$13858$new_n3021_.out[0] (.names)                            0.235    23.321
$abc$13858$new_n3027_.in[4] (.names)                             1.338    24.658
$abc$13858$new_n3027_.out[0] (.names)                            0.235    24.893
$abc$13858$new_n3030_.in[4] (.names)                             1.338    26.231
$abc$13858$new_n3030_.out[0] (.names)                            0.235    26.466
$abc$13858$new_n3029_.in[3] (.names)                             1.338    27.804
$abc$13858$new_n3029_.out[0] (.names)                            0.261    28.065
$0\B[31:0][26].in[1] (.names)                                    1.338    29.403
$0\B[31:0][26].out[0] (.names)                                   0.195    29.598
B[26].D[0] (.latch)                                              1.338    30.935
data arrival time                                                         30.935

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[26].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -30.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -29.664


#Path 27
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3133_.in[3] (.names)                             1.338    13.991
$abc$13858$new_n3133_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3156_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n3156_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3183_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n3183_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3221_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n3221_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3240_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3240_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3264_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3264_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3278_.in[5] (.names)                             1.338    23.584
$abc$13858$new_n3278_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3298_.in[3] (.names)                             1.338    25.182
$abc$13858$new_n3298_.out[0] (.names)                            0.235    25.417
$abc$13858$new_n3288_.in[2] (.names)                             1.338    26.755
$abc$13858$new_n3288_.out[0] (.names)                            0.195    26.950
$0\A[31:0][20].in[2] (.names)                                    1.338    28.288
$0\A[31:0][20].out[0] (.names)                                   0.235    28.523
A[20].D[0] (.latch)                                              1.338    29.861
data arrival time                                                         29.861

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[20].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.861
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.589


#Path 28
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3133_.in[3] (.names)                             1.338    13.991
$abc$13858$new_n3133_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3156_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n3156_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3183_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n3183_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3221_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n3221_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3240_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3240_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3253_.in[5] (.names)                             1.338    21.985
$abc$13858$new_n3253_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3274_.in[3] (.names)                             1.338    23.584
$abc$13858$new_n3274_.out[0] (.names)                            0.235    23.819
$abc$13858$new_n3277_.in[1] (.names)                             1.338    25.156
$abc$13858$new_n3277_.out[0] (.names)                            0.195    25.351
$abc$13858$new_n3276_.in[3] (.names)                             1.338    26.689
$abc$13858$new_n3276_.out[0] (.names)                            0.235    26.924
$0\A[31:0][19].in[1] (.names)                                    1.338    28.262
$0\A[31:0][19].out[0] (.names)                                   0.195    28.457
A[19].D[0] (.latch)                                              1.338    29.795
data arrival time                                                         29.795

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[19].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.795
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.523


#Path 29
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2741_.in[4] (.names)                             1.338    16.914
$abc$13858$new_n2741_.out[0] (.names)                            0.235    17.149
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.487
$abc$13858$new_n2746_.out[0] (.names)                            0.235    18.722
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.060
$abc$13858$new_n2752_.out[0] (.names)                            0.235    20.295
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.633
$abc$13858$new_n2758_.out[0] (.names)                            0.235    21.868
$abc$13858$new_n2764_.in[4] (.names)                             1.338    23.206
$abc$13858$new_n2764_.out[0] (.names)                            0.235    23.441
$abc$13858$new_n2769_.in[4] (.names)                             1.338    24.778
$abc$13858$new_n2769_.out[0] (.names)                            0.235    25.013
$abc$13858$new_n2771_.in[5] (.names)                             1.338    26.351
$abc$13858$new_n2771_.out[0] (.names)                            0.261    26.612
$0\E[31:0][28].in[1] (.names)                                    1.338    27.950
$0\E[31:0][28].out[0] (.names)                                   0.261    28.211
E[28].D[0] (.latch)                                              1.338    29.549
data arrival time                                                         29.549

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[28].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.549
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.277


#Path 30
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2830_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2835_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2835_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2841_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2846_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2851_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2851_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2856_.in[4] (.names)                             1.338    23.166
$abc$13858$new_n2856_.out[0] (.names)                            0.235    23.401
$abc$13858$new_n2862_.in[4] (.names)                             1.338    24.738
$abc$13858$new_n2862_.out[0] (.names)                            0.235    24.973
$abc$13858$new_n2861_.in[3] (.names)                             1.338    26.311
$abc$13858$new_n2861_.out[0] (.names)                            0.261    26.572
$0\D[31:0][29].in[1] (.names)                                    1.338    27.910
$0\D[31:0][29].out[0] (.names)                                   0.261    28.171
D[29].D[0] (.latch)                                              1.338    29.509
data arrival time                                                         29.509

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[29].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.509
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.237


#Path 31
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2741_.in[4] (.names)                             1.338    16.914
$abc$13858$new_n2741_.out[0] (.names)                            0.235    17.149
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.487
$abc$13858$new_n2746_.out[0] (.names)                            0.235    18.722
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.060
$abc$13858$new_n2752_.out[0] (.names)                            0.235    20.295
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.633
$abc$13858$new_n2758_.out[0] (.names)                            0.235    21.868
$abc$13858$new_n2764_.in[4] (.names)                             1.338    23.206
$abc$13858$new_n2764_.out[0] (.names)                            0.235    23.441
$abc$13858$new_n2769_.in[4] (.names)                             1.338    24.778
$abc$13858$new_n2769_.out[0] (.names)                            0.235    25.013
$abc$13858$new_n2768_.in[3] (.names)                             1.338    26.351
$abc$13858$new_n2768_.out[0] (.names)                            0.235    26.586
$0\E[31:0][27].in[1] (.names)                                    1.338    27.924
$0\E[31:0][27].out[0] (.names)                                   0.195    28.119
E[27].D[0] (.latch)                                              1.338    29.457
data arrival time                                                         29.457

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[27].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.457
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.185


#Path 32
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2919_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2919_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2924_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2930_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2935_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2940_.in[4] (.names)                             1.338    23.166
$abc$13858$new_n2940_.out[0] (.names)                            0.235    23.401
$abc$13858$new_n2945_.in[4] (.names)                             1.338    24.738
$abc$13858$new_n2945_.out[0] (.names)                            0.235    24.973
$abc$13858$new_n2944_.in[3] (.names)                             1.338    26.311
$abc$13858$new_n2944_.out[0] (.names)                            0.235    26.546
$0\C[31:0][27].in[2] (.names)                                    1.338    27.884
$0\C[31:0][27].out[0] (.names)                                   0.235    28.119
C[27].D[0] (.latch)                                              1.338    29.457
data arrival time                                                         29.457

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[27].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.457
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.185


#Path 33
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2830_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2835_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2835_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2841_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2846_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2851_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2851_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2856_.in[4] (.names)                             1.338    23.166
$abc$13858$new_n2856_.out[0] (.names)                            0.235    23.401
$abc$13858$new_n2859_.in[4] (.names)                             1.338    24.738
$abc$13858$new_n2859_.out[0] (.names)                            0.235    24.973
$abc$13858$new_n2858_.in[3] (.names)                             1.338    26.311
$abc$13858$new_n2858_.out[0] (.names)                            0.261    26.572
$0\D[31:0][28].in[1] (.names)                                    1.338    27.910
$0\D[31:0][28].out[0] (.names)                                   0.195    28.105
D[28].D[0] (.latch)                                              1.338    29.443
data arrival time                                                         29.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[28].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.171


#Path 34
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.407
$abc$13858$new_n3004_.out[0] (.names)                            0.195    18.602
$abc$13858$new_n3010_.in[4] (.names)                             1.338    19.940
$abc$13858$new_n3010_.out[0] (.names)                            0.235    20.175
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.513
$abc$13858$new_n3015_.out[0] (.names)                            0.235    21.748
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.086
$abc$13858$new_n3021_.out[0] (.names)                            0.235    23.321
$abc$13858$new_n3027_.in[4] (.names)                             1.338    24.658
$abc$13858$new_n3027_.out[0] (.names)                            0.235    24.893
$abc$13858$new_n3026_.in[3] (.names)                             1.338    26.231
$abc$13858$new_n3026_.out[0] (.names)                            0.235    26.466
$0\B[31:0][25].in[2] (.names)                                    1.338    27.804
$0\B[31:0][25].out[0] (.names)                                   0.235    28.039
B[25].D[0] (.latch)                                              1.338    29.377
data arrival time                                                         29.377

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[25].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.377
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.105


#Path 35
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.407
$abc$13858$new_n3004_.out[0] (.names)                            0.195    18.602
$abc$13858$new_n3010_.in[4] (.names)                             1.338    19.940
$abc$13858$new_n3010_.out[0] (.names)                            0.235    20.175
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.513
$abc$13858$new_n3015_.out[0] (.names)                            0.235    21.748
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.086
$abc$13858$new_n3021_.out[0] (.names)                            0.235    23.321
$abc$13858$new_n3024_.in[4] (.names)                             1.338    24.658
$abc$13858$new_n3024_.out[0] (.names)                            0.235    24.893
$abc$13858$new_n3023_.in[3] (.names)                             1.338    26.231
$abc$13858$new_n3023_.out[0] (.names)                            0.261    26.492
$0\B[31:0][24].in[1] (.names)                                    1.338    27.830
$0\B[31:0][24].out[0] (.names)                                   0.195    28.025
B[24].D[0] (.latch)                                              1.338    29.363
data arrival time                                                         29.363

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[24].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.363
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.091


#Path 36
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3133_.in[3] (.names)                             1.338    13.991
$abc$13858$new_n3133_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3156_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n3156_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3183_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n3183_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3221_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n3221_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3240_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3240_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3253_.in[5] (.names)                             1.338    21.985
$abc$13858$new_n3253_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3274_.in[3] (.names)                             1.338    23.584
$abc$13858$new_n3274_.out[0] (.names)                            0.235    23.819
$abc$13858$new_n3262_.in[3] (.names)                             1.338    25.156
$abc$13858$new_n3262_.out[0] (.names)                            0.261    25.417
$0\A[31:0][18].in[0] (.names)                                    1.338    26.755
$0\A[31:0][18].out[0] (.names)                                   0.195    26.950
A[18].D[0] (.latch)                                              1.338    28.288
data arrival time                                                         28.288

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[18].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.288
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -27.016


#Path 37
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2741_.in[4] (.names)                             1.338    16.914
$abc$13858$new_n2741_.out[0] (.names)                            0.235    17.149
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.487
$abc$13858$new_n2746_.out[0] (.names)                            0.235    18.722
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.060
$abc$13858$new_n2752_.out[0] (.names)                            0.235    20.295
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.633
$abc$13858$new_n2758_.out[0] (.names)                            0.235    21.868
$abc$13858$new_n2764_.in[4] (.names)                             1.338    23.206
$abc$13858$new_n2764_.out[0] (.names)                            0.235    23.441
$abc$13858$new_n2766_.in[5] (.names)                             1.338    24.778
$abc$13858$new_n2766_.out[0] (.names)                            0.261    25.039
$0\E[31:0][26].in[1] (.names)                                    1.338    26.377
$0\E[31:0][26].out[0] (.names)                                   0.261    26.638
E[26].D[0] (.latch)                                              1.338    27.976
data arrival time                                                         27.976

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[26].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.976
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.704


#Path 38
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2919_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2919_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2924_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2930_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2935_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2940_.in[4] (.names)                             1.338    23.166
$abc$13858$new_n2940_.out[0] (.names)                            0.235    23.401
$abc$13858$new_n2942_.in[5] (.names)                             1.338    24.738
$abc$13858$new_n2942_.out[0] (.names)                            0.261    24.999
$0\C[31:0][26].in[1] (.names)                                    1.338    26.337
$0\C[31:0][26].out[0] (.names)                                   0.261    26.598
C[26].D[0] (.latch)                                              1.338    27.936
data arrival time                                                         27.936

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[26].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.664


#Path 39
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2741_.in[4] (.names)                             1.338    16.914
$abc$13858$new_n2741_.out[0] (.names)                            0.235    17.149
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.487
$abc$13858$new_n2746_.out[0] (.names)                            0.235    18.722
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.060
$abc$13858$new_n2752_.out[0] (.names)                            0.235    20.295
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.633
$abc$13858$new_n2758_.out[0] (.names)                            0.235    21.868
$abc$13858$new_n2764_.in[4] (.names)                             1.338    23.206
$abc$13858$new_n2764_.out[0] (.names)                            0.235    23.441
$abc$13858$new_n2763_.in[3] (.names)                             1.338    24.778
$abc$13858$new_n2763_.out[0] (.names)                            0.235    25.013
$0\E[31:0][25].in[2] (.names)                                    1.338    26.351
$0\E[31:0][25].out[0] (.names)                                   0.235    26.586
E[25].D[0] (.latch)                                              1.338    27.924
data arrival time                                                         27.924

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[25].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.924
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.652


#Path 40
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2741_.in[4] (.names)                             1.338    16.914
$abc$13858$new_n2741_.out[0] (.names)                            0.235    17.149
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.487
$abc$13858$new_n2746_.out[0] (.names)                            0.235    18.722
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.060
$abc$13858$new_n2752_.out[0] (.names)                            0.235    20.295
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.633
$abc$13858$new_n2758_.out[0] (.names)                            0.235    21.868
$abc$13858$new_n2761_.in[4] (.names)                             1.338    23.206
$abc$13858$new_n2761_.out[0] (.names)                            0.235    23.441
$abc$13858$new_n2760_.in[3] (.names)                             1.338    24.778
$abc$13858$new_n2760_.out[0] (.names)                            0.261    25.039
$0\E[31:0][24].in[1] (.names)                                    1.338    26.377
$0\E[31:0][24].out[0] (.names)                                   0.195    26.572
E[24].D[0] (.latch)                                              1.338    27.910
data arrival time                                                         27.910

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[24].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.638


#Path 41
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2919_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2919_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2924_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2930_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2935_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2940_.in[4] (.names)                             1.338    23.166
$abc$13858$new_n2940_.out[0] (.names)                            0.235    23.401
$abc$13858$new_n2939_.in[3] (.names)                             1.338    24.738
$abc$13858$new_n2939_.out[0] (.names)                            0.235    24.973
$0\C[31:0][25].in[1] (.names)                                    1.338    26.311
$0\C[31:0][25].out[0] (.names)                                   0.195    26.506
C[25].D[0] (.latch)                                              1.338    27.844
data arrival time                                                         27.844

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[25].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.844
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.572


#Path 42
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2830_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2835_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2835_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2841_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2846_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2851_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2851_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2856_.in[4] (.names)                             1.338    23.166
$abc$13858$new_n2856_.out[0] (.names)                            0.235    23.401
$abc$13858$new_n2855_.in[3] (.names)                             1.338    24.738
$abc$13858$new_n2855_.out[0] (.names)                            0.235    24.973
$0\D[31:0][27].in[1] (.names)                                    1.338    26.311
$0\D[31:0][27].out[0] (.names)                                   0.195    26.506
D[27].D[0] (.latch)                                              1.338    27.844
data arrival time                                                         27.844

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[27].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.844
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.572


#Path 43
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.407
$abc$13858$new_n3004_.out[0] (.names)                            0.195    18.602
$abc$13858$new_n3010_.in[4] (.names)                             1.338    19.940
$abc$13858$new_n3010_.out[0] (.names)                            0.235    20.175
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.513
$abc$13858$new_n3015_.out[0] (.names)                            0.235    21.748
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.086
$abc$13858$new_n3021_.out[0] (.names)                            0.235    23.321
$abc$13858$new_n3020_.in[3] (.names)                             1.338    24.658
$abc$13858$new_n3020_.out[0] (.names)                            0.235    24.893
$0\B[31:0][23].in[2] (.names)                                    1.338    26.231
$0\B[31:0][23].out[0] (.names)                                   0.235    26.466
B[23].D[0] (.latch)                                              1.338    27.804
data arrival time                                                         27.804

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[23].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.804
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.532


#Path 44
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.407
$abc$13858$new_n3004_.out[0] (.names)                            0.195    18.602
$abc$13858$new_n3010_.in[4] (.names)                             1.338    19.940
$abc$13858$new_n3010_.out[0] (.names)                            0.235    20.175
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.513
$abc$13858$new_n3015_.out[0] (.names)                            0.235    21.748
$abc$13858$new_n3018_.in[4] (.names)                             1.338    23.086
$abc$13858$new_n3018_.out[0] (.names)                            0.235    23.321
$abc$13858$new_n3017_.in[3] (.names)                             1.338    24.658
$abc$13858$new_n3017_.out[0] (.names)                            0.261    24.919
$0\B[31:0][22].in[1] (.names)                                    1.338    26.257
$0\B[31:0][22].out[0] (.names)                                   0.195    26.452
B[22].D[0] (.latch)                                              1.338    27.790
data arrival time                                                         27.790

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[22].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.790
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.518


#Path 45
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3133_.in[3] (.names)                             1.338    13.991
$abc$13858$new_n3133_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3156_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n3156_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3183_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n3183_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3221_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n3221_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3225_.in[5] (.names)                             1.338    20.386
$abc$13858$new_n3225_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3238_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3238_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3251_.in[2] (.names)                             1.338    23.584
$abc$13858$new_n3251_.out[0] (.names)                            0.195    23.779
$0\A[31:0][17].in[4] (.names)                                    1.338    25.116
$0\A[31:0][17].out[0] (.names)                                   0.261    25.377
A[17].D[0] (.latch)                                              1.338    26.715
data arrival time                                                         26.715

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[17].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.715
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.443


#Path 46
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3133_.in[3] (.names)                             1.338    13.991
$abc$13858$new_n3133_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3156_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n3156_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3183_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n3183_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3221_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n3221_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3225_.in[5] (.names)                             1.338    20.386
$abc$13858$new_n3225_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3238_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3238_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3237_.in[2] (.names)                             1.338    23.584
$abc$13858$new_n3237_.out[0] (.names)                            0.195    23.779
$0\A[31:0][16].in[2] (.names)                                    1.338    25.116
$0\A[31:0][16].out[0] (.names)                                   0.235    25.351
A[16].D[0] (.latch)                                              1.338    26.689
data arrival time                                                         26.689

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[16].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.689
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.417


#Path 47
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3133_.in[3] (.names)                             1.338    13.991
$abc$13858$new_n3133_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3156_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n3156_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3168_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3168_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3181_.in[3] (.names)                             1.338    18.787
$abc$13858$new_n3181_.out[0] (.names)                            0.235    19.022
$abc$13858$new_n3208_.in[5] (.names)                             1.338    20.360
$abc$13858$new_n3208_.out[0] (.names)                            0.261    20.621
$abc$13858$new_n3206_.in[0] (.names)                             1.338    21.959
$abc$13858$new_n3206_.out[0] (.names)                            0.195    22.154
$abc$13858$new_n3464_.in[3] (.names)                             1.338    23.492
$abc$13858$new_n3464_.out[0] (.names)                            0.261    23.753
$0\A[31:0][15].in[3] (.names)                                    1.338    25.090
$0\A[31:0][15].out[0] (.names)                                   0.235    25.325
A[15].D[0] (.latch)                                              1.338    26.663
data arrival time                                                         26.663

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[15].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.663
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.391


#Path 48
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2830_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2835_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2835_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2841_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2846_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2851_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2851_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2853_.in[5] (.names)                             1.338    23.166
$abc$13858$new_n2853_.out[0] (.names)                            0.261    23.427
$0\D[31:0][26].in[1] (.names)                                    1.338    24.764
$0\D[31:0][26].out[0] (.names)                                   0.261    25.025
D[26].D[0] (.latch)                                              1.338    26.363
data arrival time                                                         26.363

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[26].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.363
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.091


#Path 49
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2919_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2919_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2924_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2930_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2935_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2937_.in[5] (.names)                             1.338    23.166
$abc$13858$new_n2937_.out[0] (.names)                            0.261    23.427
$0\C[31:0][24].in[1] (.names)                                    1.338    24.764
$0\C[31:0][24].out[0] (.names)                                   0.261    25.025
C[24].D[0] (.latch)                                              1.338    26.363
data arrival time                                                         26.363

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[24].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.363
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.091


#Path 50
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2741_.in[4] (.names)                             1.338    16.914
$abc$13858$new_n2741_.out[0] (.names)                            0.235    17.149
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.487
$abc$13858$new_n2746_.out[0] (.names)                            0.235    18.722
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.060
$abc$13858$new_n2752_.out[0] (.names)                            0.235    20.295
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.633
$abc$13858$new_n2758_.out[0] (.names)                            0.235    21.868
$abc$13858$new_n2757_.in[3] (.names)                             1.338    23.206
$abc$13858$new_n2757_.out[0] (.names)                            0.235    23.441
$0\E[31:0][23].in[2] (.names)                                    1.338    24.778
$0\E[31:0][23].out[0] (.names)                                   0.235    25.013
E[23].D[0] (.latch)                                              1.338    26.351
data arrival time                                                         26.351

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[23].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.351
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.079


#Path 51
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2741_.in[4] (.names)                             1.338    16.914
$abc$13858$new_n2741_.out[0] (.names)                            0.235    17.149
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.487
$abc$13858$new_n2746_.out[0] (.names)                            0.235    18.722
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.060
$abc$13858$new_n2752_.out[0] (.names)                            0.235    20.295
$abc$13858$new_n2755_.in[4] (.names)                             1.338    21.633
$abc$13858$new_n2755_.out[0] (.names)                            0.235    21.868
$abc$13858$new_n2754_.in[3] (.names)                             1.338    23.206
$abc$13858$new_n2754_.out[0] (.names)                            0.261    23.467
$0\E[31:0][22].in[1] (.names)                                    1.338    24.804
$0\E[31:0][22].out[0] (.names)                                   0.195    24.999
E[22].D[0] (.latch)                                              1.338    26.337
data arrival time                                                         26.337

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[22].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.337
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.065


#Path 52
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2919_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2919_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2924_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2930_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2935_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2934_.in[3] (.names)                             1.338    23.166
$abc$13858$new_n2934_.out[0] (.names)                            0.235    23.401
$0\C[31:0][23].in[2] (.names)                                    1.338    24.738
$0\C[31:0][23].out[0] (.names)                                   0.235    24.973
C[23].D[0] (.latch)                                              1.338    26.311
data arrival time                                                         26.311

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[23].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.311
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.039


#Path 53
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2830_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2835_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2835_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2841_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2846_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2851_.in[4] (.names)                             1.338    21.593
$abc$13858$new_n2851_.out[0] (.names)                            0.235    21.828
$abc$13858$new_n2850_.in[3] (.names)                             1.338    23.166
$abc$13858$new_n2850_.out[0] (.names)                            0.235    23.401
$0\D[31:0][25].in[1] (.names)                                    1.338    24.738
$0\D[31:0][25].out[0] (.names)                                   0.195    24.933
D[25].D[0] (.latch)                                              1.338    26.271
data arrival time                                                         26.271

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[25].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.271
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.999


#Path 54
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.407
$abc$13858$new_n3004_.out[0] (.names)                            0.195    18.602
$abc$13858$new_n3010_.in[4] (.names)                             1.338    19.940
$abc$13858$new_n3010_.out[0] (.names)                            0.235    20.175
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.513
$abc$13858$new_n3015_.out[0] (.names)                            0.235    21.748
$abc$13858$new_n3014_.in[3] (.names)                             1.338    23.086
$abc$13858$new_n3014_.out[0] (.names)                            0.235    23.321
$0\B[31:0][21].in[1] (.names)                                    1.338    24.658
$0\B[31:0][21].out[0] (.names)                                   0.195    24.853
B[21].D[0] (.latch)                                              1.338    26.191
data arrival time                                                         26.191

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[21].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.191
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.919


#Path 55
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[13].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3133_.in[3] (.names)                             1.338    13.991
$abc$13858$new_n3133_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3156_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n3156_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3168_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3168_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3181_.in[3] (.names)                             1.338    18.787
$abc$13858$new_n3181_.out[0] (.names)                            0.235    19.022
$abc$13858$new_n3193_.in[5] (.names)                             1.338    20.360
$abc$13858$new_n3193_.out[0] (.names)                            0.261    20.621
$abc$13858$new_n3192_.in[4] (.names)                             1.338    21.959
$abc$13858$new_n3192_.out[0] (.names)                            0.235    22.194
$0\A[31:0][13].in[2] (.names)                                    1.338    23.532
$0\A[31:0][13].out[0] (.names)                                   0.235    23.767
A[13].D[0] (.latch)                                              1.338    25.104
data arrival time                                                         25.104

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[13].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.104
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.833


#Path 56
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3133_.in[3] (.names)                             1.338    13.991
$abc$13858$new_n3133_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3156_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n3156_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3168_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3168_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3181_.in[3] (.names)                             1.338    18.787
$abc$13858$new_n3181_.out[0] (.names)                            0.235    19.022
$abc$13858$new_n3208_.in[5] (.names)                             1.338    20.360
$abc$13858$new_n3208_.out[0] (.names)                            0.261    20.621
$abc$13858$new_n3206_.in[0] (.names)                             1.338    21.959
$abc$13858$new_n3206_.out[0] (.names)                            0.195    22.154
$0\A[31:0][14].in[4] (.names)                                    1.338    23.492
$0\A[31:0][14].out[0] (.names)                                   0.261    23.753
A[14].D[0] (.latch)                                              1.338    25.090
data arrival time                                                         25.090

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[14].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.090
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.819


#Path 57
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2830_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2835_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2835_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2841_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2846_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2848_.in[5] (.names)                             1.338    21.593
$abc$13858$new_n2848_.out[0] (.names)                            0.261    21.854
$0\D[31:0][24].in[1] (.names)                                    1.338    23.192
$0\D[31:0][24].out[0] (.names)                                   0.261    23.453
D[24].D[0] (.latch)                                              1.338    24.790
data arrival time                                                         24.790

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[24].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.790
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.519


#Path 58
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2919_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2919_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2924_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2930_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2932_.in[5] (.names)                             1.338    21.593
$abc$13858$new_n2932_.out[0] (.names)                            0.261    21.854
$0\C[31:0][22].in[1] (.names)                                    1.338    23.192
$0\C[31:0][22].out[0] (.names)                                   0.261    23.453
C[22].D[0] (.latch)                                              1.338    24.790
data arrival time                                                         24.790

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[22].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.790
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.519


#Path 59
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2741_.in[4] (.names)                             1.338    16.914
$abc$13858$new_n2741_.out[0] (.names)                            0.235    17.149
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.487
$abc$13858$new_n2746_.out[0] (.names)                            0.235    18.722
$abc$13858$new_n2749_.in[4] (.names)                             1.338    20.060
$abc$13858$new_n2749_.out[0] (.names)                            0.235    20.295
$abc$13858$new_n2748_.in[3] (.names)                             1.338    21.633
$abc$13858$new_n2748_.out[0] (.names)                            0.261    21.894
$0\E[31:0][20].in[1] (.names)                                    1.338    23.232
$0\E[31:0][20].out[0] (.names)                                   0.195    23.427
E[20].D[0] (.latch)                                              1.338    24.764
data arrival time                                                         24.764

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[20].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.764
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.493


#Path 60
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2741_.in[4] (.names)                             1.338    16.914
$abc$13858$new_n2741_.out[0] (.names)                            0.235    17.149
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.487
$abc$13858$new_n2746_.out[0] (.names)                            0.235    18.722
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.060
$abc$13858$new_n2752_.out[0] (.names)                            0.235    20.295
$abc$13858$new_n2751_.in[3] (.names)                             1.338    21.633
$abc$13858$new_n2751_.out[0] (.names)                            0.235    21.868
$0\E[31:0][21].in[1] (.names)                                    1.338    23.206
$0\E[31:0][21].out[0] (.names)                                   0.195    23.401
E[21].D[0] (.latch)                                              1.338    24.738
data arrival time                                                         24.738

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[21].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.738
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.467


#Path 61
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2919_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2919_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2924_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2930_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2929_.in[3] (.names)                             1.338    21.593
$abc$13858$new_n2929_.out[0] (.names)                            0.235    21.828
$0\C[31:0][21].in[2] (.names)                                    1.338    23.166
$0\C[31:0][21].out[0] (.names)                                   0.235    23.401
C[21].D[0] (.latch)                                              1.338    24.738
data arrival time                                                         24.738

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[21].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.738
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.467


#Path 62
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2919_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2919_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2924_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2927_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2927_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2926_.in[3] (.names)                             1.338    21.593
$abc$13858$new_n2926_.out[0] (.names)                            0.261    21.854
$0\C[31:0][20].in[1] (.names)                                    1.338    23.192
$0\C[31:0][20].out[0] (.names)                                   0.195    23.387
C[20].D[0] (.latch)                                              1.338    24.724
data arrival time                                                         24.724

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[20].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.724
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.453


#Path 63
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.407
$abc$13858$new_n3004_.out[0] (.names)                            0.195    18.602
$abc$13858$new_n3010_.in[4] (.names)                             1.338    19.940
$abc$13858$new_n3010_.out[0] (.names)                            0.235    20.175
$abc$13858$new_n3012_.in[5] (.names)                             1.338    21.513
$abc$13858$new_n3012_.out[0] (.names)                            0.261    21.774
$0\B[31:0][20].in[1] (.names)                                    1.338    23.112
$0\B[31:0][20].out[0] (.names)                                   0.261    23.373
B[20].D[0] (.latch)                                              1.338    24.710
data arrival time                                                         24.710

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[20].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.710
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.439


#Path 64
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2830_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2835_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2835_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2841_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.020
$abc$13858$new_n2846_.out[0] (.names)                            0.235    20.255
$abc$13858$new_n2845_.in[3] (.names)                             1.338    21.593
$abc$13858$new_n2845_.out[0] (.names)                            0.235    21.828
$0\D[31:0][23].in[1] (.names)                                    1.338    23.166
$0\D[31:0][23].out[0] (.names)                                   0.195    23.361
D[23].D[0] (.latch)                                              1.338    24.698
data arrival time                                                         24.698

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[23].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.698
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.427


#Path 65
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.407
$abc$13858$new_n3004_.out[0] (.names)                            0.195    18.602
$abc$13858$new_n3010_.in[4] (.names)                             1.338    19.940
$abc$13858$new_n3010_.out[0] (.names)                            0.235    20.175
$abc$13858$new_n3009_.in[3] (.names)                             1.338    21.513
$abc$13858$new_n3009_.out[0] (.names)                            0.235    21.748
$0\B[31:0][19].in[2] (.names)                                    1.338    23.086
$0\B[31:0][19].out[0] (.names)                                   0.235    23.321
B[19].D[0] (.latch)                                              1.338    24.658
data arrival time                                                         24.658

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[19].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.658
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.387


#Path 66
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.407
$abc$13858$new_n3004_.out[0] (.names)                            0.195    18.602
$abc$13858$new_n3007_.in[4] (.names)                             1.338    19.940
$abc$13858$new_n3007_.out[0] (.names)                            0.235    20.175
$abc$13858$new_n3006_.in[3] (.names)                             1.338    21.513
$abc$13858$new_n3006_.out[0] (.names)                            0.261    21.774
$0\B[31:0][18].in[1] (.names)                                    1.338    23.112
$0\B[31:0][18].out[0] (.names)                                   0.195    23.307
B[18].D[0] (.latch)                                              1.338    24.644
data arrival time                                                         24.644

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[18].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.644
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.373


#Path 67
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[12].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3133_.in[3] (.names)                             1.338    13.991
$abc$13858$new_n3133_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3156_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n3156_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3168_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3168_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3181_.in[3] (.names)                             1.338    18.787
$abc$13858$new_n3181_.out[0] (.names)                            0.235    19.022
$abc$13858$new_n3180_.in[3] (.names)                             1.338    20.360
$abc$13858$new_n3180_.out[0] (.names)                            0.235    20.595
$0\A[31:0][12].in[1] (.names)                                    1.338    21.933
$0\A[31:0][12].out[0] (.names)                                   0.195    22.128
A[12].D[0] (.latch)                                              1.338    23.466
data arrival time                                                         23.466

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[12].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.466
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.194


#Path 68
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2830_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2835_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2835_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2841_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2843_.in[5] (.names)                             1.338    20.020
$abc$13858$new_n2843_.out[0] (.names)                            0.261    20.281
$0\D[31:0][22].in[1] (.names)                                    1.338    21.619
$0\D[31:0][22].out[0] (.names)                                   0.261    21.880
D[22].D[0] (.latch)                                              1.338    23.218
data arrival time                                                         23.218

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[22].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.218
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.946


#Path 69
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2741_.in[4] (.names)                             1.338    16.914
$abc$13858$new_n2741_.out[0] (.names)                            0.235    17.149
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.487
$abc$13858$new_n2746_.out[0] (.names)                            0.235    18.722
$abc$13858$new_n2745_.in[3] (.names)                             1.338    20.060
$abc$13858$new_n2745_.out[0] (.names)                            0.235    20.295
$0\E[31:0][19].in[1] (.names)                                    1.338    21.633
$0\E[31:0][19].out[0] (.names)                                   0.195    21.828
E[19].D[0] (.latch)                                              1.338    23.166
data arrival time                                                         23.166

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[19].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.166
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.894


#Path 70
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2830_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2835_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2835_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2841_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2840_.in[3] (.names)                             1.338    20.020
$abc$13858$new_n2840_.out[0] (.names)                            0.235    20.255
$0\D[31:0][21].in[2] (.names)                                    1.338    21.593
$0\D[31:0][21].out[0] (.names)                                   0.235    21.828
D[21].D[0] (.latch)                                              1.338    23.166
data arrival time                                                         23.166

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[21].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.166
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.894


#Path 71
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2919_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2919_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2924_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2923_.in[3] (.names)                             1.338    20.020
$abc$13858$new_n2923_.out[0] (.names)                            0.235    20.255
$0\C[31:0][19].in[2] (.names)                                    1.338    21.593
$0\C[31:0][19].out[0] (.names)                                   0.235    21.828
C[19].D[0] (.latch)                                              1.338    23.166
data arrival time                                                         23.166

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[19].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.166
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.894


#Path 72
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2830_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2835_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2835_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2838_.in[4] (.names)                             1.338    18.447
$abc$13858$new_n2838_.out[0] (.names)                            0.235    18.682
$abc$13858$new_n2837_.in[3] (.names)                             1.338    20.020
$abc$13858$new_n2837_.out[0] (.names)                            0.261    20.281
$0\D[31:0][20].in[1] (.names)                                    1.338    21.619
$0\D[31:0][20].out[0] (.names)                                   0.195    21.814
D[20].D[0] (.latch)                                              1.338    23.152
data arrival time                                                         23.152

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[20].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.152
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.880


#Path 73
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.407
$abc$13858$new_n3004_.out[0] (.names)                            0.195    18.602
$abc$13858$new_n3003_.in[3] (.names)                             1.338    19.940
$abc$13858$new_n3003_.out[0] (.names)                            0.235    20.175
$0\B[31:0][17].in[1] (.names)                                    1.338    21.513
$0\B[31:0][17].out[0] (.names)                                   0.195    21.708
B[17].D[0] (.latch)                                              1.338    23.046
data arrival time                                                         23.046

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[17].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.046
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.774


#Path 74
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[11].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3133_.in[3] (.names)                             1.338    13.991
$abc$13858$new_n3133_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3156_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n3156_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3168_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3168_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3167_.in[0] (.names)                             1.338    18.787
$abc$13858$new_n3167_.out[0] (.names)                            0.195    18.982
$0\A[31:0][11].in[5] (.names)                                    1.338    20.320
$0\A[31:0][11].out[0] (.names)                                   0.261    20.581
A[11].D[0] (.latch)                                              1.338    21.919
data arrival time                                                         21.919

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[11].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.919
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.647


#Path 75
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[10].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3162_.in[5] (.names)                             1.338    12.392
$abc$13858$new_n3162_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3159_.in[0] (.names)                             1.338    13.991
$abc$13858$new_n3159_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3157_.in[2] (.names)                             1.338    15.590
$abc$13858$new_n3157_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3155_.in[0] (.names)                             1.338    17.188
$abc$13858$new_n3155_.out[0] (.names)                            0.195    17.383
$abc$13858$new_n3154_.in[0] (.names)                             1.338    18.721
$abc$13858$new_n3154_.out[0] (.names)                            0.195    18.916
$0\A[31:0][10].in[5] (.names)                                    1.338    20.254
$0\A[31:0][10].out[0] (.names)                                   0.261    20.515
A[10].D[0] (.latch)                                              1.338    21.853
data arrival time                                                         21.853

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[10].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.853
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.581


#Path 76
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[9].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3121_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n3121_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3131_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3131_.out[0] (.names)                            0.235    15.825
$abc$13858$new_n3144_.in[2] (.names)                             1.338    17.162
$abc$13858$new_n3144_.out[0] (.names)                            0.195    17.357
$abc$13858$new_n3143_.in[3] (.names)                             1.338    18.695
$abc$13858$new_n3143_.out[0] (.names)                            0.235    18.930
$0\A[31:0][9].in[2] (.names)                                     1.338    20.268
$0\A[31:0][9].out[0] (.names)                                    0.235    20.503
A[9].D[0] (.latch)                                               1.338    21.841
data arrival time                                                         21.841

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[9].clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.841
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.569


#Path 77
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2741_.in[4] (.names)                             1.338    16.914
$abc$13858$new_n2741_.out[0] (.names)                            0.235    17.149
$abc$13858$new_n2743_.in[5] (.names)                             1.338    18.487
$abc$13858$new_n2743_.out[0] (.names)                            0.261    18.748
$0\E[31:0][18].in[1] (.names)                                    1.338    20.086
$0\E[31:0][18].out[0] (.names)                                   0.261    20.347
E[18].D[0] (.latch)                                              1.338    21.685
data arrival time                                                         21.685

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[18].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.685
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.413


#Path 78
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2919_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2919_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2921_.in[5] (.names)                             1.338    18.447
$abc$13858$new_n2921_.out[0] (.names)                            0.261    18.708
$0\C[31:0][18].in[1] (.names)                                    1.338    20.046
$0\C[31:0][18].out[0] (.names)                                   0.261    20.307
C[18].D[0] (.latch)                                              1.338    21.645
data arrival time                                                         21.645

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[18].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.645
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.373


#Path 79
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2741_.in[4] (.names)                             1.338    16.914
$abc$13858$new_n2741_.out[0] (.names)                            0.235    17.149
$abc$13858$new_n2740_.in[3] (.names)                             1.338    18.487
$abc$13858$new_n2740_.out[0] (.names)                            0.235    18.722
$0\E[31:0][17].in[2] (.names)                                    1.338    20.060
$0\E[31:0][17].out[0] (.names)                                   0.235    20.295
E[17].D[0] (.latch)                                              1.338    21.633
data arrival time                                                         21.633

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[17].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.633
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.361


#Path 80
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2919_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2919_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2918_.in[3] (.names)                             1.338    18.447
$abc$13858$new_n2918_.out[0] (.names)                            0.235    18.682
$0\C[31:0][17].in[2] (.names)                                    1.338    20.020
$0\C[31:0][17].out[0] (.names)                                   0.235    20.255
C[17].D[0] (.latch)                                              1.338    21.593
data arrival time                                                         21.593

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[17].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.593
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.321


#Path 81
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2830_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2835_.in[4] (.names)                             1.338    16.874
$abc$13858$new_n2835_.out[0] (.names)                            0.235    17.109
$abc$13858$new_n2834_.in[3] (.names)                             1.338    18.447
$abc$13858$new_n2834_.out[0] (.names)                            0.235    18.682
$0\D[31:0][19].in[1] (.names)                                    1.338    20.020
$0\D[31:0][19].out[0] (.names)                                   0.195    20.215
D[19].D[0] (.latch)                                              1.338    21.553
data arrival time                                                         21.553

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[19].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.553
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.281


#Path 82
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n3001_.in[2] (.names)                             1.338    16.874
$abc$13858$new_n3001_.out[0] (.names)                            0.195    17.069
$abc$13858$new_n3000_.in[3] (.names)                             1.338    18.407
$abc$13858$new_n3000_.out[0] (.names)                            0.235    18.642
$0\B[31:0][16].in[2] (.names)                                    1.338    19.980
$0\B[31:0][16].out[0] (.names)                                   0.235    20.215
B[16].D[0] (.latch)                                              1.338    21.553
data arrival time                                                         21.553

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[16].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.553
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.281


#Path 83
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[8].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3121_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n3121_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3131_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3131_.out[0] (.names)                            0.235    15.825
$abc$13858$new_n3130_.in[3] (.names)                             1.338    17.162
$abc$13858$new_n3130_.out[0] (.names)                            0.261    17.423
$0\A[31:0][8].in[0] (.names)                                     1.338    18.761
$0\A[31:0][8].out[0] (.names)                                    0.195    18.956
A[8].D[0] (.latch)                                               1.338    20.294
data arrival time                                                         20.294

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[8].clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.294
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.022


#Path 84
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2738_.in[5] (.names)                             1.338    16.914
$abc$13858$new_n2738_.out[0] (.names)                            0.261    17.175
$0\E[31:0][16].in[1] (.names)                                    1.338    18.513
$0\E[31:0][16].out[0] (.names)                                   0.261    18.774
E[16].D[0] (.latch)                                              1.338    20.112
data arrival time                                                         20.112

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[16].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.112
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.840


#Path 85
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2830_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2832_.in[5] (.names)                             1.338    16.874
$abc$13858$new_n2832_.out[0] (.names)                            0.261    17.135
$0\D[31:0][18].in[1] (.names)                                    1.338    18.473
$0\D[31:0][18].out[0] (.names)                                   0.261    18.734
D[18].D[0] (.latch)                                              1.338    20.072
data arrival time                                                         20.072

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[18].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.072
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.800


#Path 86
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2916_.in[5] (.names)                             1.338    16.874
$abc$13858$new_n2916_.out[0] (.names)                            0.261    17.135
$0\C[31:0][16].in[1] (.names)                                    1.338    18.473
$0\C[31:0][16].out[0] (.names)                                   0.261    18.734
C[16].D[0] (.latch)                                              1.338    20.072
data arrival time                                                         20.072

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[16].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.072
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.800


#Path 87
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2736_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2735_.in[3] (.names)                             1.338    16.914
$abc$13858$new_n2735_.out[0] (.names)                            0.235    17.149
$0\E[31:0][15].in[2] (.names)                                    1.338    18.487
$0\E[31:0][15].out[0] (.names)                                   0.235    18.722
E[15].D[0] (.latch)                                              1.338    20.060
data arrival time                                                         20.060

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[15].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.060
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.788


#Path 88
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2733_.in[4] (.names)                             1.338    15.342
$abc$13858$new_n2733_.out[0] (.names)                            0.235    15.577
$abc$13858$new_n2732_.in[3] (.names)                             1.338    16.914
$abc$13858$new_n2732_.out[0] (.names)                            0.261    17.175
$0\E[31:0][14].in[1] (.names)                                    1.338    18.513
$0\E[31:0][14].out[0] (.names)                                   0.195    18.708
E[14].D[0] (.latch)                                              1.338    20.046
data arrival time                                                         20.046

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[14].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.046
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.774


#Path 89
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2998_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2997_.in[3] (.names)                             1.338    16.874
$abc$13858$new_n2997_.out[0] (.names)                            0.235    17.109
$0\B[31:0][15].in[2] (.names)                                    1.338    18.447
$0\B[31:0][15].out[0] (.names)                                   0.235    18.682
B[15].D[0] (.latch)                                              1.338    20.020
data arrival time                                                         20.020

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[15].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.020
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.748


#Path 90
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2914_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2913_.in[3] (.names)                             1.338    16.874
$abc$13858$new_n2913_.out[0] (.names)                            0.235    17.109
$0\C[31:0][15].in[2] (.names)                                    1.338    18.447
$0\C[31:0][15].out[0] (.names)                                   0.235    18.682
C[15].D[0] (.latch)                                              1.338    20.020
data arrival time                                                         20.020

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[15].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.020
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.748


#Path 91
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2830_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2829_.in[3] (.names)                             1.338    16.874
$abc$13858$new_n2829_.out[0] (.names)                            0.235    17.109
$0\D[31:0][17].in[2] (.names)                                    1.338    18.447
$0\D[31:0][17].out[0] (.names)                                   0.235    18.682
D[17].D[0] (.latch)                                              1.338    20.020
data arrival time                                                         20.020

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[17].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.020
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.748


#Path 92
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2877_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2884_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2888_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2891_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2896_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2902_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2908_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2911_.in[4] (.names)                             1.338    15.302
$abc$13858$new_n2911_.out[0] (.names)                            0.235    15.537
$abc$13858$new_n2910_.in[3] (.names)                             1.338    16.874
$abc$13858$new_n2910_.out[0] (.names)                            0.261    17.135
$0\C[31:0][14].in[1] (.names)                                    1.338    18.473
$0\C[31:0][14].out[0] (.names)                                   0.195    18.668
C[14].D[0] (.latch)                                              1.338    20.006
data arrival time                                                         20.006

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[14].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.734


#Path 93
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3121_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n3121_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3120_.in[0] (.names)                             1.338    15.590
$abc$13858$new_n3120_.out[0] (.names)                            0.195    15.785
$0\A[31:0][7].in[5] (.names)                                     1.338    17.122
$0\A[31:0][7].out[0] (.names)                                    0.261    17.383
A[7].D[0] (.latch)                                               1.338    18.721
data arrival time                                                         18.721

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[7].clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.721
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.449


#Path 94
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[6].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3093_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3093_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[3] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3109_.in[1] (.names)                             1.338    13.991
$abc$13858$new_n3109_.out[0] (.names)                            0.195    14.186
$abc$13858$new_n3107_.in[0] (.names)                             1.338    15.524
$abc$13858$new_n3107_.out[0] (.names)                            0.235    15.759
$0\A[31:0][6].in[1] (.names)                                     1.338    17.096
$0\A[31:0][6].out[0] (.names)                                    0.195    17.291
A[6].D[0] (.latch)                                               1.338    18.629
data arrival time                                                         18.629

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[6].clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.629
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.357


#Path 95
Startpoint: round[6].Q[0] (.latch clocked by clk_i)
Endpoint  : A[5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[6].clk[0] (.latch)                                         1.338     1.338
round[6].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n3049_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n3049_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[3] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3074_.in[1] (.names)                             1.338    10.793
$abc$13858$new_n3074_.out[0] (.names)                            0.195    10.988
$abc$13858$new_n3094_.in[0] (.names)                             1.338    12.326
$abc$13858$new_n3094_.out[0] (.names)                            0.261    12.587
$abc$13858$new_n3461_.in[5] (.names)                             1.338    13.925
$abc$13858$new_n3461_.out[0] (.names)                            0.261    14.186
$abc$13858$new_n3462_.in[1] (.names)                             1.338    15.524
$abc$13858$new_n3462_.out[0] (.names)                            0.235    15.759
$0\A[31:0][5].in[1] (.names)                                     1.338    17.096
$0\A[31:0][5].out[0] (.names)                                    0.195    17.291
A[5].D[0] (.latch)                                               1.338    18.629
data arrival time                                                         18.629

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[5].clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.629
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.357


#Path 96
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2825_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2827_.in[5] (.names)                             1.338    15.302
$abc$13858$new_n2827_.out[0] (.names)                            0.261    15.563
$0\D[31:0][16].in[1] (.names)                                    1.338    16.900
$0\D[31:0][16].out[0] (.names)                                   0.261    17.161
D[16].D[0] (.latch)                                              1.338    18.499
data arrival time                                                         18.499

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[16].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.227


#Path 97
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2995_.in[5] (.names)                             1.338    15.302
$abc$13858$new_n2995_.out[0] (.names)                            0.261    15.563
$0\B[31:0][14].in[1] (.names)                                    1.338    16.900
$0\B[31:0][14].out[0] (.names)                                   0.261    17.161
B[14].D[0] (.latch)                                              1.338    18.499
data arrival time                                                         18.499

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[14].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.227


#Path 98
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[13].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.332
$abc$13858$new_n2703_.out[0] (.names)                            0.235     4.567
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.905
$abc$13858$new_n2707_.out[0] (.names)                            0.235     6.140
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.478
$abc$13858$new_n2711_.out[0] (.names)                            0.235     7.713
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.051
$abc$13858$new_n2714_.out[0] (.names)                            0.235     9.286
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.623
$abc$13858$new_n2720_.out[0] (.names)                            0.235    10.858
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.196
$abc$13858$new_n2725_.out[0] (.names)                            0.235    12.431
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.769
$abc$13858$new_n2730_.out[0] (.names)                            0.235    14.004
$abc$13858$new_n2729_.in[3] (.names)                             1.338    15.342
$abc$13858$new_n2729_.out[0] (.names)                            0.235    15.577
$0\E[31:0][13].in[2] (.names)                                    1.338    16.914
$0\E[31:0][13].out[0] (.names)                                   0.235    17.149
E[13].D[0] (.latch)                                              1.338    18.487
data arrival time                                                         18.487

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[13].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.487
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.215


#Path 99
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[13].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2966_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.865
$abc$13858$new_n2971_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2974_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.011
$abc$13858$new_n2977_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2983_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2988_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2993_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2992_.in[3] (.names)                             1.338    15.302
$abc$13858$new_n2992_.out[0] (.names)                            0.235    15.537
$0\B[31:0][13].in[2] (.names)                                    1.338    16.874
$0\B[31:0][13].out[0] (.names)                                   0.235    17.109
B[13].D[0] (.latch)                                              1.338    18.447
data arrival time                                                         18.447

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[13].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.447
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.175


#Path 100
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.195     2.995
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.332
$abc$13858$new_n2789_.out[0] (.names)                            0.195     4.527
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.865
$abc$13858$new_n3456_.out[0] (.names)                            0.235     6.100
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.438
$abc$13858$new_n2802_.out[0] (.names)                            0.235     7.673
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.011
$abc$13858$new_n2807_.out[0] (.names)                            0.235     9.246
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.583
$abc$13858$new_n2813_.out[0] (.names)                            0.235    10.818
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.156
$abc$13858$new_n2819_.out[0] (.names)                            0.235    12.391
$abc$13858$new_n2822_.in[4] (.names)                             1.338    13.729
$abc$13858$new_n2822_.out[0] (.names)                            0.235    13.964
$abc$13858$new_n2821_.in[3] (.names)                             1.338    15.302
$abc$13858$new_n2821_.out[0] (.names)                            0.261    15.563
$0\D[31:0][14].in[1] (.names)                                    1.338    16.900
$0\D[31:0][14].out[0] (.names)                                   0.195    17.095
D[14].D[0] (.latch)                                              1.338    18.433
data arrival time                                                         18.433

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[14].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.433
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.161


#End of timing report
