<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Vaishnav Prasad | Portfolio</title>
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0-alpha3/dist/css/bootstrap.min.css" rel="stylesheet">
    <link rel="stylesheet" href="style.css">
    <link rel="icon" href="Img/favicon.png" type="image/x-icon">
    <style>
        /* Custom styles for transparent card */
        .transparent-card {
            background-color: rgba(255, 255, 255, 0);
            border: 1px solid #dc3545;
            overflow: hidden;
        }
    </style>
</head>

<body class="d-flex flex-column min-vh-100">
    <!-- Navbar -->
    <div id="navbar"></div>

    <section data-aos="zoom-in-down" class="projects-section py-5 min-vh-100">
        <div class="container">
            <h2 class="display-5 text-danger">Projects</h2>
            <hr>

            <!-- All Projects in One Section -->
            <div class="row">
                <div class="col-sm-6 col-lg-4 mb-4">
                    <div class="card project-card transparent-card text-danger">
                        <div class="card-body">
                            <h5 class="card-title">Neuromorphic Co-Processor</h5>
                            <p class="card-text"><strong>Technologies:</strong> Verilog, Digital Design, Xilinx Vivado
                            </p>
                            <p class="card-text">- Project being done under Prof. Kizhepatt Vipin at BITS Goa.</p>
                            <p class="card-text">- Developed a Neuromorphic based accelerator for image processing.</p>
                            <a href="https://github.com/rkvaishnavp/Neuromorphic_Co-Processor"
                                class="btn btn-outline-danger" target="_blank">View on GitHub</a>
                        </div>
                    </div>
                </div>
                <div class="col-sm-6 col-lg-4 mb-4">
                    <div class="card project-card transparent-card text-danger">
                        <div class="card-body">
                            <h5 class="card-title">RISC‑V CPU Core</h5>
                            <p class="card-text"><strong>Technologies:</strong> Verilog, Xilinx Vivado, Artix A7</p>
                            <p class="card-text">- Designed a single-cycle Non-Pipelined CPU Core with RV32I ISA in
                                Verilog HDL, then designed an RV32I-based 5-Stage Pipelined Core.</p>
                            <p class="card-text">- Also, developed an AXI4-Lite Compatible Slave Memory Module &
                                Interface to the core, which will be used as IMem and DMem for the RISC-V Core.</p>
                            <a href="https://github.com/rkvaishnavp/YARC" class="btn btn-outline-danger"
                                target="_blank">View on GitHub</a>
                        </div>
                    </div>
                </div>
                <div class="col-sm-6 col-lg-4 mb-4">
                    <div class="card project-card transparent-card text-danger">
                        <div class="card-body">
                            <h5 class="card-title">CGRA ‑ Coarse Grained Reconfigurable Array</h5>
                            <p class="card-text"><strong>Technologies:</strong> Verilog, Digital Design, Xilinx Vivado
                            </p>
                            <p class="card-text">- Project done under Prof. Kizheppatt Vipin, BITS Goa. Worked with
                                OpenCGRA, an open-source parameterizable CGRA generator (developed in Verilog).</p>
                            <p class="card-text">- The project also involved a literature survey of existing CGRA models
                                as well as various mapping procedures. Implementation of a custom 2×2 CGRA model using
                                DSP48E1 as ALU is being done.</p>
                            <a href="https://github.com/rkvaishnavp/CGRA" class="btn btn-outline-danger"
                                target="_blank">View on GitHub</a>
                        </div>
                    </div>
                </div>
                <div class="col-sm-6 col-lg-4 mb-4">
                    <div class="card project-card transparent-card text-danger">
                        <div class="card-body">
                            <h5 class="card-title">Hand Written Digit Recognition in FPGA</h5>
                            <p class="card-text"><strong>Technologies:</strong> Verilog, Digital Design, Xilinx Vivado,
                                Artix A7</p>
                            <p class="card-text">- Trained a Neural Network with perceptron neurons in Python for
                                Handwritten digit recognition (used MNIST Dataset).</p>
                            <p class="card-text">- Currently working on accelerating the digit recognition neural
                                network inference on FPGA. The weights and biases data of the neurons are sent to FPGA
                                using UART communication, which is then stored in BlockRAM. Subsequently, image data is
                                sent again through UART, which is then passed to the accelerator module in FPGA for
                                parallel computing to recognize the digit. The recognized number is then sent back to
                                the computer via UART.</p>
                            <a href="https://github.com/rkvaishnavp/SingleLayerMNIST" class="btn btn-outline-danger"
                                target="_blank">View on GitHub</a>
                        </div>
                    </div>
                </div>
                <div class="col-sm-6 col-lg-4 mb-4">
                    <div class="card project-card transparent-card text-danger">
                        <div class="card-body">
                            <h5 class="card-title">Display and VGA Core</h5>
                            <p class="card-text"><strong>Technologies:</strong> Verilog, Python, Digital Design, Xilinx
                                Vivado, Artix A7</p>
                            <p class="card-text">- Created a Display Core in Verilog which generates VGA signals (VGA
                                Standards: red, green, blue, hsync, vsync) in 4-bit format RGB444.</p>
                            <p class="card-text">- The core takes a mem file as the image source in binary uncompressed
                                format (This was generated using the Image Module Python package, which takes a cropped
                                image (640x480) as input).</p>
                            <p class="card-text">- To test if the core is generating the signal according to the
                                standards, a simple decode unit was written in Verilog HDL, which takes VGA signals and
                                dumps the data to the log file. Python scripts were used to compare the input image and
                                output data to check if the core is generating the correct signals.</p>
                            <a href="https://github.com/rkvaishnavp/Display-and-VGA-Core" class="btn btn-outline-danger"
                                target="_blank">View on GitHub</a>
                        </div>
                    </div>
                </div>
                <div class="col-sm-6 col-lg-4 mb-4">
                    <div class="card project-card transparent-card text-danger">
                        <div class="card-body">
                            <h5 class="card-title">Simple Adder Core using UART and Blockram</h5>
                            <p class="card-text"><strong>Technologies:</strong> Verilog, Digital Design, Xilinx Vivado,
                                Artix A7</p>
                            <p class="card-text">- Designed a simple core in verilog which gets two number input using
                                UART interface in FPGA(the data to the uart is sent from the python code in the PC) and
                                the data received store in Blockram in FPGA</p>
                            <p class="card-text">- Once both the numbers are stored in Blockram, we read it from the
                                block ram and add the two numbers and store it the blockram and then send it back to the
                                PC using UART interface</p>
                            <a href="https://github.com/rkvaishnavp/uart-core" class="btn btn-outline-danger"
                                target="_blank">View on GitHub</a>
                        </div>
                    </div>
                </div>
                <div class="col-sm-6 col-lg-4 mb-4">
                    <div class="card project-card transparent-card text-danger">
                        <div class="card-body">
                            <h5 class="card-title">Custom System Call Addition to LINUX Kernel 5.4.0</h5>
                            <p class="card-text"><strong>Technologies:</strong> C, Linux Kernel Compilation, Makefile
                            </p>
                            <p class="card-text">- Completed as a part of the CS F372 Operating Systems course at BITS
                                Goa.</p>
                            <p class="card-text">- Added a custom system call to Linux Kernel 5.4.0 for adding two float
                                numbers.</p>
                            <p class="card-text">- Successfully recompiled the kernel and tested the system call, adding
                                two float numbers in C.</p>
                            <a href="https://github.com/rkvaishnavp/OS-Project" class="btn btn-outline-danger"
                                target="_blank">View on GitHub</a>
                        </div>
                    </div>
                </div>
                <div class="col-sm-6 col-lg-4 mb-4">
                    <div class="card project-card transparent-card text-danger">
                        <div class="card-body">
                            <h5 class="card-title">Simple Device Driver</h5>
                            <p class="card-text"><strong>Technologies:</strong> C</p>
                            <p class="card-text">- Added a Simple Device Driver. If the laptop is charging, Screen
                                brightness will be set to 100% else the brightness percentage will be set equal to
                                battery percentage</p>
                            <a href="https://github.com/rkvaishnavp/OS-Project" class="btn btn-outline-danger"
                                target="_blank">View on GitHub</a>
                        </div>
                    </div>
                </div>
            </div>

        </div>
    </section>

    <!-- Footer -->
    <div id="footer"></div>

    <!-- Scripts -->
    <script src="https://code.jquery.com/jquery-3.6.0.min.js"></script>
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0-alpha3/dist/js/bootstrap.bundle.min.js"></script>
    <link href="https://unpkg.com/aos@2.3.1/dist/aos.css" rel="stylesheet">
    <script src="https://unpkg.com/aos@2.3.1/dist/aos.js"></script>
    <script>
        $(function () {
            $('#navbar').load('navbar.html');
            $('#footer').load('footer.html');
        });
    </script>
</body>

</html>