<profile>

<section name = "Vitis HLS Report for 'dct'" level="0">
<item name = "Date">Fri Feb 14 10:39:55 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">dct_solution4</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">647, 647, 6.470 us, 6.470 us, 648, 648, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94">dct_Pipeline_RD_Loop_Row_RD_Loop_Col, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_1d_fu_102">dct_1d, 21, 21, 0.210 us, 0.210 us, 21, 21, no</column>
<column name="grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126">dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132">dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138">dct_Pipeline_WR_Loop_Row_WR_Loop_Col, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_DCT_Loop">184, 184, 23, -, -, 8, no</column>
<column name="- Col_DCT_Loop">184, 184, 23, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 52, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 8, 962, 937, -</column>
<column name="Memory">5, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 336, -</column>
<column name="Register">-, -, 29, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 3, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dct_1d_fu_102">dct_1d, 0, 8, 814, 325, 0</column>
<column name="grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94">dct_Pipeline_RD_Loop_Row_RD_Loop_Col, 0, 0, 34, 146, 0</column>
<column name="grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138">dct_Pipeline_WR_Loop_Row_WR_Loop_Col, 0, 0, 34, 146, 0</column>
<column name="grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132">dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, 0, 0, 40, 160, 0</column>
<column name="grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126">dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, 0, 0, 40, 160, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="col_inbuf_U">col_inbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="buf_2d_in_U">col_inbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="row_outbuf_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="col_outbuf_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="buf_2d_out_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln59_fu_159_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln73_fu_190_p2">+, 0, 0, 13, 4, 1</column>
<column name="icmp_ln59_fu_153_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="icmp_ln73_fu_184_p2">icmp, 0, 0, 13, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="buf_2d_in_address0">14, 3, 6, 18</column>
<column name="buf_2d_in_ce0">14, 3, 1, 3</column>
<column name="buf_2d_in_ce1">9, 2, 1, 2</column>
<column name="buf_2d_in_we0">9, 2, 1, 2</column>
<column name="buf_2d_out_address0">14, 3, 6, 18</column>
<column name="buf_2d_out_ce0">14, 3, 1, 3</column>
<column name="buf_2d_out_we0">9, 2, 1, 2</column>
<column name="col_inbuf_address0">14, 3, 6, 18</column>
<column name="col_inbuf_ce0">14, 3, 1, 3</column>
<column name="col_inbuf_ce1">9, 2, 1, 2</column>
<column name="col_inbuf_we0">9, 2, 1, 2</column>
<column name="col_outbuf_address0">14, 3, 6, 18</column>
<column name="col_outbuf_ce0">14, 3, 1, 3</column>
<column name="col_outbuf_we0">9, 2, 1, 2</column>
<column name="grp_dct_1d_fu_102_dst_offset">14, 3, 3, 9</column>
<column name="grp_dct_1d_fu_102_src_offset">14, 3, 3, 9</column>
<column name="grp_dct_1d_fu_102_src_q0">14, 3, 16, 48</column>
<column name="grp_dct_1d_fu_102_src_q1">14, 3, 16, 48</column>
<column name="i_1_fu_90">9, 2, 4, 8</column>
<column name="i_fu_66">9, 2, 4, 8</column>
<column name="row_outbuf_address0">14, 3, 6, 18</column>
<column name="row_outbuf_ce0">14, 3, 1, 3</column>
<column name="row_outbuf_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="grp_dct_1d_fu_102_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_fu_90">4, 0, 4, 0</column>
<column name="i_fu_66">4, 0, 4, 0</column>
<column name="trunc_ln59_reg_217">3, 0, 3, 0</column>
<column name="trunc_ln73_reg_233">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
