Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 10 20:43:40 2019
| Host         : DESKTOP-8HV8NOO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sccomp_dataflow_timing_summary_routed.rpt -rpx sccomp_dataflow_timing_summary_routed.rpx
| Design       : sccomp_dataflow
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 54 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There are 195 register/latch pins with no clock driven by root clock pin: ALU_hi_reg[31]_i_11/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display7/cnt_reg[14]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sccpu/cu/ctr_reg[18]/G (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sccpu/cu/ctr_reg[20]/G (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sccpu/cu/ctr_reg[21]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cu/ctr_reg[25]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cu/ctr_reg[26]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/cu/ctr_reg[27]/G (HIGH)

 There are 195 register/latch pins with no clock driven by root clock pin: sccpu/cu/ctr_reg[30]/G (HIGH)

 There are 195 register/latch pins with no clock driven by root clock pin: sccpu/cu/ctr_reg[31]/G (HIGH)

 There are 195 register/latch pins with no clock driven by root clock pin: sccpu/cu/ctr_reg[32]/G (HIGH)

 There are 195 register/latch pins with no clock driven by root clock pin: sccpu/cu/ctr_reg[33]/G (HIGH)

 There are 195 register/latch pins with no clock driven by root clock pin: sccpu/cu/ctr_reg[34]/G (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: sccpu/pc1/Ins_add_reg[10]/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: sccpu/pc1/Ins_add_reg[11]/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: sccpu/pc1/Ins_add_reg[12]/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: sccpu/pc1/Ins_add_reg[2]/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: sccpu/pc1/Ins_add_reg[3]/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: sccpu/pc1/Ins_add_reg[4]/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: sccpu/pc1/Ins_add_reg[5]/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: sccpu/pc1/Ins_add_reg[6]/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: sccpu/pc1/Ins_add_reg[7]/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: sccpu/pc1/Ins_add_reg[8]/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: sccpu/pc1/Ins_add_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 399 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     63.274        0.000                      0                11360        0.107        0.000                      0                11360        3.000        0.000                       0                 10342  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_wiz_0_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0      {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_0_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           63.274        0.000                      0                11360        0.107        0.000                      0                11360       49.500        0.000                       0                 10338  
  clkfbout_clk_wiz_0                                                                                                                                                       17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_1/inst/clk_in1
  To Clock:  clk_wiz_0_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       63.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.274ns  (required time - arrival time)
  Source:                 sccpu/pc1/Ins_add_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/RAM_reg[130][1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        36.457ns  (logic 1.838ns (5.042%)  route 34.619ns (94.959%))
  Logic Levels:           9  (LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 151.654 - 150.000 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 51.804 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.802    51.804    sccpu/pc1/CLK
    SLICE_X32Y31         FDRE                                         r  sccpu/pc1/Ins_add_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.459    52.263 r  sccpu/pc1/Ins_add_reg[7]/Q
                         net (fo=373, routed)         5.956    58.220    imem/U0/a[5]
    SLICE_X12Y22         LUT6 (Prop_lut6_I5_O)        0.124    58.344 r  imem/U0/g11_b20/O
                         net (fo=1, routed)           0.995    59.338    imem/U0/g11_b20_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I0_O)        0.124    59.462 r  imem/U0/spo[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    59.462    imem/U0/spo[20]_INST_0_i_4_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    59.674 r  imem/U0/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.805    60.480    imem/U0/spo[20]_INST_0_i_2_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.299    60.779 r  imem/U0/spo[20]_INST_0/O
                         net (fo=377, routed)        13.634    74.413    sccpu/cpu_ref/spo[4]
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    74.537 r  sccpu/cpu_ref/RAM[1019][1]_i_5/O
                         net (fo=121, routed)        11.050    85.587    sccpu/cpu_ref/RAM_reg[1011][1]
    SLICE_X54Y172        LUT5 (Prop_lut5_I0_O)        0.124    85.711 r  sccpu/cpu_ref/RAM[130][1]_i_3/O
                         net (fo=2, routed)           1.024    86.734    sccpu/alu/RAM_reg[1023][1]_1[94]
    SLICE_X55Y165        LUT6 (Prop_lut6_I0_O)        0.124    86.858 f  sccpu/alu/RAM[130][1]_i_6/O
                         net (fo=1, routed)           0.717    87.575    sccpu/alu/RAM[130][1]_i_6_n_4
    SLICE_X55Y169        LUT6 (Prop_lut6_I4_O)        0.124    87.699 r  sccpu/alu/RAM[130][1]_i_2/O
                         net (fo=1, routed)           0.438    88.138    sccpu/cpu_ref/RAM_reg[1023][1]_0[53]
    SLICE_X55Y172        LUT5 (Prop_lut5_I0_O)        0.124    88.262 r  sccpu/cpu_ref/RAM[130][1]_i_1/O
                         net (fo=1, routed)           0.000    88.262    dmem/RAM[1017]
    SLICE_X55Y172        FDRE                                         r  dmem/RAM_reg[130][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   150.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   151.683    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   147.989 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   149.912    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   150.003 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.651   151.654    dmem/CLK
    SLICE_X55Y172        FDRE                                         r  dmem/RAM_reg[130][1]/C  (IS_INVERTED)
                         clock pessimism             -0.001   151.653    
                         clock uncertainty           -0.149   151.504    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.032   151.536    dmem/RAM_reg[130][1]
  -------------------------------------------------------------------
                         required time                        151.536    
                         arrival time                         -88.262    
  -------------------------------------------------------------------
                         slack                                 63.274    

Slack (MET) :             63.309ns  (required time - arrival time)
  Source:                 sccpu/pc1/Ins_add_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/RAM_reg[317][1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        36.436ns  (logic 1.590ns (4.364%)  route 34.846ns (95.636%))
  Logic Levels:           7  (LUT5=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 151.668 - 150.000 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 51.804 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.802    51.804    sccpu/pc1/CLK
    SLICE_X32Y31         FDRE                                         r  sccpu/pc1/Ins_add_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.459    52.263 r  sccpu/pc1/Ins_add_reg[7]/Q
                         net (fo=373, routed)         5.956    58.220    imem/U0/a[5]
    SLICE_X12Y22         LUT6 (Prop_lut6_I5_O)        0.124    58.344 r  imem/U0/g11_b20/O
                         net (fo=1, routed)           0.995    59.338    imem/U0/g11_b20_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I0_O)        0.124    59.462 r  imem/U0/spo[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    59.462    imem/U0/spo[20]_INST_0_i_4_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    59.674 r  imem/U0/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.805    60.480    imem/U0/spo[20]_INST_0_i_2_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.299    60.779 r  imem/U0/spo[20]_INST_0/O
                         net (fo=377, routed)        12.317    73.096    sccpu/cpu_ref/spo[4]
    SLICE_X29Y109        LUT6 (Prop_lut6_I2_O)        0.124    73.220 r  sccpu/cpu_ref/RAM[725][1]_i_6/O
                         net (fo=144, routed)        14.618    87.838    sccpu/cpu_ref/RAM_reg[749][1]
    SLICE_X61Y163        LUT5 (Prop_lut5_I0_O)        0.124    87.962 r  sccpu/cpu_ref/RAM[317][1]_i_2/O
                         net (fo=1, routed)           0.154    88.116    sccpu/cpu_ref/dmem/p_1_in[2537]
    SLICE_X61Y163        LUT5 (Prop_lut5_I0_O)        0.124    88.240 r  sccpu/cpu_ref/RAM[317][1]_i_1/O
                         net (fo=1, routed)           0.000    88.240    dmem/RAM[2513]
    SLICE_X61Y163        FDRE                                         r  dmem/RAM_reg[317][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   150.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   151.683    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   147.989 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   149.912    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   150.003 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.665   151.668    dmem/CLK
    SLICE_X61Y163        FDRE                                         r  dmem/RAM_reg[317][1]/C  (IS_INVERTED)
                         clock pessimism             -0.001   151.667    
                         clock uncertainty           -0.149   151.518    
    SLICE_X61Y163        FDRE (Setup_fdre_C_D)        0.032   151.550    dmem/RAM_reg[317][1]
  -------------------------------------------------------------------
                         required time                        151.550    
                         arrival time                         -88.240    
  -------------------------------------------------------------------
                         slack                                 63.309    

Slack (MET) :             63.335ns  (required time - arrival time)
  Source:                 sccpu/pc1/Ins_add_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/RAM_reg[308][1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        36.414ns  (logic 1.590ns (4.366%)  route 34.824ns (95.634%))
  Logic Levels:           7  (LUT5=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 151.672 - 150.000 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 51.804 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.802    51.804    sccpu/pc1/CLK
    SLICE_X32Y31         FDRE                                         r  sccpu/pc1/Ins_add_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.459    52.263 r  sccpu/pc1/Ins_add_reg[7]/Q
                         net (fo=373, routed)         5.956    58.220    imem/U0/a[5]
    SLICE_X12Y22         LUT6 (Prop_lut6_I5_O)        0.124    58.344 r  imem/U0/g11_b20/O
                         net (fo=1, routed)           0.995    59.338    imem/U0/g11_b20_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I0_O)        0.124    59.462 r  imem/U0/spo[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    59.462    imem/U0/spo[20]_INST_0_i_4_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    59.674 r  imem/U0/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.805    60.480    imem/U0/spo[20]_INST_0_i_2_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.299    60.779 r  imem/U0/spo[20]_INST_0/O
                         net (fo=377, routed)        12.317    73.096    sccpu/cpu_ref/spo[4]
    SLICE_X29Y109        LUT6 (Prop_lut6_I2_O)        0.124    73.220 r  sccpu/cpu_ref/RAM[725][1]_i_6/O
                         net (fo=144, routed)        14.325    87.544    sccpu/cpu_ref/RAM_reg[749][1]
    SLICE_X65Y162        LUT5 (Prop_lut5_I3_O)        0.124    87.668 r  sccpu/cpu_ref/RAM[308][1]_i_2/O
                         net (fo=1, routed)           0.426    88.095    sccpu/cpu_ref/dmem/p_1_in[2465]
    SLICE_X64Y162        LUT5 (Prop_lut5_I0_O)        0.124    88.219 r  sccpu/cpu_ref/RAM[308][1]_i_1/O
                         net (fo=1, routed)           0.000    88.219    dmem/RAM[2441]
    SLICE_X64Y162        FDRE                                         r  dmem/RAM_reg[308][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   150.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   151.683    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   147.989 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   149.912    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   150.003 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.669   151.672    dmem/CLK
    SLICE_X64Y162        FDRE                                         r  dmem/RAM_reg[308][1]/C  (IS_INVERTED)
                         clock pessimism             -0.001   151.671    
                         clock uncertainty           -0.149   151.522    
    SLICE_X64Y162        FDRE (Setup_fdre_C_D)        0.032   151.554    dmem/RAM_reg[308][1]
  -------------------------------------------------------------------
                         required time                        151.554    
                         arrival time                         -88.219    
  -------------------------------------------------------------------
                         slack                                 63.335    

Slack (MET) :             63.605ns  (required time - arrival time)
  Source:                 sccpu/pc1/Ins_add_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/RAM_reg[517][1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        36.093ns  (logic 1.838ns (5.092%)  route 34.255ns (94.908%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 151.613 - 150.000 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 51.804 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.802    51.804    sccpu/pc1/CLK
    SLICE_X32Y31         FDRE                                         r  sccpu/pc1/Ins_add_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.459    52.263 r  sccpu/pc1/Ins_add_reg[7]/Q
                         net (fo=373, routed)         5.956    58.220    imem/U0/a[5]
    SLICE_X12Y22         LUT6 (Prop_lut6_I5_O)        0.124    58.344 r  imem/U0/g11_b20/O
                         net (fo=1, routed)           0.995    59.338    imem/U0/g11_b20_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I0_O)        0.124    59.462 r  imem/U0/spo[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    59.462    imem/U0/spo[20]_INST_0_i_4_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    59.674 r  imem/U0/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.805    60.480    imem/U0/spo[20]_INST_0_i_2_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.299    60.779 r  imem/U0/spo[20]_INST_0/O
                         net (fo=377, routed)        14.136    74.914    sccpu/cpu_ref/spo[4]
    SLICE_X15Y96         LUT6 (Prop_lut6_I2_O)        0.124    75.038 r  sccpu/cpu_ref/RAM[525][1]_i_5/O
                         net (fo=121, routed)        10.031    85.070    sccpu/alu/array_reg_reg[27][9]_4
    SLICE_X85Y50         LUT6 (Prop_lut6_I3_O)        0.124    85.194 r  sccpu/alu/RAM[517][1]_i_10/O
                         net (fo=1, routed)           0.665    85.859    sccpu/alu/RAM[517][1]_i_10_n_4
    SLICE_X85Y50         LUT6 (Prop_lut6_I3_O)        0.124    85.983 r  sccpu/alu/RAM[517][1]_i_7/O
                         net (fo=1, routed)           0.705    86.688    sccpu/alu/dmem/p_0_in[4137]
    SLICE_X86Y53         LUT5 (Prop_lut5_I4_O)        0.124    86.812 r  sccpu/alu/RAM[517][1]_i_2/O
                         net (fo=1, routed)           0.962    87.774    sccpu/alu/dmem/p_1_in[4137]
    SLICE_X86Y50         LUT6 (Prop_lut6_I0_O)        0.124    87.898 r  sccpu/alu/RAM[517][1]_i_1/O
                         net (fo=1, routed)           0.000    87.898    dmem/RAM__0[57]
    SLICE_X86Y50         FDRE                                         r  dmem/RAM_reg[517][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   150.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   151.683    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   147.989 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   149.912    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   150.003 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.610   151.613    dmem/CLK
    SLICE_X86Y50         FDRE                                         r  dmem/RAM_reg[517][1]/C  (IS_INVERTED)
                         clock pessimism              0.007   151.620    
                         clock uncertainty           -0.149   151.471    
    SLICE_X86Y50         FDRE (Setup_fdre_C_D)        0.032   151.503    dmem/RAM_reg[517][1]
  -------------------------------------------------------------------
                         required time                        151.503    
                         arrival time                         -87.898    
  -------------------------------------------------------------------
                         slack                                 63.605    

Slack (MET) :             63.663ns  (required time - arrival time)
  Source:                 sccpu/pc1/Ins_add_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/RAM_reg[344][7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        35.908ns  (logic 1.590ns (4.428%)  route 34.318ns (95.572%))
  Logic Levels:           7  (LUT5=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 151.494 - 150.000 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 51.804 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.802    51.804    sccpu/pc1/CLK
    SLICE_X32Y31         FDRE                                         r  sccpu/pc1/Ins_add_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.459    52.263 r  sccpu/pc1/Ins_add_reg[7]/Q
                         net (fo=373, routed)         5.956    58.220    imem/U0/a[5]
    SLICE_X12Y22         LUT6 (Prop_lut6_I5_O)        0.124    58.344 r  imem/U0/g11_b20/O
                         net (fo=1, routed)           0.995    59.338    imem/U0/g11_b20_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I0_O)        0.124    59.462 r  imem/U0/spo[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    59.462    imem/U0/spo[20]_INST_0_i_4_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    59.674 r  imem/U0/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.805    60.480    imem/U0/spo[20]_INST_0_i_2_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.299    60.779 r  imem/U0/spo[20]_INST_0/O
                         net (fo=377, routed)        10.490    71.269    sccpu/cpu_ref/spo[4]
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124    71.393 r  sccpu/cpu_ref/RAM[337][7]_i_5/O
                         net (fo=144, routed)        15.407    86.800    sccpu/cpu_ref/RAM_reg[1015][7]
    SLICE_X53Y144        LUT5 (Prop_lut5_I0_O)        0.124    86.924 r  sccpu/cpu_ref/RAM[344][7]_i_2/O
                         net (fo=1, routed)           0.665    87.589    sccpu/cpu_ref/dmem/p_1_in[2759]
    SLICE_X53Y144        LUT5 (Prop_lut5_I0_O)        0.124    87.713 r  sccpu/cpu_ref/RAM[344][7]_i_1/O
                         net (fo=1, routed)           0.000    87.713    dmem/RAM[2727]
    SLICE_X53Y144        FDRE                                         r  dmem/RAM_reg[344][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   150.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   151.683    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   147.989 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   149.912    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   150.003 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.491   151.494    dmem/CLK
    SLICE_X53Y144        FDRE                                         r  dmem/RAM_reg[344][7]/C  (IS_INVERTED)
                         clock pessimism             -0.001   151.493    
                         clock uncertainty           -0.149   151.343    
    SLICE_X53Y144        FDRE (Setup_fdre_C_D)        0.032   151.375    dmem/RAM_reg[344][7]
  -------------------------------------------------------------------
                         required time                        151.375    
                         arrival time                         -87.713    
  -------------------------------------------------------------------
                         slack                                 63.663    

Slack (MET) :             63.743ns  (required time - arrival time)
  Source:                 sccpu/pc1/Ins_add_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/RAM_reg[365][7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        35.829ns  (logic 1.590ns (4.438%)  route 34.239ns (95.562%))
  Logic Levels:           7  (LUT5=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 151.495 - 150.000 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 51.804 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.802    51.804    sccpu/pc1/CLK
    SLICE_X32Y31         FDRE                                         r  sccpu/pc1/Ins_add_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.459    52.263 r  sccpu/pc1/Ins_add_reg[7]/Q
                         net (fo=373, routed)         5.956    58.220    imem/U0/a[5]
    SLICE_X12Y22         LUT6 (Prop_lut6_I5_O)        0.124    58.344 r  imem/U0/g11_b20/O
                         net (fo=1, routed)           0.995    59.338    imem/U0/g11_b20_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I0_O)        0.124    59.462 r  imem/U0/spo[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    59.462    imem/U0/spo[20]_INST_0_i_4_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    59.674 r  imem/U0/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.805    60.480    imem/U0/spo[20]_INST_0_i_2_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.299    60.779 r  imem/U0/spo[20]_INST_0/O
                         net (fo=377, routed)        10.490    71.269    sccpu/cpu_ref/spo[4]
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124    71.393 r  sccpu/cpu_ref/RAM[337][7]_i_5/O
                         net (fo=144, routed)        15.403    86.795    sccpu/cpu_ref/RAM_reg[1015][7]
    SLICE_X52Y147        LUT5 (Prop_lut5_I0_O)        0.124    86.919 r  sccpu/cpu_ref/RAM[365][7]_i_2/O
                         net (fo=1, routed)           0.590    87.509    sccpu/cpu_ref/dmem/p_1_in[2927]
    SLICE_X52Y147        LUT5 (Prop_lut5_I0_O)        0.124    87.633 r  sccpu/cpu_ref/RAM[365][7]_i_1/O
                         net (fo=1, routed)           0.000    87.633    dmem/RAM[2895]
    SLICE_X52Y147        FDRE                                         r  dmem/RAM_reg[365][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   150.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   151.683    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   147.989 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   149.912    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   150.003 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.492   151.495    dmem/CLK
    SLICE_X52Y147        FDRE                                         r  dmem/RAM_reg[365][7]/C  (IS_INVERTED)
                         clock pessimism             -0.001   151.494    
                         clock uncertainty           -0.149   151.344    
    SLICE_X52Y147        FDRE (Setup_fdre_C_D)        0.032   151.376    dmem/RAM_reg[365][7]
  -------------------------------------------------------------------
                         required time                        151.376    
                         arrival time                         -87.633    
  -------------------------------------------------------------------
                         slack                                 63.743    

Slack (MET) :             63.812ns  (required time - arrival time)
  Source:                 sccpu/pc1/Ins_add_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/RAM_reg[228][7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        35.949ns  (logic 1.590ns (4.423%)  route 34.359ns (95.577%))
  Logic Levels:           7  (LUT5=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 151.683 - 150.000 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 51.804 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.802    51.804    sccpu/pc1/CLK
    SLICE_X32Y31         FDRE                                         r  sccpu/pc1/Ins_add_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.459    52.263 r  sccpu/pc1/Ins_add_reg[7]/Q
                         net (fo=373, routed)         5.956    58.220    imem/U0/a[5]
    SLICE_X12Y22         LUT6 (Prop_lut6_I5_O)        0.124    58.344 r  imem/U0/g11_b20/O
                         net (fo=1, routed)           0.995    59.338    imem/U0/g11_b20_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I0_O)        0.124    59.462 r  imem/U0/spo[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    59.462    imem/U0/spo[20]_INST_0_i_4_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    59.674 r  imem/U0/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.805    60.480    imem/U0/spo[20]_INST_0_i_2_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.299    60.779 r  imem/U0/spo[20]_INST_0/O
                         net (fo=377, routed)        10.480    71.259    sccpu/cpu_ref/spo[4]
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124    71.383 r  sccpu/cpu_ref/RAM[755][7]_i_6/O
                         net (fo=160, routed)        15.457    86.840    sccpu/cpu_ref/RAM_reg[511][7]
    SLICE_X17Y163        LUT5 (Prop_lut5_I3_O)        0.124    86.964 r  sccpu/cpu_ref/RAM[228][7]_i_2/O
                         net (fo=1, routed)           0.665    87.629    sccpu/cpu_ref/dmem/p_1_in[1831]
    SLICE_X17Y163        LUT5 (Prop_lut5_I0_O)        0.124    87.753 r  sccpu/cpu_ref/RAM[228][7]_i_1/O
                         net (fo=1, routed)           0.000    87.753    dmem/RAM[1807]
    SLICE_X17Y163        FDRE                                         r  dmem/RAM_reg[228][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   150.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   151.683    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   147.989 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   149.912    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   150.003 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.680   151.683    dmem/CLK
    SLICE_X17Y163        FDRE                                         r  dmem/RAM_reg[228][7]/C  (IS_INVERTED)
                         clock pessimism             -0.001   151.682    
                         clock uncertainty           -0.149   151.533    
    SLICE_X17Y163        FDRE (Setup_fdre_C_D)        0.032   151.565    dmem/RAM_reg[228][7]
  -------------------------------------------------------------------
                         required time                        151.565    
                         arrival time                         -87.753    
  -------------------------------------------------------------------
                         slack                                 63.812    

Slack (MET) :             63.857ns  (required time - arrival time)
  Source:                 sccpu/pc1/Ins_add_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/RAM_reg[353][7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        35.717ns  (logic 1.590ns (4.452%)  route 34.127ns (95.548%))
  Logic Levels:           7  (LUT5=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 151.495 - 150.000 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 51.804 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.802    51.804    sccpu/pc1/CLK
    SLICE_X32Y31         FDRE                                         r  sccpu/pc1/Ins_add_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.459    52.263 r  sccpu/pc1/Ins_add_reg[7]/Q
                         net (fo=373, routed)         5.956    58.220    imem/U0/a[5]
    SLICE_X12Y22         LUT6 (Prop_lut6_I5_O)        0.124    58.344 r  imem/U0/g11_b20/O
                         net (fo=1, routed)           0.995    59.338    imem/U0/g11_b20_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I0_O)        0.124    59.462 r  imem/U0/spo[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    59.462    imem/U0/spo[20]_INST_0_i_4_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    59.674 r  imem/U0/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.805    60.480    imem/U0/spo[20]_INST_0_i_2_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.299    60.779 r  imem/U0/spo[20]_INST_0/O
                         net (fo=377, routed)        10.490    71.269    sccpu/cpu_ref/spo[4]
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124    71.393 r  sccpu/cpu_ref/RAM[337][7]_i_5/O
                         net (fo=144, routed)        15.213    86.606    sccpu/cpu_ref/RAM_reg[1015][7]
    SLICE_X53Y147        LUT5 (Prop_lut5_I3_O)        0.124    86.730 r  sccpu/cpu_ref/RAM[353][7]_i_2/O
                         net (fo=1, routed)           0.667    87.397    sccpu/cpu_ref/dmem/p_1_in[2831]
    SLICE_X53Y147        LUT5 (Prop_lut5_I0_O)        0.124    87.521 r  sccpu/cpu_ref/RAM[353][7]_i_1/O
                         net (fo=1, routed)           0.000    87.521    dmem/RAM[2799]
    SLICE_X53Y147        FDRE                                         r  dmem/RAM_reg[353][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   150.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   151.683    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   147.989 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   149.912    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   150.003 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.492   151.495    dmem/CLK
    SLICE_X53Y147        FDRE                                         r  dmem/RAM_reg[353][7]/C  (IS_INVERTED)
                         clock pessimism             -0.001   151.494    
                         clock uncertainty           -0.149   151.344    
    SLICE_X53Y147        FDRE (Setup_fdre_C_D)        0.034   151.378    dmem/RAM_reg[353][7]
  -------------------------------------------------------------------
                         required time                        151.378    
                         arrival time                         -87.521    
  -------------------------------------------------------------------
                         slack                                 63.857    

Slack (MET) :             63.904ns  (required time - arrival time)
  Source:                 sccpu/pc1/Ins_add_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/RAM_reg[245][1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        35.884ns  (logic 1.714ns (4.776%)  route 34.170ns (95.224%))
  Logic Levels:           8  (LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 151.711 - 150.000 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 51.804 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.802    51.804    sccpu/pc1/CLK
    SLICE_X32Y31         FDRE                                         r  sccpu/pc1/Ins_add_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.459    52.263 r  sccpu/pc1/Ins_add_reg[7]/Q
                         net (fo=373, routed)         5.956    58.220    imem/U0/a[5]
    SLICE_X12Y22         LUT6 (Prop_lut6_I5_O)        0.124    58.344 r  imem/U0/g11_b20/O
                         net (fo=1, routed)           0.995    59.338    imem/U0/g11_b20_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I0_O)        0.124    59.462 r  imem/U0/spo[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    59.462    imem/U0/spo[20]_INST_0_i_4_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    59.674 r  imem/U0/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.805    60.480    imem/U0/spo[20]_INST_0_i_2_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.299    60.779 r  imem/U0/spo[20]_INST_0/O
                         net (fo=377, routed)        13.632    74.411    sccpu/cpu_ref/spo[4]
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    74.535 r  sccpu/cpu_ref/RAM[191][1]_i_5/O
                         net (fo=121, routed)        11.952    86.487    sccpu/cpu_ref/RAM_reg[157][1]
    SLICE_X79Y176        LUT5 (Prop_lut5_I0_O)        0.124    86.611 r  sccpu/cpu_ref/RAM[245][1]_i_3/O
                         net (fo=2, routed)           0.165    86.776    sccpu/cpu_ref/dmem/p_0_in[1961]
    SLICE_X79Y176        LUT5 (Prop_lut5_I4_O)        0.124    86.900 r  sccpu/cpu_ref/RAM[245][1]_i_2/O
                         net (fo=1, routed)           0.665    87.565    sccpu/cpu_ref/dmem/p_1_in[1961]
    SLICE_X79Y176        LUT5 (Prop_lut5_I0_O)        0.124    87.689 r  sccpu/cpu_ref/RAM[245][1]_i_1/O
                         net (fo=1, routed)           0.000    87.689    dmem/RAM[1937]
    SLICE_X79Y176        FDRE                                         r  dmem/RAM_reg[245][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   150.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   151.683    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   147.989 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   149.912    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   150.003 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.708   151.711    dmem/CLK
    SLICE_X79Y176        FDRE                                         r  dmem/RAM_reg[245][1]/C  (IS_INVERTED)
                         clock pessimism             -0.001   151.710    
                         clock uncertainty           -0.149   151.561    
    SLICE_X79Y176        FDRE (Setup_fdre_C_D)        0.032   151.593    dmem/RAM_reg[245][1]
  -------------------------------------------------------------------
                         required time                        151.593    
                         arrival time                         -87.689    
  -------------------------------------------------------------------
                         slack                                 63.904    

Slack (MET) :             63.944ns  (required time - arrival time)
  Source:                 sccpu/pc1/Ins_add_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/RAM_reg[760][1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        35.619ns  (logic 1.714ns (4.812%)  route 33.905ns (95.188%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 151.486 - 150.000 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 51.804 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.809    51.809    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.802    51.804    sccpu/pc1/CLK
    SLICE_X32Y31         FDRE                                         r  sccpu/pc1/Ins_add_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.459    52.263 r  sccpu/pc1/Ins_add_reg[7]/Q
                         net (fo=373, routed)         5.956    58.220    imem/U0/a[5]
    SLICE_X12Y22         LUT6 (Prop_lut6_I5_O)        0.124    58.344 r  imem/U0/g11_b20/O
                         net (fo=1, routed)           0.995    59.338    imem/U0/g11_b20_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I0_O)        0.124    59.462 r  imem/U0/spo[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    59.462    imem/U0/spo[20]_INST_0_i_4_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    59.674 r  imem/U0/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.805    60.480    imem/U0/spo[20]_INST_0_i_2_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.299    60.779 r  imem/U0/spo[20]_INST_0/O
                         net (fo=377, routed)        12.317    73.096    sccpu/cpu_ref/spo[4]
    SLICE_X29Y109        LUT6 (Prop_lut6_I2_O)        0.124    73.220 r  sccpu/cpu_ref/RAM[725][1]_i_6/O
                         net (fo=144, routed)        11.085    84.304    sccpu/cpu_ref/RAM_reg[749][1]
    SLICE_X62Y146        LUT2 (Prop_lut2_I0_O)        0.124    84.428 r  sccpu/cpu_ref/RAM[760][1]_i_5/O
                         net (fo=1, routed)           1.870    86.299    sccpu/alu/array_reg_reg[27][25]_10
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.124    86.423 r  sccpu/alu/RAM[760][1]_i_2/O
                         net (fo=1, routed)           0.877    87.299    sccpu/alu/dmem/p_1_in[6081]
    SLICE_X47Y125        LUT5 (Prop_lut5_I0_O)        0.124    87.423 r  sccpu/alu/RAM[760][1]_i_1/O
                         net (fo=1, routed)           0.000    87.423    dmem/RAM[5961]
    SLICE_X47Y125        FDRE                                         r  dmem/RAM_reg[760][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   150.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.683   151.683    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   147.989 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   149.912    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   150.003 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       1.483   151.486    dmem/CLK
    SLICE_X47Y125        FDRE                                         r  dmem/RAM_reg[760][1]/C  (IS_INVERTED)
                         clock pessimism             -0.001   151.485    
                         clock uncertainty           -0.149   151.335    
    SLICE_X47Y125        FDRE (Setup_fdre_C_D)        0.032   151.367    dmem/RAM_reg[760][1]
  -------------------------------------------------------------------
                         required time                        151.367    
                         arrival time                         -87.423    
  -------------------------------------------------------------------
                         slack                                 63.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sccpu/cp0/status_temp_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg[12][26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.245ns  (logic 0.191ns (77.927%)  route 0.054ns (22.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 50.911 - 50.000 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 50.637 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624    50.624    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.328 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.976    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.635    50.637    sccpu/cp0/CLK
    SLICE_X15Y35         FDRE                                         r  sccpu/cp0/status_temp_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.146    50.783 r  sccpu/cp0/status_temp_reg[26]/Q
                         net (fo=1, routed)           0.054    50.837    sccpu/cp0/status_temp[26]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.045    50.882 r  sccpu/cp0/cp0[12][26]_i_1/O
                         net (fo=1, routed)           0.000    50.882    sccpu/cp0/cp0[12][26]_i_1_n_4
    SLICE_X14Y35         FDRE                                         r  sccpu/cp0/cp0_reg[12][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898    50.898    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.909    50.911    sccpu/cp0/CLK
    SLICE_X14Y35         FDRE                                         r  sccpu/cp0/cp0_reg[12][26]/C  (IS_INVERTED)
                         clock pessimism             -0.260    50.650    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.125    50.775    sccpu/cp0/cp0_reg[12][26]
  -------------------------------------------------------------------
                         required time                        -50.775    
                         arrival time                          50.882    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sccpu/cp0/status_temp_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg[12][7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.244ns  (logic 0.191ns (78.295%)  route 0.053ns (21.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 50.905 - 50.000 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 50.631 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624    50.624    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.328 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.976    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.629    50.631    sccpu/cp0/CLK
    SLICE_X16Y29         FDRE                                         r  sccpu/cp0/status_temp_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_fdre_C_Q)         0.146    50.777 r  sccpu/cp0/status_temp_reg[7]/Q
                         net (fo=1, routed)           0.053    50.830    sccpu/cp0/status_temp[7]
    SLICE_X17Y29         LUT5 (Prop_lut5_I1_O)        0.045    50.875 r  sccpu/cp0/cp0[12][7]_i_1/O
                         net (fo=1, routed)           0.000    50.875    sccpu/cp0/cp0[12][7]_i_1_n_4
    SLICE_X17Y29         FDRE                                         r  sccpu/cp0/cp0_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898    50.898    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.903    50.905    sccpu/cp0/CLK
    SLICE_X17Y29         FDRE                                         r  sccpu/cp0/cp0_reg[12][7]/C  (IS_INVERTED)
                         clock pessimism             -0.260    50.644    
    SLICE_X17Y29         FDRE (Hold_fdre_C_D)         0.099    50.743    sccpu/cp0/cp0_reg[12][7]
  -------------------------------------------------------------------
                         required time                        -50.743    
                         arrival time                          50.875    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sccpu/cp0/status_temp_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg[12][13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 50.909 - 50.000 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 50.636 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624    50.624    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.328 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.976    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.634    50.636    sccpu/cp0/CLK
    SLICE_X15Y33         FDRE                                         r  sccpu/cp0/status_temp_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.146    50.782 r  sccpu/cp0/status_temp_reg[13]/Q
                         net (fo=1, routed)           0.087    50.869    sccpu/cp0/status_temp[13]
    SLICE_X14Y33         LUT5 (Prop_lut5_I1_O)        0.045    50.914 r  sccpu/cp0/cp0[12][13]_i_1/O
                         net (fo=1, routed)           0.000    50.914    sccpu/cp0/cp0[12][13]_i_1_n_4
    SLICE_X14Y33         FDRE                                         r  sccpu/cp0/cp0_reg[12][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898    50.898    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.907    50.909    sccpu/cp0/CLK
    SLICE_X14Y33         FDRE                                         r  sccpu/cp0/cp0_reg[12][13]/C  (IS_INVERTED)
                         clock pessimism             -0.259    50.649    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.124    50.773    sccpu/cp0/cp0_reg[12][13]
  -------------------------------------------------------------------
                         required time                        -50.773    
                         arrival time                          50.914    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sccpu/cp0/status_temp_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg[12][28]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.280ns  (logic 0.191ns (68.189%)  route 0.089ns (31.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 50.911 - 50.000 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 50.637 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624    50.624    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.328 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.976    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.635    50.637    sccpu/cp0/CLK
    SLICE_X15Y35         FDRE                                         r  sccpu/cp0/status_temp_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.146    50.783 r  sccpu/cp0/status_temp_reg[28]/Q
                         net (fo=1, routed)           0.089    50.872    sccpu/cp0/status_temp[28]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.045    50.917 r  sccpu/cp0/cp0[12][28]_i_1/O
                         net (fo=1, routed)           0.000    50.917    sccpu/cp0/cp0[12][28]_i_1_n_4
    SLICE_X14Y35         FDRE                                         r  sccpu/cp0/cp0_reg[12][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898    50.898    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.909    50.911    sccpu/cp0/CLK
    SLICE_X14Y35         FDRE                                         r  sccpu/cp0/cp0_reg[12][28]/C  (IS_INVERTED)
                         clock pessimism             -0.260    50.650    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.125    50.775    sccpu/cp0/cp0_reg[12][28]
  -------------------------------------------------------------------
                         required time                        -50.775    
                         arrival time                          50.917    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sccpu/cp0/status_temp_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg[12][18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.299ns  (logic 0.191ns (63.843%)  route 0.108ns (36.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 50.910 - 50.000 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 50.637 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624    50.624    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.328 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.976    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.635    50.637    sccpu/cp0/CLK
    SLICE_X13Y35         FDRE                                         r  sccpu/cp0/status_temp_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.146    50.783 r  sccpu/cp0/status_temp_reg[18]/Q
                         net (fo=1, routed)           0.108    50.891    sccpu/cp0/status_temp[18]
    SLICE_X12Y34         LUT5 (Prop_lut5_I1_O)        0.045    50.936 r  sccpu/cp0/cp0[12][18]_i_1/O
                         net (fo=1, routed)           0.000    50.936    sccpu/cp0/cp0[12][18]_i_1_n_4
    SLICE_X12Y34         FDRE                                         r  sccpu/cp0/cp0_reg[12][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898    50.898    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.908    50.910    sccpu/cp0/CLK
    SLICE_X12Y34         FDRE                                         r  sccpu/cp0/cp0_reg[12][18]/C  (IS_INVERTED)
                         clock pessimism             -0.258    50.651    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.125    50.776    sccpu/cp0/cp0_reg[12][18]
  -------------------------------------------------------------------
                         required time                        -50.776    
                         arrival time                          50.936    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sccpu/cp0/cp0_reg[12][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/status_temp_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.231ns  (logic 0.167ns (72.201%)  route 0.064ns (27.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 50.909 - 50.000 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 50.636 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624    50.624    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.328 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.976    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.634    50.636    sccpu/cp0/CLK
    SLICE_X14Y33         FDRE                                         r  sccpu/cp0/cp0_reg[12][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.167    50.803 r  sccpu/cp0/cp0_reg[12][17]/Q
                         net (fo=3, routed)           0.064    50.868    sccpu/cp0/cp0_reg_n_4_[12][17]
    SLICE_X15Y33         FDRE                                         r  sccpu/cp0/status_temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898    50.898    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.907    50.909    sccpu/cp0/CLK
    SLICE_X15Y33         FDRE                                         r  sccpu/cp0/status_temp_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.259    50.649    
    SLICE_X15Y33         FDRE (Hold_fdre_C_D)         0.054    50.703    sccpu/cp0/status_temp_reg[17]
  -------------------------------------------------------------------
                         required time                        -50.703    
                         arrival time                          50.867    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sccpu/cp0/cp0_reg[12][26]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/status_temp_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.238ns  (logic 0.167ns (70.137%)  route 0.071ns (29.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 50.911 - 50.000 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 50.637 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624    50.624    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.328 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.976    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.635    50.637    sccpu/cp0/CLK
    SLICE_X14Y35         FDRE                                         r  sccpu/cp0/cp0_reg[12][26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.167    50.804 r  sccpu/cp0/cp0_reg[12][26]/Q
                         net (fo=3, routed)           0.071    50.875    sccpu/cp0/cp0_reg_n_4_[12][26]
    SLICE_X15Y35         FDRE                                         r  sccpu/cp0/status_temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898    50.898    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.909    50.911    sccpu/cp0/CLK
    SLICE_X15Y35         FDRE                                         r  sccpu/cp0/status_temp_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.260    50.650    
    SLICE_X15Y35         FDRE (Hold_fdre_C_D)         0.054    50.704    sccpu/cp0/status_temp_reg[26]
  -------------------------------------------------------------------
                         required time                        -50.704    
                         arrival time                          50.875    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sccpu/cp0/status_temp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg[12][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.289ns  (logic 0.191ns (66.121%)  route 0.098ns (33.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns = ( 50.904 - 50.000 ) 
    Source Clock Delay      (SCD):    0.630ns = ( 50.630 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624    50.624    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.328 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.976    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.628    50.630    sccpu/cp0/CLK
    SLICE_X19Y28         FDRE                                         r  sccpu/cp0/status_temp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.146    50.776 r  sccpu/cp0/status_temp_reg[0]/Q
                         net (fo=1, routed)           0.098    50.874    sccpu/cu/status_temp_reg[4][0]
    SLICE_X18Y28         LUT4 (Prop_lut4_I3_O)        0.045    50.919 r  sccpu/cu/cp0[12][0]_i_1/O
                         net (fo=1, routed)           0.000    50.919    sccpu/cp0/status_temp_reg[4]_0[0]
    SLICE_X18Y28         FDRE                                         r  sccpu/cp0/cp0_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898    50.898    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.902    50.904    sccpu/cp0/CLK
    SLICE_X18Y28         FDRE                                         r  sccpu/cp0/cp0_reg[12][0]/C  (IS_INVERTED)
                         clock pessimism             -0.260    50.643    
    SLICE_X18Y28         FDRE (Hold_fdre_C_D)         0.099    50.742    sccpu/cp0/cp0_reg[12][0]
  -------------------------------------------------------------------
                         required time                        -50.742    
                         arrival time                          50.919    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sccpu/cp0/status_temp_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg[12][20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.294ns  (logic 0.191ns (65.012%)  route 0.103ns (34.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 50.910 - 50.000 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 50.636 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624    50.624    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.328 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.976    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.634    50.636    sccpu/cp0/CLK
    SLICE_X17Y35         FDRE                                         r  sccpu/cp0/status_temp_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.146    50.782 r  sccpu/cp0/status_temp_reg[20]/Q
                         net (fo=1, routed)           0.103    50.885    sccpu/cp0/status_temp[20]
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.045    50.930 r  sccpu/cp0/cp0[12][20]_i_1/O
                         net (fo=1, routed)           0.000    50.930    sccpu/cp0/cp0[12][20]_i_1_n_4
    SLICE_X18Y34         FDRE                                         r  sccpu/cp0/cp0_reg[12][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898    50.898    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.908    50.910    sccpu/cp0/CLK
    SLICE_X18Y34         FDRE                                         r  sccpu/cp0/cp0_reg[12][20]/C  (IS_INVERTED)
                         clock pessimism             -0.259    50.650    
    SLICE_X18Y34         FDRE (Hold_fdre_C_D)         0.098    50.748    sccpu/cp0/cp0_reg[12][20]
  -------------------------------------------------------------------
                         required time                        -50.748    
                         arrival time                          50.930    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 sccpu/cp0/status_temp_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg[12][19]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.296ns  (logic 0.191ns (64.625%)  route 0.105ns (35.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 50.911 - 50.000 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 50.636 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.624    50.624    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.328 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.976    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.634    50.636    sccpu/cp0/CLK
    SLICE_X17Y35         FDRE                                         r  sccpu/cp0/status_temp_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.146    50.782 r  sccpu/cp0/status_temp_reg[19]/Q
                         net (fo=1, routed)           0.105    50.887    sccpu/cp0/status_temp[19]
    SLICE_X18Y35         LUT5 (Prop_lut5_I1_O)        0.045    50.932 r  sccpu/cp0/cp0[12][19]_i_1/O
                         net (fo=1, routed)           0.000    50.932    sccpu/cp0/cp0[12][19]_i_1_n_4
    SLICE_X18Y35         FDRE                                         r  sccpu/cp0/cp0_reg[12][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.898    50.898    clk_wiz_0_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.002 f  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=10336, routed)       0.909    50.911    sccpu/cp0/CLK
    SLICE_X18Y35         FDRE                                         r  sccpu/cp0/cp0_reg[12][19]/C  (IS_INVERTED)
                         clock pessimism             -0.259    50.651    
    SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.098    50.749    sccpu/cp0/cp0_reg[12][19]
  -------------------------------------------------------------------
                         required time                        -50.749    
                         arrival time                          50.932    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clk_wiz_0_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X23Y191    dmem/RAM_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X22Y191    dmem/RAM_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y191    dmem/RAM_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y193    dmem/RAM_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y190    dmem/RAM_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y193    dmem/RAM_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X22Y193    dmem/RAM_reg[0][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X22Y192    dmem/RAM_reg[0][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y191    dmem/RAM_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y191    dmem/RAM_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y191    dmem/RAM_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y191    dmem/RAM_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y191    dmem/RAM_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y191    dmem/RAM_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y193    dmem/RAM_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y193    dmem/RAM_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y190    dmem/RAM_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y190    dmem/RAM_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y26     sccpu/cp0/cp0_reg[16][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y23     sccpu/cp0/cp0_reg[16][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y23     sccpu/cp0/cp0_reg[19][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y117    dmem/RAM_reg[256][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y117    dmem/RAM_reg[267][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y117    dmem/RAM_reg[270][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y117    dmem/RAM_reg[270][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y117    dmem/RAM_reg[270][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X82Y149    dmem/RAM_reg[302][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X83Y149    dmem/RAM_reg[302][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    clk_wiz_0_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT



