#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jul  3 14:27:01 2023
# Process ID: 16873
# Current directory: /home/george/Documents/piradio_driver_dev/ip/test1/loopback_project
# Command line: vivado -mode batch -source project.tcl
# Log file: /home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/vivado.log
# Journal file: /home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/vivado.jou
#-----------------------------------------------------------
source project.tcl
update_compile_order -fileset sources_1
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
generate_target all [get_files  /home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/piradio_loopback/piradio_loopback.srcs/sources_1/bd/design_3/design_3.bd]
catch { config_ip_cache -export [get_ips -all design_3_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_3_axi_smc_1_0] }
catch { config_ip_cache -export [get_ips -all design_3_axi_smc_2_0] }
catch { config_ip_cache -export [get_ips -all design_3_axis_broadcaster_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_axis_broadcaster_2_0] }
catch { config_ip_cache -export [get_ips -all design_3_axis_broadcaster_3_0] }
catch { config_ip_cache -export [get_ips -all design_3_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_axi_dma_4_0] }
catch { config_ip_cache -export [get_ips -all design_3_axi_dma_5_0] }
catch { config_ip_cache -export [get_ips -all design_3_fifo_generator_2_0] }
catch { config_ip_cache -export [get_ips -all design_3_fifo_generator_9_0] }
catch { config_ip_cache -export [get_ips -all design_3_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_axi_dma_1_0] }
catch { config_ip_cache -export [get_ips -all design_3_axi_dma_2_0] }
catch { config_ip_cache -export [get_ips -all design_3_axi_dma_3_0] }
catch { config_ip_cache -export [get_ips -all design_3_axi_dma_6_0] }
catch { config_ip_cache -export [get_ips -all design_3_axi_dma_7_0] }
catch { config_ip_cache -export [get_ips -all design_3_axis_broadcaster_1_0] }
catch { config_ip_cache -export [get_ips -all design_3_fifo_generator_6_0] }
catch { config_ip_cache -export [get_ips -all design_3_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_smartconnect_4_0] }
catch { config_ip_cache -export [get_ips -all design_3_fifo_generator_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_fifo_generator_1_0] }
catch { config_ip_cache -export [get_ips -all design_3_fifo_generator_2_1] }
catch { config_ip_cache -export [get_ips -all design_3_fifo_generator_3_0] }
catch { config_ip_cache -export [get_ips -all design_3_fifo_generator_4_0] }
catch { config_ip_cache -export [get_ips -all design_3_smartconnect_5_0] }
catch { config_ip_cache -export [get_ips -all design_3_iq_interleaver_gain_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_iq_interleaver_gain_1_0] }
catch { config_ip_cache -export [get_ips -all design_3_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_3_rst_ps8_0_249M_0] }
catch { config_ip_cache -export [get_ips -all design_3_rst_ps8_0_249M1_0] }
catch { config_ip_cache -export [get_ips -all design_3_rst_ps8_0_249M2_0] }
catch { config_ip_cache -export [get_ips -all design_3_rst_ps8_0_249M3_0] }
catch { config_ip_cache -export [get_ips -all design_3_OFDM_demodulator_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_axis_broadcaster_0_1] }
catch { config_ip_cache -export [get_ips -all design_3_axis_broadcaster_2_1] }
catch { config_ip_cache -export [get_ips -all design_3_cfo_estimator_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_OFDM_correlator_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_OFDM_correlator_1_0] }
catch { config_ip_cache -export [get_ips -all design_3_axis_broadcaster_1_1] }
catch { config_ip_cache -export [get_ips -all design_3_delay_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_fifo_generator_0_1] }
catch { config_ip_cache -export [get_ips -all design_3_ssr_FFT_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_ssr_FFT_1_0] }
catch { config_ip_cache -export [get_ips -all design_3_ssr_IFFT_1_0] }
catch { config_ip_cache -export [get_ips -all design_3_ssr_IFFT_2_0] }
catch { config_ip_cache -export [get_ips -all design_3_axis_broadcaster_4_0] }
catch { config_ip_cache -export [get_ips -all design_3_fec_controller_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_sd_fec_1_0] }
catch { config_ip_cache -export [get_ips -all design_3_ssr_FFT_0_1] }
catch { config_ip_cache -export [get_ips -all design_3_synchronizer_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_tlast_generator_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_zf_equalizer_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_OFDM_demodulator_0_1] }
catch { config_ip_cache -export [get_ips -all design_3_axis_broadcaster_0_2] }
catch { config_ip_cache -export [get_ips -all design_3_cfo_estimator_0_1] }
catch { config_ip_cache -export [get_ips -all design_3_OFDM_correlator_0_1] }
catch { config_ip_cache -export [get_ips -all design_3_OFDM_correlator_1_1] }
catch { config_ip_cache -export [get_ips -all design_3_axis_broadcaster_1_2] }
catch { config_ip_cache -export [get_ips -all design_3_delay_0_1] }
catch { config_ip_cache -export [get_ips -all design_3_fifo_generator_0_2] }
catch { config_ip_cache -export [get_ips -all design_3_ssr_FFT_0_2] }
catch { config_ip_cache -export [get_ips -all design_3_ssr_FFT_1_1] }
catch { config_ip_cache -export [get_ips -all design_3_ssr_IFFT_1_1] }
catch { config_ip_cache -export [get_ips -all design_3_ssr_IFFT_2_1] }
catch { config_ip_cache -export [get_ips -all design_3_axis_broadcaster_4_1] }
catch { config_ip_cache -export [get_ips -all design_3_fec_controller_0_1] }
catch { config_ip_cache -export [get_ips -all design_3_sd_fec_1_1] }
catch { config_ip_cache -export [get_ips -all design_3_ssr_FFT_0_3] }
catch { config_ip_cache -export [get_ips -all design_3_synchronizer_0_1] }
catch { config_ip_cache -export [get_ips -all design_3_tlast_generator_0_1] }
catch { config_ip_cache -export [get_ips -all design_3_zf_equalizer_0_1] }
catch { config_ip_cache -export [get_ips -all design_3_signal_detect_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_signal_detect_1_0] }
catch { config_ip_cache -export [get_ips -all design_3_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_OFDM_Framer_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_axis_broadcaster_0_3] }
catch { config_ip_cache -export [get_ips -all design_3_axis_subset_converter_2_0] }
catch { config_ip_cache -export [get_ips -all design_3_axis_subset_converter_3_0] }
catch { config_ip_cache -export [get_ips -all design_3_fec_controller_0_2] }
catch { config_ip_cache -export [get_ips -all design_3_sd_fec_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_ssr_IFFT_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_OFDM_Framer_0_1] }
catch { config_ip_cache -export [get_ips -all design_3_axis_broadcaster_0_4] }
catch { config_ip_cache -export [get_ips -all design_3_axis_subset_converter_2_1] }
catch { config_ip_cache -export [get_ips -all design_3_axis_subset_converter_3_1] }
catch { config_ip_cache -export [get_ips -all design_3_fec_controller_0_3] }
catch { config_ip_cache -export [get_ips -all design_3_sd_fec_0_1] }
catch { config_ip_cache -export [get_ips -all design_3_ssr_IFFT_0_1] }
catch { config_ip_cache -export [get_ips -all design_3_usp_rf_data_converter_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_zynq_ultra_ps_e_0_0] }
catch { config_ip_cache -export [get_ips -all design_3_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_3_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/piradio_loopback/piradio_loopback.srcs/sources_1/bd/design_3/design_3.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/piradio_loopback/piradio_loopback.srcs/sources_1/bd/design_3/design_3.bd]
launch_runs design_3_axi_smc_0_synth_1 design_3_axi_smc_1_0_synth_1 design_3_axi_smc_2_0_synth_1 design_3_axis_broadcaster_0_0_synth_1 design_3_axis_broadcaster_2_0_synth_1 design_3_axis_broadcaster_3_0_synth_1 design_3_clk_wiz_0_0_synth_1 design_3_axi_dma_4_0_synth_1 design_3_axi_dma_5_0_synth_1 design_3_fifo_generator_2_0_synth_1 design_3_fifo_generator_9_0_synth_1 design_3_axi_dma_0_0_synth_1 design_3_axi_dma_1_0_synth_1 design_3_axi_dma_2_0_synth_1 design_3_axi_dma_3_0_synth_1 design_3_axi_dma_6_0_synth_1 design_3_axi_dma_7_0_synth_1 design_3_axis_broadcaster_1_0_synth_1 design_3_fifo_generator_6_0_synth_1 design_3_smartconnect_0_0_synth_1 design_3_smartconnect_4_0_synth_1 design_3_fifo_generator_0_0_synth_1 design_3_fifo_generator_1_0_synth_1 design_3_fifo_generator_2_1_synth_1 design_3_fifo_generator_3_0_synth_1 design_3_fifo_generator_4_0_synth_1 design_3_smartconnect_5_0_synth_1 design_3_iq_interleaver_gain_0_0_synth_1 design_3_iq_interleaver_gain_1_0_synth_1 design_3_xbar_0_synth_1 design_3_rst_ps8_0_249M_0_synth_1 design_3_rst_ps8_0_249M1_0_synth_1 design_3_rst_ps8_0_249M2_0_synth_1 design_3_rst_ps8_0_249M3_0_synth_1 design_3_OFDM_demodulator_0_0_synth_1 design_3_axis_broadcaster_0_1_synth_1 design_3_axis_broadcaster_2_1_synth_1 design_3_cfo_estimator_0_0_synth_1 design_3_OFDM_correlator_0_0_synth_1 design_3_OFDM_correlator_1_0_synth_1 design_3_axis_broadcaster_1_1_synth_1 design_3_delay_0_0_synth_1 design_3_fifo_generator_0_1_synth_1 design_3_ssr_FFT_0_0_synth_1 design_3_ssr_FFT_1_0_synth_1 design_3_ssr_IFFT_1_0_synth_1 design_3_ssr_IFFT_2_0_synth_1 design_3_axis_broadcaster_4_0_synth_1 design_3_fec_controller_0_0_synth_1 design_3_sd_fec_1_0_synth_1 design_3_ssr_FFT_0_1_synth_1 design_3_synchronizer_0_0_synth_1 design_3_tlast_generator_0_0_synth_1 design_3_zf_equalizer_0_0_synth_1 design_3_OFDM_demodulator_0_1_synth_1 design_3_axis_broadcaster_0_2_synth_1 design_3_cfo_estimator_0_1_synth_1 design_3_OFDM_correlator_0_1_synth_1 design_3_OFDM_correlator_1_1_synth_1 design_3_axis_broadcaster_1_2_synth_1 design_3_delay_0_1_synth_1 design_3_fifo_generator_0_2_synth_1 design_3_ssr_FFT_0_2_synth_1 design_3_ssr_FFT_1_1_synth_1 design_3_ssr_IFFT_1_1_synth_1 design_3_ssr_IFFT_2_1_synth_1 design_3_axis_broadcaster_4_1_synth_1 design_3_fec_controller_0_1_synth_1 design_3_sd_fec_1_1_synth_1 design_3_ssr_FFT_0_3_synth_1 design_3_synchronizer_0_1_synth_1 design_3_tlast_generator_0_1_synth_1 design_3_zf_equalizer_0_1_synth_1 design_3_signal_detect_0_0_synth_1 design_3_signal_detect_1_0_synth_1 design_3_system_ila_0_0_synth_1 design_3_OFDM_Framer_0_0_synth_1 design_3_axis_broadcaster_0_3_synth_1 design_3_axis_subset_converter_2_0_synth_1 design_3_axis_subset_converter_3_0_synth_1 design_3_fec_controller_0_2_synth_1 design_3_sd_fec_0_0_synth_1 design_3_ssr_IFFT_0_0_synth_1 design_3_OFDM_Framer_0_1_synth_1 design_3_axis_broadcaster_0_4_synth_1 design_3_axis_subset_converter_2_1_synth_1 design_3_axis_subset_converter_3_1_synth_1 design_3_fec_controller_0_3_synth_1 design_3_sd_fec_0_1_synth_1 design_3_ssr_IFFT_0_1_synth_1 design_3_usp_rf_data_converter_0_0_synth_1 design_3_zynq_ultra_ps_e_0_0_synth_1 design_3_auto_ds_0_synth_1 design_3_auto_pc_0_synth_1 -jobs 8
wait_on_run design_3_axi_smc_0_synth_1
wait_on_run design_3_axi_smc_1_0_synth_1
wait_on_run design_3_axi_smc_2_0_synth_1
wait_on_run design_3_axis_broadcaster_0_0_synth_1
wait_on_run design_3_axis_broadcaster_2_0_synth_1
wait_on_run design_3_axis_broadcaster_3_0_synth_1
wait_on_run design_3_clk_wiz_0_0_synth_1
wait_on_run design_3_axi_dma_4_0_synth_1
wait_on_run design_3_axi_dma_5_0_synth_1
wait_on_run design_3_fifo_generator_2_0_synth_1
wait_on_run design_3_fifo_generator_9_0_synth_1
wait_on_run design_3_axi_dma_0_0_synth_1
wait_on_run design_3_axi_dma_1_0_synth_1
wait_on_run design_3_axi_dma_2_0_synth_1
wait_on_run design_3_axi_dma_3_0_synth_1
wait_on_run design_3_axi_dma_6_0_synth_1
wait_on_run design_3_axi_dma_7_0_synth_1
wait_on_run design_3_axis_broadcaster_1_0_synth_1
wait_on_run design_3_fifo_generator_6_0_synth_1
wait_on_run design_3_smartconnect_0_0_synth_1
wait_on_run design_3_smartconnect_4_0_synth_1
wait_on_run design_3_fifo_generator_0_0_synth_1
wait_on_run design_3_fifo_generator_1_0_synth_1
wait_on_run design_3_fifo_generator_2_1_synth_1
wait_on_run design_3_fifo_generator_3_0_synth_1
wait_on_run design_3_fifo_generator_4_0_synth_1
wait_on_run design_3_smartconnect_5_0_synth_1
wait_on_run design_3_iq_interleaver_gain_0_0_synth_1
wait_on_run design_3_iq_interleaver_gain_1_0_synth_1
wait_on_run design_3_xbar_0_synth_1
wait_on_run design_3_rst_ps8_0_249M_0_synth_1
wait_on_run design_3_rst_ps8_0_249M1_0_synth_1
wait_on_run design_3_rst_ps8_0_249M2_0_synth_1
wait_on_run design_3_rst_ps8_0_249M3_0_synth_1
wait_on_run design_3_OFDM_demodulator_0_0_synth_1
wait_on_run design_3_axis_broadcaster_0_1_synth_1
wait_on_run design_3_axis_broadcaster_2_1_synth_1
wait_on_run design_3_cfo_estimator_0_0_synth_1
wait_on_run design_3_OFDM_correlator_0_0_synth_1
wait_on_run design_3_OFDM_correlator_1_0_synth_1
wait_on_run design_3_axis_broadcaster_1_1_synth_1
wait_on_run design_3_delay_0_0_synth_1
wait_on_run design_3_fifo_generator_0_1_synth_1
wait_on_run design_3_ssr_FFT_0_0_synth_1
wait_on_run design_3_ssr_FFT_1_0_synth_1
wait_on_run design_3_ssr_IFFT_1_0_synth_1
wait_on_run design_3_ssr_IFFT_2_0_synth_1
wait_on_run design_3_axis_broadcaster_4_0_synth_1
wait_on_run design_3_fec_controller_0_0_synth_1
wait_on_run design_3_sd_fec_1_0_synth_1
wait_on_run design_3_ssr_FFT_0_1_synth_1
wait_on_run design_3_synchronizer_0_0_synth_1
wait_on_run design_3_tlast_generator_0_0_synth_1
wait_on_run design_3_zf_equalizer_0_0_synth_1
wait_on_run design_3_OFDM_demodulator_0_1_synth_1
wait_on_run design_3_axis_broadcaster_0_2_synth_1
wait_on_run design_3_cfo_estimator_0_1_synth_1
wait_on_run design_3_OFDM_correlator_0_1_synth_1
wait_on_run design_3_OFDM_correlator_1_1_synth_1
wait_on_run design_3_axis_broadcaster_1_2_synth_1
wait_on_run design_3_delay_0_1_synth_1
wait_on_run design_3_fifo_generator_0_2_synth_1
wait_on_run design_3_ssr_FFT_0_2_synth_1
wait_on_run design_3_ssr_FFT_1_1_synth_1
wait_on_run design_3_ssr_IFFT_1_1_synth_1
wait_on_run design_3_ssr_IFFT_2_1_synth_1
wait_on_run design_3_axis_broadcaster_4_1_synth_1
wait_on_run design_3_fec_controller_0_1_synth_1
wait_on_run design_3_sd_fec_1_1_synth_1
wait_on_run design_3_ssr_FFT_0_3_synth_1
wait_on_run design_3_synchronizer_0_1_synth_1
wait_on_run design_3_tlast_generator_0_1_synth_1
wait_on_run design_3_zf_equalizer_0_1_synth_1
wait_on_run design_3_signal_detect_0_0_synth_1
wait_on_run design_3_signal_detect_1_0_synth_1
wait_on_run design_3_system_ila_0_0_synth_1
wait_on_run design_3_OFDM_Framer_0_0_synth_1
wait_on_run design_3_axis_broadcaster_0_3_synth_1
wait_on_run design_3_axis_subset_converter_2_0_synth_1
wait_on_run design_3_axis_subset_converter_3_0_synth_1
wait_on_run design_3_fec_controller_0_2_synth_1
wait_on_run design_3_sd_fec_0_0_synth_1
wait_on_run design_3_ssr_IFFT_0_0_synth_1
wait_on_run design_3_OFDM_Framer_0_1_synth_1
wait_on_run design_3_axis_broadcaster_0_4_synth_1
wait_on_run design_3_axis_subset_converter_2_1_synth_1
wait_on_run design_3_axis_subset_converter_3_1_synth_1
wait_on_run design_3_fec_controller_0_3_synth_1
wait_on_run design_3_sd_fec_0_1_synth_1
wait_on_run design_3_ssr_IFFT_0_1_synth_1
wait_on_run design_3_usp_rf_data_converter_0_0_synth_1
wait_on_run design_3_zynq_ultra_ps_e_0_0_synth_1
wait_on_run design_3_auto_ds_0_synth_1
wait_on_run design_3_auto_pc_0_synth_1
export_simulation -of_objects [get_files /home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/piradio_loopback/piradio_loopback.srcs/sources_1/bd/design_3/design_3.bd] -directory /home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/piradio_loopback/piradio_loopback.ip_user_files/sim_scripts -ip_user_files_dir /home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/piradio_loopback/piradio_loopback.ip_user_files -ipstatic_source_dir /home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/piradio_loopback/piradio_loopback.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/piradio_loopback/piradio_loopback.cache/compile_simlib/modelsim} {questa=/home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/piradio_loopback/piradio_loopback.cache/compile_simlib/questa} {ies=/home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/piradio_loopback/piradio_loopback.cache/compile_simlib/ies} {xcelium=/home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/piradio_loopback/piradio_loopback.cache/compile_simlib/xcelium} {vcs=/home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/piradio_loopback/piradio_loopback.cache/compile_simlib/vcs} {riviera=/home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/piradio_loopback/piradio_loopback.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run design_3_rst_ps8_0_249M3_0_synth_1
reset_run design_3_OFDM_correlator_0_0_synth_1
reset_run design_3_OFDM_correlator_1_0_synth_1
reset_run design_3_axis_broadcaster_1_1_synth_1
reset_run design_3_delay_0_0_synth_1
reset_run design_3_fifo_generator_0_1_synth_1
reset_run design_3_ssr_FFT_0_0_synth_1
reset_run design_3_ssr_FFT_1_0_synth_1
reset_run design_3_ssr_IFFT_1_0_synth_1
reset_run design_3_ssr_IFFT_2_0_synth_1
reset_run design_3_axis_broadcaster_4_0_synth_1
reset_run design_3_fec_controller_0_0_synth_1
reset_run design_3_sd_fec_1_0_synth_1
reset_run design_3_ssr_FFT_0_1_synth_1
reset_run design_3_synchronizer_0_0_synth_1
reset_run design_3_zf_equalizer_0_0_synth_1
reset_run design_3_OFDM_demodulator_0_1_synth_1
reset_run design_3_axis_broadcaster_0_2_synth_1
reset_run design_3_cfo_estimator_0_1_synth_1
reset_run design_3_OFDM_correlator_0_1_synth_1
reset_run design_3_OFDM_correlator_1_1_synth_1
reset_run design_3_delay_0_1_synth_1
reset_run design_3_fifo_generator_0_2_synth_1
reset_run design_3_ssr_FFT_0_2_synth_1
reset_run design_3_ssr_FFT_1_1_synth_1
reset_run design_3_ssr_IFFT_1_1_synth_1
reset_run design_3_ssr_IFFT_2_1_synth_1
reset_run design_3_axis_broadcaster_4_1_synth_1
reset_run design_3_fec_controller_0_1_synth_1
reset_run design_3_sd_fec_1_1_synth_1
reset_run design_3_ssr_FFT_0_3_synth_1
reset_run design_3_synchronizer_0_1_synth_1
reset_run design_3_tlast_generator_0_1_synth_1
reset_run design_3_zf_equalizer_0_1_synth_1
reset_run design_3_signal_detect_0_0_synth_1
reset_run design_3_signal_detect_1_0_synth_1
reset_run design_3_OFDM_Framer_0_0_synth_1
reset_run design_3_axis_broadcaster_0_3_synth_1
reset_run design_3_axis_subset_converter_2_0_synth_1
reset_run design_3_axis_subset_converter_3_0_synth_1
reset_run design_3_fec_controller_0_2_synth_1
reset_run design_3_sd_fec_0_0_synth_1
reset_run design_3_ssr_IFFT_0_0_synth_1
reset_run design_3_OFDM_Framer_0_1_synth_1
reset_run design_3_axis_broadcaster_0_4_synth_1
reset_run design_3_axis_subset_converter_2_1_synth_1
reset_run design_3_axis_subset_converter_3_1_synth_1
reset_run design_3_fec_controller_0_3_synth_1
reset_run design_3_sd_fec_0_1_synth_1
reset_run design_3_ssr_IFFT_0_1_synth_1
reset_run design_3_usp_rf_data_converter_0_0_synth_1
reset_run design_3_auto_ds_0_synth_1
reset_run design_3_auto_pc_0_synth_1
reset_run design_3_axi_smc_0_synth_1
reset_run design_3_smartconnect_0_0_synth_1
reset_run design_3_smartconnect_4_0_synth_1
reset_run design_3_rst_ps8_0_249M2_0_synth_1
reset_run design_3_OFDM_demodulator_0_0_synth_1
reset_run design_3_axis_broadcaster_0_1_synth_1
reset_run design_3_axis_broadcaster_2_1_synth_1
reset_run design_3_cfo_estimator_0_0_synth_1
reset_run design_3_axis_broadcaster_1_2_synth_1
reset_run design_3_zynq_ultra_ps_e_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {/home/george/Documents/piradio_driver_dev/ip/test1/loopback_project/piradio_loopback/piradio_loopback.srcs/sources_1/bd/design_3/design_3.bd}
regenerate_bd_layout
