#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep  2 16:20:49 2023
# Process ID: 63396
# Current directory: C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent69168 C:\Users\ywy_c\Documents\coding\hitcoa_at\cache\release\cache_test\cache_test.xpr
# Log file: C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/vivado.log
# Journal file: C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2019/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2019/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.sim/sim_1/behav/xsim/axi.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sources_1/ip/axi/sim/axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sim_1/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
INFO: [VRFC 10-2458] undeclared symbol arlen, assumed default net type wire [C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sim_1/new/cache_tb.v:116]
INFO: [VRFC 10-2458] undeclared symbol arsize, assumed default net type wire [C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sim_1/new/cache_tb.v:117]
INFO: [VRFC 10-2458] undeclared symbol arburst, assumed default net type wire [C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sim_1/new/cache_tb.v:118]
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sim_1/new/cache_tb.v:119]
INFO: [VRFC 10-2458] undeclared symbol awlen, assumed default net type wire [C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sim_1/new/cache_tb.v:120]
INFO: [VRFC 10-2458] undeclared symbol awburst, assumed default net type wire [C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sim_1/new/cache_tb.v:121]
INFO: [VRFC 10-2458] undeclared symbol awsize, assumed default net type wire [C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sim_1/new/cache_tb.v:122]
INFO: [VRFC 10-2458] undeclared symbol awaddr, assumed default net type wire [C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sim_1/new/cache_tb.v:123]
INFO: [VRFC 10-2458] undeclared symbol awvalid, assumed default net type wire [C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sim_1/new/cache_tb.v:124]
INFO: [VRFC 10-2458] undeclared symbol wdata, assumed default net type wire [C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sim_1/new/cache_tb.v:125]
INFO: [VRFC 10-2458] undeclared symbol wvalid, assumed default net type wire [C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sim_1/new/cache_tb.v:126]
INFO: [VRFC 10-2458] undeclared symbol wlast, assumed default net type wire [C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sim_1/new/cache_tb.v:127]
INFO: [VRFC 10-2458] undeclared symbol bready, assumed default net type wire [C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sim_1/new/cache_tb.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.sim/sim_1/behav/xsim'
"xelab -wto 271ee54be32a47ad8f73fd69d5e2875f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2019/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 271ee54be32a47ad8f73fd69d5e2875f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <cache> not found while processing module instance <u_cache> [C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.srcs/sim_1/new/cache_tb.v:92]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test/cache_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep  2 16:21:25 2023...
