

================================================================
== Vitis HLS Report for 'decision_function_81'
================================================================
* Date:           Thu Jan 23 13:40:15 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.596 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_51_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_51_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_48_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_48_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_45_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_45_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_43_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_43_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_40_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_40_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_39_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_39_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_37_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_37_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_33_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_33_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_32_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_32_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_29_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_29_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_27_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_27_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_25_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_25_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 22 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 23 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 24 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 25 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_1_val_read, i18 250929" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_507 = icmp_slt  i18 %x_33_val_read, i18 742" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_507' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_508 = icmp_slt  i18 %x_11_val_read, i18 657" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_508' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_509 = icmp_slt  i18 %x_1_val_read, i18 170246" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_509' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_510 = icmp_slt  i18 %x_40_val_read, i18 312" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_510' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_511 = icmp_slt  i18 %x_43_val_read, i18 54" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_511' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_512 = icmp_slt  i18 %x_2_val_read, i18 260946" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_512' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_513 = icmp_slt  i18 %x_37_val_read, i18 110" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_513' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_514 = icmp_slt  i18 %x_1_val_read, i18 205" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_514' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_515 = icmp_slt  i18 %x_29_val_read, i18 23704" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_515' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_516 = icmp_slt  i18 %x_12_val_read, i18 258872" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_516' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_517 = icmp_slt  i18 %x_52_val_read, i18 53761" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_517' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_518 = icmp_slt  i18 %x_10_val_read, i18 591" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_518' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_519 = icmp_slt  i18 %x_50_val_read, i18 45077" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_519' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_520 = icmp_slt  i18 %x_25_val_read, i18 356" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_520' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_521 = icmp_slt  i18 %x_9_val_read, i18 1057" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_521' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_522 = icmp_slt  i18 %x_17_val_read, i18 28" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_522' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_523 = icmp_slt  i18 %x_1_val_read, i18 224907" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_523' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_524 = icmp_slt  i18 %x_1_val_read, i18 81174" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_524' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_525 = icmp_slt  i18 %x_48_val_read, i18 73146" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_525' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_526 = icmp_slt  i18 %x_27_val_read, i18 14369" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_526' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_527 = icmp_slt  i18 %x_39_val_read, i18 2132" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_527' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_528 = icmp_slt  i18 %x_1_val_read, i18 22754" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_528' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_529 = icmp_slt  i18 %x_13_val_read, i18 237" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_529' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln86_530 = icmp_slt  i18 %x_10_val_read, i18 873" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_530' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%icmp_ln86_531 = icmp_slt  i18 %x_50_val_read, i18 188454" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_531' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%icmp_ln86_532 = icmp_slt  i18 %x_45_val_read, i18 307" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_532' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%icmp_ln86_533 = icmp_slt  i18 %x_23_val_read, i18 28" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_533' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%icmp_ln86_534 = icmp_slt  i18 %x_50_val_read, i18 38491" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_534' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%icmp_ln86_535 = icmp_slt  i18 %x_32_val_read, i18 113" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_535' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_507, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_239 = xor i1 %icmp_ln86_507, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_239" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns)   --->   "%and_ln102_624 = and i1 %icmp_ln86_509, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_624' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_90)   --->   "%xor_ln104_241 = xor i1 %icmp_ln86_509, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_90 = and i1 %and_ln102, i1 %xor_ln104_241" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104_90' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns)   --->   "%and_ln102_625 = and i1 %icmp_ln86_510, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_625' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_91)   --->   "%xor_ln104_242 = xor i1 %icmp_ln86_510, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_91 = and i1 %and_ln104, i1 %xor_ln104_242" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%and_ln102_628 = and i1 %icmp_ln86_513, i1 %and_ln102_624" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_628' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_245 = xor i1 %icmp_ln86_513, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.12ns)   --->   "%and_ln102_629 = and i1 %icmp_ln86_514, i1 %and_ln104_90" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_629' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_497)   --->   "%xor_ln104_246 = xor i1 %icmp_ln86_514, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns)   --->   "%and_ln102_630 = and i1 %icmp_ln86_515, i1 %and_ln102_625" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_630' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_501)   --->   "%xor_ln104_247 = xor i1 %icmp_ln86_515, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns)   --->   "%and_ln102_631 = and i1 %icmp_ln86_516, i1 %and_ln104_91" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_631' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_505)   --->   "%xor_ln104_248 = xor i1 %icmp_ln86_516, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_493)   --->   "%and_ln102_636 = and i1 %icmp_ln86_521, i1 %and_ln102_628" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_637 = and i1 %icmp_ln86_522, i1 %xor_ln104_245" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_638 = and i1 %and_ln102_637, i1 %and_ln102_624" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_495)   --->   "%and_ln102_639 = and i1 %icmp_ln86_523, i1 %and_ln102_629" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_497)   --->   "%and_ln102_640 = and i1 %icmp_ln86_524, i1 %xor_ln104_246" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_497)   --->   "%and_ln102_641 = and i1 %and_ln102_640, i1 %and_ln104_90" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_499)   --->   "%and_ln102_642 = and i1 %icmp_ln86_525, i1 %and_ln102_630" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_501)   --->   "%and_ln102_643 = and i1 %icmp_ln86_526, i1 %xor_ln104_247" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_501)   --->   "%and_ln102_644 = and i1 %and_ln102_643, i1 %and_ln102_625" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_503)   --->   "%and_ln102_645 = and i1 %icmp_ln86_527, i1 %and_ln102_631" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_505)   --->   "%and_ln102_646 = and i1 %icmp_ln86_528, i1 %xor_ln104_248" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_505)   --->   "%and_ln102_647 = and i1 %and_ln102_646, i1 %and_ln104_91" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_493)   --->   "%xor_ln117 = xor i1 %and_ln102_636, i1 1" [firmware/BDT.h:117]   --->   Operation 85 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_493)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 86 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_628, i1 %and_ln102_638" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_493)   --->   "%select_ln117 = select i1 %and_ln102_628, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_493)   --->   "%select_ln117_492 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_492' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_493)   --->   "%zext_ln117_55 = zext i2 %select_ln117_492" [firmware/BDT.h:117]   --->   Operation 90 'zext' 'zext_ln117_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_495)   --->   "%or_ln117_444 = or i1 %and_ln102_624, i1 %and_ln102_639" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_493 = select i1 %and_ln102_624, i3 %zext_ln117_55, i3 4" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_493' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.12ns)   --->   "%or_ln117_445 = or i1 %and_ln102_624, i1 %and_ln102_629" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_445' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_495)   --->   "%select_ln117_494 = select i1 %or_ln117_444, i3 %select_ln117_493, i3 5" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_494' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_497)   --->   "%or_ln117_446 = or i1 %or_ln117_445, i1 %and_ln102_641" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_495 = select i1 %or_ln117_445, i3 %select_ln117_494, i3 6" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_495' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_497)   --->   "%select_ln117_496 = select i1 %or_ln117_446, i3 %select_ln117_495, i3 7" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_496' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_497)   --->   "%zext_ln117_56 = zext i3 %select_ln117_496" [firmware/BDT.h:117]   --->   Operation 98 'zext' 'zext_ln117_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_499)   --->   "%or_ln117_447 = or i1 %and_ln102, i1 %and_ln102_642" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_497 = select i1 %and_ln102, i4 %zext_ln117_56, i4 8" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_497' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.12ns)   --->   "%or_ln117_448 = or i1 %and_ln102, i1 %and_ln102_630" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_448' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_499)   --->   "%select_ln117_498 = select i1 %or_ln117_447, i4 %select_ln117_497, i4 9" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_498' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_501)   --->   "%or_ln117_449 = or i1 %or_ln117_448, i1 %and_ln102_644" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_499 = select i1 %or_ln117_448, i4 %select_ln117_498, i4 10" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_499' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.12ns)   --->   "%or_ln117_450 = or i1 %and_ln102, i1 %and_ln102_625" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_450' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_501)   --->   "%select_ln117_500 = select i1 %or_ln117_449, i4 %select_ln117_499, i4 11" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_500' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_503)   --->   "%or_ln117_451 = or i1 %or_ln117_450, i1 %and_ln102_645" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_501 = select i1 %or_ln117_450, i4 %select_ln117_500, i4 12" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_501' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.12ns)   --->   "%or_ln117_452 = or i1 %or_ln117_450, i1 %and_ln102_631" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_452' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_503)   --->   "%select_ln117_502 = select i1 %or_ln117_451, i4 %select_ln117_501, i4 13" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_502' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_505)   --->   "%or_ln117_453 = or i1 %or_ln117_452, i1 %and_ln102_647" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_503 = select i1 %or_ln117_452, i4 %select_ln117_502, i4 14" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_503' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_505)   --->   "%select_ln117_504 = select i1 %or_ln117_453, i4 %select_ln117_503, i4 15" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_504' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_505)   --->   "%zext_ln117_57 = zext i4 %select_ln117_504" [firmware/BDT.h:117]   --->   Operation 114 'zext' 'zext_ln117_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_505 = select i1 %icmp_ln86, i5 %zext_ln117_57, i5 16" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_505' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 116 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_517)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %x_51_val_read, i32 17" [firmware/BDT.h:86]   --->   Operation 117 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.12ns)   --->   "%and_ln102_623 = and i1 %icmp_ln86_508, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_623' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_89)   --->   "%xor_ln104_240 = xor i1 %icmp_ln86_508, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_89 = and i1 %xor_ln104_240, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 121 'and' 'and_ln104_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns)   --->   "%and_ln102_626 = and i1 %icmp_ln86_511, i1 %and_ln102_623" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_626' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_92)   --->   "%xor_ln104_243 = xor i1 %icmp_ln86_511, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_92 = and i1 %and_ln102_623, i1 %xor_ln104_243" [firmware/BDT.h:104]   --->   Operation 124 'and' 'and_ln104_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.12ns)   --->   "%and_ln102_627 = and i1 %icmp_ln86_512, i1 %and_ln104_89" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_627' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_93)   --->   "%xor_ln104_244 = xor i1 %icmp_ln86_512, i1 1" [firmware/BDT.h:104]   --->   Operation 126 'xor' 'xor_ln104_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_93 = and i1 %and_ln104_89, i1 %xor_ln104_244" [firmware/BDT.h:104]   --->   Operation 127 'and' 'and_ln104_93' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.12ns)   --->   "%and_ln102_632 = and i1 %icmp_ln86_517, i1 %and_ln102_626" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_632' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_509)   --->   "%xor_ln104_249 = xor i1 %icmp_ln86_517, i1 1" [firmware/BDT.h:104]   --->   Operation 129 'xor' 'xor_ln104_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.12ns)   --->   "%and_ln102_633 = and i1 %icmp_ln86_518, i1 %and_ln104_92" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_633' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_513)   --->   "%xor_ln104_250 = xor i1 %icmp_ln86_518, i1 1" [firmware/BDT.h:104]   --->   Operation 131 'xor' 'xor_ln104_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.12ns)   --->   "%and_ln102_634 = and i1 %icmp_ln86_519, i1 %and_ln102_627" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_634' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_517)   --->   "%xor_ln104_251 = xor i1 %icmp_ln86_519, i1 1" [firmware/BDT.h:104]   --->   Operation 133 'xor' 'xor_ln104_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.12ns)   --->   "%and_ln102_635 = and i1 %icmp_ln86_520, i1 %and_ln104_93" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_635' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_252 = xor i1 %icmp_ln86_520, i1 1" [firmware/BDT.h:104]   --->   Operation 135 'xor' 'xor_ln104_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_507)   --->   "%and_ln102_648 = and i1 %icmp_ln86_529, i1 %and_ln102_632" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_509)   --->   "%and_ln102_649 = and i1 %icmp_ln86_530, i1 %xor_ln104_249" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_509)   --->   "%and_ln102_650 = and i1 %and_ln102_649, i1 %and_ln102_626" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_511)   --->   "%and_ln102_651 = and i1 %icmp_ln86_531, i1 %and_ln102_633" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_513)   --->   "%and_ln102_652 = and i1 %icmp_ln86_532, i1 %xor_ln104_250" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_513)   --->   "%and_ln102_653 = and i1 %and_ln102_652, i1 %and_ln104_92" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_515)   --->   "%and_ln102_654 = and i1 %icmp_ln86_533, i1 %and_ln102_634" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_517)   --->   "%and_ln102_655 = and i1 %tmp, i1 %xor_ln104_251" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_517)   --->   "%and_ln102_656 = and i1 %and_ln102_655, i1 %and_ln102_627" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_519)   --->   "%and_ln102_657 = and i1 %icmp_ln86_534, i1 %and_ln102_635" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_658 = and i1 %icmp_ln86_535, i1 %xor_ln104_252" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_659 = and i1 %and_ln102_658, i1 %and_ln104_93" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_507)   --->   "%or_ln117_454 = or i1 %icmp_ln86, i1 %and_ln102_648" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.12ns)   --->   "%or_ln117_455 = or i1 %icmp_ln86, i1 %and_ln102_632" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_455' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_507)   --->   "%select_ln117_506 = select i1 %or_ln117_454, i5 %select_ln117_505, i5 17" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_506' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_509)   --->   "%or_ln117_456 = or i1 %or_ln117_455, i1 %and_ln102_650" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_507 = select i1 %or_ln117_455, i5 %select_ln117_506, i5 18" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_507' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.12ns)   --->   "%or_ln117_457 = or i1 %icmp_ln86, i1 %and_ln102_626" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_457' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_509)   --->   "%select_ln117_508 = select i1 %or_ln117_456, i5 %select_ln117_507, i5 19" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_508' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_511)   --->   "%or_ln117_458 = or i1 %or_ln117_457, i1 %and_ln102_651" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_509 = select i1 %or_ln117_457, i5 %select_ln117_508, i5 20" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_509' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.12ns)   --->   "%or_ln117_459 = or i1 %or_ln117_457, i1 %and_ln102_633" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_459' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_511)   --->   "%select_ln117_510 = select i1 %or_ln117_458, i5 %select_ln117_509, i5 21" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_510' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_513)   --->   "%or_ln117_460 = or i1 %or_ln117_459, i1 %and_ln102_653" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_511 = select i1 %or_ln117_459, i5 %select_ln117_510, i5 22" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_511' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.12ns)   --->   "%or_ln117_461 = or i1 %icmp_ln86, i1 %and_ln102_623" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_461' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_513)   --->   "%select_ln117_512 = select i1 %or_ln117_460, i5 %select_ln117_511, i5 23" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_512' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_515)   --->   "%or_ln117_462 = or i1 %or_ln117_461, i1 %and_ln102_654" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_513 = select i1 %or_ln117_461, i5 %select_ln117_512, i5 24" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_513' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.12ns)   --->   "%or_ln117_463 = or i1 %or_ln117_461, i1 %and_ln102_634" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_463' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_515)   --->   "%select_ln117_514 = select i1 %or_ln117_462, i5 %select_ln117_513, i5 25" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_514' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_517)   --->   "%or_ln117_464 = or i1 %or_ln117_463, i1 %and_ln102_656" [firmware/BDT.h:117]   --->   Operation 167 'or' 'or_ln117_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_515 = select i1 %or_ln117_463, i5 %select_ln117_514, i5 26" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_515' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.12ns)   --->   "%or_ln117_465 = or i1 %or_ln117_461, i1 %and_ln102_627" [firmware/BDT.h:117]   --->   Operation 169 'or' 'or_ln117_465' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_517)   --->   "%select_ln117_516 = select i1 %or_ln117_464, i5 %select_ln117_515, i5 27" [firmware/BDT.h:117]   --->   Operation 170 'select' 'select_ln117_516' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_519)   --->   "%or_ln117_466 = or i1 %or_ln117_465, i1 %and_ln102_657" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_517 = select i1 %or_ln117_465, i5 %select_ln117_516, i5 28" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_517' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.12ns)   --->   "%or_ln117_467 = or i1 %or_ln117_465, i1 %and_ln102_635" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_467' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_519)   --->   "%select_ln117_518 = select i1 %or_ln117_466, i5 %select_ln117_517, i5 29" [firmware/BDT.h:117]   --->   Operation 174 'select' 'select_ln117_518' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_468 = or i1 %or_ln117_467, i1 %and_ln102_659" [firmware/BDT.h:117]   --->   Operation 175 'or' 'or_ln117_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_519 = select i1 %or_ln117_467, i5 %select_ln117_518, i5 30" [firmware/BDT.h:117]   --->   Operation 176 'select' 'select_ln117_519' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_520 = select i1 %or_ln117_468, i5 %select_ln117_519, i5 31" [firmware/BDT.h:117]   --->   Operation 177 'select' 'select_ln117_520' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.65ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 141, i5 1, i12 4077, i5 2, i12 683, i5 3, i12 192, i5 4, i12 4075, i5 5, i12 3938, i5 6, i12 55, i5 7, i12 3981, i5 8, i12 289, i5 9, i12 3781, i5 10, i12 1064, i5 11, i12 4073, i5 12, i12 131, i5 13, i12 362, i5 14, i12 4071, i5 15, i12 108, i5 16, i12 3712, i5 17, i12 712, i5 18, i12 357, i5 19, i12 3520, i5 20, i12 88, i5 21, i12 376, i5 22, i12 3903, i5 23, i12 89, i5 24, i12 3533, i5 25, i12 2417, i5 26, i12 3415, i5 27, i12 311, i5 28, i12 4010, i5 29, i12 237, i5 30, i12 3457, i5 31, i12 413, i12 0, i5 %select_ln117_520" [firmware/BDT.h:118]   --->   Operation 178 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.65> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 179 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.596ns
The critical path consists of the following:
	wire read operation ('x_33_val_read', firmware/BDT.h:86) on port 'x_33_val' (firmware/BDT.h:86) [34]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_507', firmware/BDT.h:86) [49]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [80]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_624', firmware/BDT.h:102) [86]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_628', firmware/BDT.h:102) [98]  (0.122 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [140]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_492', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_493', firmware/BDT.h:117) [145]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_494', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_495', firmware/BDT.h:117) [149]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_496', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_497', firmware/BDT.h:117) [153]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_498', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_499', firmware/BDT.h:117) [157]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_500', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_501', firmware/BDT.h:117) [161]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_502', firmware/BDT.h:117) [163]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_503', firmware/BDT.h:117) [165]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_504', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_505', firmware/BDT.h:117) [169]  (0.351 ns)

 <State 2>: 3.210ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [79]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_623', firmware/BDT.h:102) [83]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_626', firmware/BDT.h:102) [92]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_632', firmware/BDT.h:102) [106]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_455', firmware/BDT.h:117) [170]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_507', firmware/BDT.h:117) [173]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_508', firmware/BDT.h:117) [175]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_509', firmware/BDT.h:117) [177]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_510', firmware/BDT.h:117) [179]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_511', firmware/BDT.h:117) [181]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_512', firmware/BDT.h:117) [183]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_513', firmware/BDT.h:117) [185]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_514', firmware/BDT.h:117) [187]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_515', firmware/BDT.h:117) [189]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_516', firmware/BDT.h:117) [191]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_517', firmware/BDT.h:117) [193]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_518', firmware/BDT.h:117) [195]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_519', firmware/BDT.h:117) [197]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_520', firmware/BDT.h:117) [198]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [199]  (0.654 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
