

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_s'
================================================================
* Date:           Thu Feb  6 04:43:47 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.735 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       10|       10| 50.000 ns | 50.000 ns |    9|    9| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 9, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %weights_offset"   --->   Operation 12 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_offset"   --->   Operation 13 'read' 'data_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_offset_cast37 = zext i7 %weights_offset_read"   --->   Operation 14 'zext' 'weights_offset_cast37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_offset_cast = zext i7 %data_offset_read"   --->   Operation 15 'zext' 'data_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i16 %weights, i64, i64 %weights_offset_cast37" [firmware/nnet_utils/nnet_dense_latency.h:14]   --->   Operation 16 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i16 %data, i64, i64 %data_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 17 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.15ns)   --->   "%data_load = load i7 %data_addr"   --->   Operation 18 'load' 'data_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_1 : Operation 19 [2/2] (1.15ns)   --->   "%weights_load = load i8 %weights_addr" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'load' 'weights_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_1 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln42 = add i7, i7 %weights_offset_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'add' 'add_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i7 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weights_addr_1 = getelementptr i16 %weights, i64, i64 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'getelementptr' 'weights_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.15ns)   --->   "%weights_load_1 = load i8 %weights_addr_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'load' 'weights_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln38 = add i7, i7 %data_offset_read" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 24 'add' 'add_ln38' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i7 %add_ln38" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 25 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_addr_144 = getelementptr i16 %data, i64, i64 %zext_ln38" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 26 'getelementptr' 'data_addr_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.15ns)   --->   "%data_load_144 = load i7 %data_addr_144"   --->   Operation 27 'load' 'data_load_144' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>

State 2 <SV = 1> <Delay = 3.73>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%weights_offset_cast = zext i7 %weights_offset_read"   --->   Operation 28 'zext' 'weights_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.15ns)   --->   "%data_load = load i7 %data_addr"   --->   Operation 29 'load' 'data_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %data_load"   --->   Operation 30 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (1.15ns)   --->   "%weights_load = load i8 %weights_addr" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'load' 'weights_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %weights_load"   --->   Operation 32 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.94ns)   --->   "%mul_ln1118 = mul i32 %sext_ln1116, i32 %sext_ln1118"   --->   Operation 33 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118, i32"   --->   Operation 34 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i32 %mul_ln1118"   --->   Operation 35 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.59ns)   --->   "%icmp_ln718 = icmp_ne  i9 %trunc_ln718, i9"   --->   Operation 36 'icmp' 'icmp_ln718' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%Range2_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118, i32, i32"   --->   Operation 37 'partselect' 'Range2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.63ns)   --->   "%icmp_ln874 = icmp_eq  i5 %Range2_V, i5"   --->   Operation 38 'icmp' 'icmp_ln874' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%Range1_V = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118, i32, i32"   --->   Operation 39 'partselect' 'Range1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln874_1 = icmp_eq  i6 %Range1_V, i6"   --->   Operation 40 'icmp' 'icmp_ln874_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.61ns)   --->   "%icmp_ln768 = icmp_eq  i6 %Range1_V, i6"   --->   Operation 41 'icmp' 'icmp_ln768' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/2] (1.15ns)   --->   "%weights_load_1 = load i8 %weights_addr_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'load' 'weights_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i16 %weights_load_1"   --->   Operation 43 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.94ns)   --->   "%mul_ln1118_1079 = mul i32 %sext_ln1116, i32 %sext_ln1118_24"   --->   Operation 44 'mul' 'mul_ln1118_1079' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8740 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1079, i32"   --->   Operation 45 'bitselect' 'tmp_8740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln718_1079 = trunc i32 %mul_ln1118_1079"   --->   Operation 46 'trunc' 'trunc_ln718_1079' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.59ns)   --->   "%icmp_ln718_1 = icmp_ne  i9 %trunc_ln718_1079, i9"   --->   Operation 47 'icmp' 'icmp_ln718_1' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%Range2_V_0_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1079, i32, i32"   --->   Operation 48 'partselect' 'Range2_V_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.63ns)   --->   "%icmp_ln874_2 = icmp_eq  i5 %Range2_V_0_1, i5"   --->   Operation 49 'icmp' 'icmp_ln874_2' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%Range1_V_0_1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1079, i32, i32"   --->   Operation 50 'partselect' 'Range1_V_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.61ns)   --->   "%icmp_ln874_3 = icmp_eq  i6 %Range1_V_0_1, i6"   --->   Operation 51 'icmp' 'icmp_ln874_3' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.61ns)   --->   "%icmp_ln768_1 = icmp_eq  i6 %Range1_V_0_1, i6"   --->   Operation 52 'icmp' 'icmp_ln768_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln42_1 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i8 %add_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%weights_addr_2 = getelementptr i16 %weights, i64, i64 %zext_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'getelementptr' 'weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (1.15ns)   --->   "%weights_load_2 = load i8 %weights_addr_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'load' 'weights_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_2 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln42_2 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i8 %add_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%weights_addr_3 = getelementptr i16 %weights, i64, i64 %zext_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'getelementptr' 'weights_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.15ns)   --->   "%weights_load_3 = load i8 %weights_addr_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'load' 'weights_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_2 : Operation 61 [1/2] (1.15ns)   --->   "%data_load_144 = load i7 %data_addr_144"   --->   Operation 61 'load' 'data_load_144' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_2 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln38_1 = add i7, i7 %data_offset_read" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 62 'add' 'add_ln38_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i7 %add_ln38_1" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 63 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%data_addr_145 = getelementptr i16 %data, i64, i64 %zext_ln38_1" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 64 'getelementptr' 'data_addr_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (1.15ns)   --->   "%data_load_145 = load i7 %data_addr_145"   --->   Operation 65 'load' 'data_load_145' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>

State 3 <SV = 2> <Delay = 3.73>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118, i32, i32"   --->   Operation 66 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_8735 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118, i32"   --->   Operation 67 'bitselect' 'tmp_8735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_8736 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118, i32"   --->   Operation 68 'bitselect' 'tmp_8736' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_8737 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118, i32"   --->   Operation 69 'bitselect' 'tmp_8737' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %tmp_8735, i1 %icmp_ln718"   --->   Operation 70 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln412 = and i1 %or_ln412, i1 %tmp_8736"   --->   Operation 71 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 72 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415 = add i16 %trunc_ln7, i16 %zext_ln415"   --->   Operation 73 'add' 'add_ln415' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_8738 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415, i32"   --->   Operation 74 'bitselect' 'tmp_8738' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_8738, i1"   --->   Operation 75 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_8737, i1 %xor_ln416"   --->   Operation 76 'and' 'and_ln416' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln785)   --->   "%select_ln778 = select i1 %and_ln416, i1 %icmp_ln874_1, i1 %icmp_ln768"   --->   Operation 77 'select' 'select_ln778' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_8739 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118, i32"   --->   Operation 78 'bitselect' 'tmp_8739' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln780 = xor i1 %tmp_8739, i1"   --->   Operation 79 'xor' 'xor_ln780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln780 = and i1 %icmp_ln874, i1 %xor_ln780"   --->   Operation 80 'and' 'and_ln780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%select_ln780 = select i1 %and_ln416, i1 %and_ln780, i1 %icmp_ln874_1"   --->   Operation 81 'select' 'select_ln780' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln384)   --->   "%and_ln781 = and i1 %and_ln416, i1 %icmp_ln874_1"   --->   Operation 82 'and' 'and_ln781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln785)   --->   "%xor_ln785 = xor i1 %select_ln778, i1"   --->   Operation 83 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln785)   --->   "%or_ln785 = or i1 %tmp_8738, i1 %xor_ln785"   --->   Operation 84 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln785)   --->   "%xor_ln785_2135 = xor i1 %tmp, i1"   --->   Operation 85 'xor' 'xor_ln785_2135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785 = and i1 %or_ln785, i1 %xor_ln785_2135"   --->   Operation 86 'and' 'and_ln785' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %tmp_8738, i1 %select_ln780"   --->   Operation 87 'and' 'and_ln786' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln384)   --->   "%or_ln786 = or i1 %and_ln781, i1 %and_ln786"   --->   Operation 88 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln384)   --->   "%xor_ln786 = xor i1 %or_ln786, i1"   --->   Operation 89 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln384)   --->   "%and_ln786_2015 = and i1 %tmp, i1 %xor_ln786"   --->   Operation 90 'and' 'and_ln786_2015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1919)   --->   "%select_ln384 = select i1 %and_ln785, i16, i16"   --->   Operation 91 'select' 'select_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384 = or i1 %and_ln785, i1 %and_ln786_2015"   --->   Operation 92 'or' 'or_ln384' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1919 = select i1 %or_ln384, i16 %select_ln384, i16 %add_ln415"   --->   Operation 93 'select' 'select_ln384_1919' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1008)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1079, i32, i32"   --->   Operation 94 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1008)   --->   "%tmp_8741 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1079, i32"   --->   Operation 95 'bitselect' 'tmp_8741' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1008)   --->   "%tmp_8742 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1079, i32"   --->   Operation 96 'bitselect' 'tmp_8742' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_8743 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1079, i32"   --->   Operation 97 'bitselect' 'tmp_8743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1008)   --->   "%or_ln412_1151 = or i1 %tmp_8741, i1 %icmp_ln718_1"   --->   Operation 98 'or' 'or_ln412_1151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1008)   --->   "%and_ln412_1 = and i1 %or_ln412_1151, i1 %tmp_8742"   --->   Operation 99 'and' 'and_ln412_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1008)   --->   "%zext_ln415_1151 = zext i1 %and_ln412_1"   --->   Operation 100 'zext' 'zext_ln415_1151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1008 = add i16 %trunc_ln708_1, i16 %zext_ln415_1151"   --->   Operation 101 'add' 'add_ln415_1008' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_8744 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1008, i32"   --->   Operation 102 'bitselect' 'tmp_8744' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%xor_ln416_1079 = xor i1 %tmp_8744, i1"   --->   Operation 103 'xor' 'xor_ln416_1079' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_1 = and i1 %tmp_8743, i1 %xor_ln416_1079"   --->   Operation 104 'and' 'and_ln416_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_1)   --->   "%select_ln778_1 = select i1 %and_ln416_1, i1 %icmp_ln874_3, i1 %icmp_ln768_1"   --->   Operation 105 'select' 'select_ln778_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2016)   --->   "%tmp_8745 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1079, i32"   --->   Operation 106 'bitselect' 'tmp_8745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2016)   --->   "%xor_ln780_1007 = xor i1 %tmp_8745, i1"   --->   Operation 107 'xor' 'xor_ln780_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2016)   --->   "%and_ln780_1007 = and i1 %icmp_ln874_2, i1 %xor_ln780_1007"   --->   Operation 108 'and' 'and_ln780_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2016)   --->   "%select_ln780_1 = select i1 %and_ln416_1, i1 %and_ln780_1007, i1 %icmp_ln874_3"   --->   Operation 109 'select' 'select_ln780_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1007)   --->   "%and_ln781_1007 = and i1 %and_ln416_1, i1 %icmp_ln874_3"   --->   Operation 110 'and' 'and_ln781_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_1)   --->   "%xor_ln785_2136 = xor i1 %select_ln778_1, i1"   --->   Operation 111 'xor' 'xor_ln785_2136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_1)   --->   "%or_ln785_1078 = or i1 %tmp_8744, i1 %xor_ln785_2136"   --->   Operation 112 'or' 'or_ln785_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_1)   --->   "%xor_ln785_2137 = xor i1 %tmp_8740, i1"   --->   Operation 113 'xor' 'xor_ln785_2137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_1 = and i1 %or_ln785_1078, i1 %xor_ln785_2137"   --->   Operation 114 'and' 'and_ln785_1' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2016 = and i1 %tmp_8744, i1 %select_ln780_1"   --->   Operation 115 'and' 'and_ln786_2016' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1007)   --->   "%or_ln786_1007 = or i1 %and_ln781_1007, i1 %and_ln786_2016"   --->   Operation 116 'or' 'or_ln786_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1007)   --->   "%xor_ln786_1007 = xor i1 %or_ln786_1007, i1"   --->   Operation 117 'xor' 'xor_ln786_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1007)   --->   "%and_ln786_2017 = and i1 %tmp_8740, i1 %xor_ln786_1007"   --->   Operation 118 'and' 'and_ln786_2017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1921)   --->   "%select_ln384_1920 = select i1 %and_ln785_1, i16, i16"   --->   Operation 119 'select' 'select_ln384_1920' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1007 = or i1 %and_ln785_1, i1 %and_ln786_2017"   --->   Operation 120 'or' 'or_ln384_1007' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1921 = select i1 %or_ln384_1007, i16 %select_ln384_1920, i16 %add_ln415_1008"   --->   Operation 121 'select' 'select_ln384_1921' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/2] (1.15ns)   --->   "%weights_load_2 = load i8 %weights_addr_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'load' 'weights_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i16 %weights_load_2"   --->   Operation 123 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.94ns)   --->   "%mul_ln1118_1080 = mul i32 %sext_ln1116, i32 %sext_ln1118_25"   --->   Operation 124 'mul' 'mul_ln1118_1080' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_8746 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1080, i32"   --->   Operation 125 'bitselect' 'tmp_8746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln718_1080 = trunc i32 %mul_ln1118_1080"   --->   Operation 126 'trunc' 'trunc_ln718_1080' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.59ns)   --->   "%icmp_ln718_2 = icmp_ne  i9 %trunc_ln718_1080, i9"   --->   Operation 127 'icmp' 'icmp_ln718_2' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%Range2_V_0_2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1080, i32, i32"   --->   Operation 128 'partselect' 'Range2_V_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.63ns)   --->   "%icmp_ln874_4 = icmp_eq  i5 %Range2_V_0_2, i5"   --->   Operation 129 'icmp' 'icmp_ln874_4' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%Range1_V_0_2 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1080, i32, i32"   --->   Operation 130 'partselect' 'Range1_V_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.61ns)   --->   "%icmp_ln874_5 = icmp_eq  i6 %Range1_V_0_2, i6"   --->   Operation 131 'icmp' 'icmp_ln874_5' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.61ns)   --->   "%icmp_ln768_2 = icmp_eq  i6 %Range1_V_0_2, i6"   --->   Operation 132 'icmp' 'icmp_ln768_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/2] (1.15ns)   --->   "%weights_load_3 = load i8 %weights_addr_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'load' 'weights_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i16 %weights_load_3"   --->   Operation 134 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.94ns)   --->   "%mul_ln1118_1081 = mul i32 %sext_ln1116, i32 %sext_ln1118_26"   --->   Operation 135 'mul' 'mul_ln1118_1081' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_8752 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1081, i32"   --->   Operation 136 'bitselect' 'tmp_8752' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln718_1081 = trunc i32 %mul_ln1118_1081"   --->   Operation 137 'trunc' 'trunc_ln718_1081' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.59ns)   --->   "%icmp_ln718_3 = icmp_ne  i9 %trunc_ln718_1081, i9"   --->   Operation 138 'icmp' 'icmp_ln718_3' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%Range2_V_0_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1081, i32, i32"   --->   Operation 139 'partselect' 'Range2_V_0_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.63ns)   --->   "%icmp_ln874_6 = icmp_eq  i5 %Range2_V_0_3, i5"   --->   Operation 140 'icmp' 'icmp_ln874_6' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%Range1_V_0_3 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1081, i32, i32"   --->   Operation 141 'partselect' 'Range1_V_0_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.61ns)   --->   "%icmp_ln874_7 = icmp_eq  i6 %Range1_V_0_3, i6"   --->   Operation 142 'icmp' 'icmp_ln874_7' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.61ns)   --->   "%icmp_ln768_3 = icmp_eq  i6 %Range1_V_0_3, i6"   --->   Operation 143 'icmp' 'icmp_ln768_3' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.70ns)   --->   "%add_ln42_3 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'add' 'add_ln42_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i8 %add_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%weights_addr_4 = getelementptr i16 %weights, i64, i64 %zext_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'getelementptr' 'weights_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [2/2] (1.15ns)   --->   "%weights_load_4 = load i8 %weights_addr_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'load' 'weights_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_3 : Operation 148 [1/1] (0.70ns)   --->   "%add_ln42_4 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'add' 'add_ln42_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i8 %add_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%weights_addr_5 = getelementptr i16 %weights, i64, i64 %zext_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'getelementptr' 'weights_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [2/2] (1.15ns)   --->   "%weights_load_5 = load i8 %weights_addr_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'load' 'weights_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_3 : Operation 152 [1/2] (1.15ns)   --->   "%data_load_145 = load i7 %data_addr_145"   --->   Operation 152 'load' 'data_load_145' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>

State 4 <SV = 3> <Delay = 3.73>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1009)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1080, i32, i32"   --->   Operation 153 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1009)   --->   "%tmp_8747 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1080, i32"   --->   Operation 154 'bitselect' 'tmp_8747' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1009)   --->   "%tmp_8748 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1080, i32"   --->   Operation 155 'bitselect' 'tmp_8748' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%tmp_8749 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1080, i32"   --->   Operation 156 'bitselect' 'tmp_8749' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1009)   --->   "%or_ln412_1152 = or i1 %tmp_8747, i1 %icmp_ln718_2"   --->   Operation 157 'or' 'or_ln412_1152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1009)   --->   "%and_ln412_2 = and i1 %or_ln412_1152, i1 %tmp_8748"   --->   Operation 158 'and' 'and_ln412_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1009)   --->   "%zext_ln415_1152 = zext i1 %and_ln412_2"   --->   Operation 159 'zext' 'zext_ln415_1152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1009 = add i16 %trunc_ln708_2, i16 %zext_ln415_1152"   --->   Operation 160 'add' 'add_ln415_1009' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_8750 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1009, i32"   --->   Operation 161 'bitselect' 'tmp_8750' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%xor_ln416_1080 = xor i1 %tmp_8750, i1"   --->   Operation 162 'xor' 'xor_ln416_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_2 = and i1 %tmp_8749, i1 %xor_ln416_1080"   --->   Operation 163 'and' 'and_ln416_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_2)   --->   "%select_ln778_2 = select i1 %and_ln416_2, i1 %icmp_ln874_5, i1 %icmp_ln768_2"   --->   Operation 164 'select' 'select_ln778_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2018)   --->   "%tmp_8751 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1080, i32"   --->   Operation 165 'bitselect' 'tmp_8751' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2018)   --->   "%xor_ln780_1008 = xor i1 %tmp_8751, i1"   --->   Operation 166 'xor' 'xor_ln780_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2018)   --->   "%and_ln780_1008 = and i1 %icmp_ln874_4, i1 %xor_ln780_1008"   --->   Operation 167 'and' 'and_ln780_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2018)   --->   "%select_ln780_2 = select i1 %and_ln416_2, i1 %and_ln780_1008, i1 %icmp_ln874_5"   --->   Operation 168 'select' 'select_ln780_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1008)   --->   "%and_ln781_1008 = and i1 %and_ln416_2, i1 %icmp_ln874_5"   --->   Operation 169 'and' 'and_ln781_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_2)   --->   "%xor_ln785_2138 = xor i1 %select_ln778_2, i1"   --->   Operation 170 'xor' 'xor_ln785_2138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_2)   --->   "%or_ln785_1079 = or i1 %tmp_8750, i1 %xor_ln785_2138"   --->   Operation 171 'or' 'or_ln785_1079' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_2)   --->   "%xor_ln785_2139 = xor i1 %tmp_8746, i1"   --->   Operation 172 'xor' 'xor_ln785_2139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_2 = and i1 %or_ln785_1079, i1 %xor_ln785_2139"   --->   Operation 173 'and' 'and_ln785_2' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2018 = and i1 %tmp_8750, i1 %select_ln780_2"   --->   Operation 174 'and' 'and_ln786_2018' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1008)   --->   "%or_ln786_1008 = or i1 %and_ln781_1008, i1 %and_ln786_2018"   --->   Operation 175 'or' 'or_ln786_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1008)   --->   "%xor_ln786_1008 = xor i1 %or_ln786_1008, i1"   --->   Operation 176 'xor' 'xor_ln786_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1008)   --->   "%and_ln786_2019 = and i1 %tmp_8746, i1 %xor_ln786_1008"   --->   Operation 177 'and' 'and_ln786_2019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1923)   --->   "%select_ln384_1922 = select i1 %and_ln785_2, i16, i16"   --->   Operation 178 'select' 'select_ln384_1922' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1008 = or i1 %and_ln785_2, i1 %and_ln786_2019"   --->   Operation 179 'or' 'or_ln384_1008' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1923 = select i1 %or_ln384_1008, i16 %select_ln384_1922, i16 %add_ln415_1009"   --->   Operation 180 'select' 'select_ln384_1923' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1010)   --->   "%trunc_ln708_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1081, i32, i32"   --->   Operation 181 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1010)   --->   "%tmp_8753 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1081, i32"   --->   Operation 182 'bitselect' 'tmp_8753' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1010)   --->   "%tmp_8754 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1081, i32"   --->   Operation 183 'bitselect' 'tmp_8754' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%tmp_8755 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1081, i32"   --->   Operation 184 'bitselect' 'tmp_8755' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1010)   --->   "%or_ln412_1153 = or i1 %tmp_8753, i1 %icmp_ln718_3"   --->   Operation 185 'or' 'or_ln412_1153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1010)   --->   "%and_ln412_3 = and i1 %or_ln412_1153, i1 %tmp_8754"   --->   Operation 186 'and' 'and_ln412_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1010)   --->   "%zext_ln415_1153 = zext i1 %and_ln412_3"   --->   Operation 187 'zext' 'zext_ln415_1153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1010 = add i16 %trunc_ln708_3, i16 %zext_ln415_1153"   --->   Operation 188 'add' 'add_ln415_1010' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_8756 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1010, i32"   --->   Operation 189 'bitselect' 'tmp_8756' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%xor_ln416_1081 = xor i1 %tmp_8756, i1"   --->   Operation 190 'xor' 'xor_ln416_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_3 = and i1 %tmp_8755, i1 %xor_ln416_1081"   --->   Operation 191 'and' 'and_ln416_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_3)   --->   "%select_ln778_3 = select i1 %and_ln416_3, i1 %icmp_ln874_7, i1 %icmp_ln768_3"   --->   Operation 192 'select' 'select_ln778_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2020)   --->   "%tmp_8757 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1081, i32"   --->   Operation 193 'bitselect' 'tmp_8757' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2020)   --->   "%xor_ln780_1009 = xor i1 %tmp_8757, i1"   --->   Operation 194 'xor' 'xor_ln780_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2020)   --->   "%and_ln780_1009 = and i1 %icmp_ln874_6, i1 %xor_ln780_1009"   --->   Operation 195 'and' 'and_ln780_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2020)   --->   "%select_ln780_3 = select i1 %and_ln416_3, i1 %and_ln780_1009, i1 %icmp_ln874_7"   --->   Operation 196 'select' 'select_ln780_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1009)   --->   "%and_ln781_1009 = and i1 %and_ln416_3, i1 %icmp_ln874_7"   --->   Operation 197 'and' 'and_ln781_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_3)   --->   "%xor_ln785_2140 = xor i1 %select_ln778_3, i1"   --->   Operation 198 'xor' 'xor_ln785_2140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_3)   --->   "%or_ln785_1080 = or i1 %tmp_8756, i1 %xor_ln785_2140"   --->   Operation 199 'or' 'or_ln785_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_3)   --->   "%xor_ln785_2141 = xor i1 %tmp_8752, i1"   --->   Operation 200 'xor' 'xor_ln785_2141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_3 = and i1 %or_ln785_1080, i1 %xor_ln785_2141"   --->   Operation 201 'and' 'and_ln785_3' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2020 = and i1 %tmp_8756, i1 %select_ln780_3"   --->   Operation 202 'and' 'and_ln786_2020' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1009)   --->   "%or_ln786_1009 = or i1 %and_ln781_1009, i1 %and_ln786_2020"   --->   Operation 203 'or' 'or_ln786_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1009)   --->   "%xor_ln786_1009 = xor i1 %or_ln786_1009, i1"   --->   Operation 204 'xor' 'xor_ln786_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1009)   --->   "%and_ln786_2021 = and i1 %tmp_8752, i1 %xor_ln786_1009"   --->   Operation 205 'and' 'and_ln786_2021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1925)   --->   "%select_ln384_1924 = select i1 %and_ln785_3, i16, i16"   --->   Operation 206 'select' 'select_ln384_1924' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1009 = or i1 %and_ln785_3, i1 %and_ln786_2021"   --->   Operation 207 'or' 'or_ln384_1009' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1925 = select i1 %or_ln384_1009, i16 %select_ln384_1924, i16 %add_ln415_1010"   --->   Operation 208 'select' 'select_ln384_1925' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 209 [1/2] (1.15ns)   --->   "%weights_load_4 = load i8 %weights_addr_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'load' 'weights_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i16 %weights_load_4"   --->   Operation 210 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (1.94ns)   --->   "%mul_ln1118_1082 = mul i32 %sext_ln1116, i32 %sext_ln1118_27"   --->   Operation 211 'mul' 'mul_ln1118_1082' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_8758 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1082, i32"   --->   Operation 212 'bitselect' 'tmp_8758' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln718_1082 = trunc i32 %mul_ln1118_1082"   --->   Operation 213 'trunc' 'trunc_ln718_1082' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.59ns)   --->   "%icmp_ln718_4 = icmp_ne  i9 %trunc_ln718_1082, i9"   --->   Operation 214 'icmp' 'icmp_ln718_4' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%Range2_V_0_4 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1082, i32, i32"   --->   Operation 215 'partselect' 'Range2_V_0_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.63ns)   --->   "%icmp_ln874_8 = icmp_eq  i5 %Range2_V_0_4, i5"   --->   Operation 216 'icmp' 'icmp_ln874_8' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%Range1_V_0_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1082, i32, i32"   --->   Operation 217 'partselect' 'Range1_V_0_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.61ns)   --->   "%icmp_ln874_9 = icmp_eq  i6 %Range1_V_0_4, i6"   --->   Operation 218 'icmp' 'icmp_ln874_9' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.61ns)   --->   "%icmp_ln768_4 = icmp_eq  i6 %Range1_V_0_4, i6"   --->   Operation 219 'icmp' 'icmp_ln768_4' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/2] (1.15ns)   --->   "%weights_load_5 = load i8 %weights_addr_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'load' 'weights_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i16 %weights_load_5"   --->   Operation 221 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (1.94ns)   --->   "%mul_ln1118_1083 = mul i32 %sext_ln1116, i32 %sext_ln1118_28"   --->   Operation 222 'mul' 'mul_ln1118_1083' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_8764 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1083, i32"   --->   Operation 223 'bitselect' 'tmp_8764' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln718_1083 = trunc i32 %mul_ln1118_1083"   --->   Operation 224 'trunc' 'trunc_ln718_1083' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.59ns)   --->   "%icmp_ln718_5 = icmp_ne  i9 %trunc_ln718_1083, i9"   --->   Operation 225 'icmp' 'icmp_ln718_5' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%Range2_V_0_5 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1083, i32, i32"   --->   Operation 226 'partselect' 'Range2_V_0_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.63ns)   --->   "%icmp_ln874_10 = icmp_eq  i5 %Range2_V_0_5, i5"   --->   Operation 227 'icmp' 'icmp_ln874_10' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%Range1_V_0_5 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1083, i32, i32"   --->   Operation 228 'partselect' 'Range1_V_0_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.61ns)   --->   "%icmp_ln874_11 = icmp_eq  i6 %Range1_V_0_5, i6"   --->   Operation 229 'icmp' 'icmp_ln874_11' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.61ns)   --->   "%icmp_ln768_5 = icmp_eq  i6 %Range1_V_0_5, i6"   --->   Operation 230 'icmp' 'icmp_ln768_5' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.70ns)   --->   "%add_ln42_5 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'add' 'add_ln42_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i8 %add_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%weights_addr_6 = getelementptr i16 %weights, i64, i64 %zext_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'getelementptr' 'weights_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [2/2] (1.15ns)   --->   "%weights_load_6 = load i8 %weights_addr_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'load' 'weights_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 235 [1/1] (0.70ns)   --->   "%add_ln42_6 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'add' 'add_ln42_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i8 %add_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%weights_addr_7 = getelementptr i16 %weights, i64, i64 %zext_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'getelementptr' 'weights_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [2/2] (1.15ns)   --->   "%weights_load_7 = load i8 %weights_addr_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'load' 'weights_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 5 <SV = 4> <Delay = 3.73>
ST_5 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1011)   --->   "%trunc_ln708_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1082, i32, i32"   --->   Operation 239 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1011)   --->   "%tmp_8759 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1082, i32"   --->   Operation 240 'bitselect' 'tmp_8759' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1011)   --->   "%tmp_8760 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1082, i32"   --->   Operation 241 'bitselect' 'tmp_8760' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%tmp_8761 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1082, i32"   --->   Operation 242 'bitselect' 'tmp_8761' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1011)   --->   "%or_ln412_1154 = or i1 %tmp_8759, i1 %icmp_ln718_4"   --->   Operation 243 'or' 'or_ln412_1154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1011)   --->   "%and_ln412_4 = and i1 %or_ln412_1154, i1 %tmp_8760"   --->   Operation 244 'and' 'and_ln412_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1011)   --->   "%zext_ln415_1154 = zext i1 %and_ln412_4"   --->   Operation 245 'zext' 'zext_ln415_1154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1011 = add i16 %trunc_ln708_4, i16 %zext_ln415_1154"   --->   Operation 246 'add' 'add_ln415_1011' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_8762 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1011, i32"   --->   Operation 247 'bitselect' 'tmp_8762' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%xor_ln416_1082 = xor i1 %tmp_8762, i1"   --->   Operation 248 'xor' 'xor_ln416_1082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_4 = and i1 %tmp_8761, i1 %xor_ln416_1082"   --->   Operation 249 'and' 'and_ln416_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_4)   --->   "%select_ln778_4 = select i1 %and_ln416_4, i1 %icmp_ln874_9, i1 %icmp_ln768_4"   --->   Operation 250 'select' 'select_ln778_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2022)   --->   "%tmp_8763 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1082, i32"   --->   Operation 251 'bitselect' 'tmp_8763' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2022)   --->   "%xor_ln780_1010 = xor i1 %tmp_8763, i1"   --->   Operation 252 'xor' 'xor_ln780_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2022)   --->   "%and_ln780_1010 = and i1 %icmp_ln874_8, i1 %xor_ln780_1010"   --->   Operation 253 'and' 'and_ln780_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2022)   --->   "%select_ln780_4 = select i1 %and_ln416_4, i1 %and_ln780_1010, i1 %icmp_ln874_9"   --->   Operation 254 'select' 'select_ln780_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1010)   --->   "%and_ln781_1010 = and i1 %and_ln416_4, i1 %icmp_ln874_9"   --->   Operation 255 'and' 'and_ln781_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_4)   --->   "%xor_ln785_2142 = xor i1 %select_ln778_4, i1"   --->   Operation 256 'xor' 'xor_ln785_2142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_4)   --->   "%or_ln785_1081 = or i1 %tmp_8762, i1 %xor_ln785_2142"   --->   Operation 257 'or' 'or_ln785_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_4)   --->   "%xor_ln785_2143 = xor i1 %tmp_8758, i1"   --->   Operation 258 'xor' 'xor_ln785_2143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_4 = and i1 %or_ln785_1081, i1 %xor_ln785_2143"   --->   Operation 259 'and' 'and_ln785_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2022 = and i1 %tmp_8762, i1 %select_ln780_4"   --->   Operation 260 'and' 'and_ln786_2022' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1010)   --->   "%or_ln786_1010 = or i1 %and_ln781_1010, i1 %and_ln786_2022"   --->   Operation 261 'or' 'or_ln786_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1010)   --->   "%xor_ln786_1010 = xor i1 %or_ln786_1010, i1"   --->   Operation 262 'xor' 'xor_ln786_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1010)   --->   "%and_ln786_2023 = and i1 %tmp_8758, i1 %xor_ln786_1010"   --->   Operation 263 'and' 'and_ln786_2023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1927)   --->   "%select_ln384_1926 = select i1 %and_ln785_4, i16, i16"   --->   Operation 264 'select' 'select_ln384_1926' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1010 = or i1 %and_ln785_4, i1 %and_ln786_2023"   --->   Operation 265 'or' 'or_ln384_1010' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1927 = select i1 %or_ln384_1010, i16 %select_ln384_1926, i16 %add_ln415_1011"   --->   Operation 266 'select' 'select_ln384_1927' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1012)   --->   "%trunc_ln708_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1083, i32, i32"   --->   Operation 267 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1012)   --->   "%tmp_8765 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1083, i32"   --->   Operation 268 'bitselect' 'tmp_8765' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1012)   --->   "%tmp_8766 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1083, i32"   --->   Operation 269 'bitselect' 'tmp_8766' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%tmp_8767 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1083, i32"   --->   Operation 270 'bitselect' 'tmp_8767' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1012)   --->   "%or_ln412_1155 = or i1 %tmp_8765, i1 %icmp_ln718_5"   --->   Operation 271 'or' 'or_ln412_1155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1012)   --->   "%and_ln412_5 = and i1 %or_ln412_1155, i1 %tmp_8766"   --->   Operation 272 'and' 'and_ln412_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1012)   --->   "%zext_ln415_1155 = zext i1 %and_ln412_5"   --->   Operation 273 'zext' 'zext_ln415_1155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1012 = add i16 %trunc_ln708_5, i16 %zext_ln415_1155"   --->   Operation 274 'add' 'add_ln415_1012' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_8768 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1012, i32"   --->   Operation 275 'bitselect' 'tmp_8768' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%xor_ln416_1083 = xor i1 %tmp_8768, i1"   --->   Operation 276 'xor' 'xor_ln416_1083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_5 = and i1 %tmp_8767, i1 %xor_ln416_1083"   --->   Operation 277 'and' 'and_ln416_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_5)   --->   "%select_ln778_5 = select i1 %and_ln416_5, i1 %icmp_ln874_11, i1 %icmp_ln768_5"   --->   Operation 278 'select' 'select_ln778_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2024)   --->   "%tmp_8769 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1083, i32"   --->   Operation 279 'bitselect' 'tmp_8769' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2024)   --->   "%xor_ln780_1011 = xor i1 %tmp_8769, i1"   --->   Operation 280 'xor' 'xor_ln780_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2024)   --->   "%and_ln780_1011 = and i1 %icmp_ln874_10, i1 %xor_ln780_1011"   --->   Operation 281 'and' 'and_ln780_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2024)   --->   "%select_ln780_5 = select i1 %and_ln416_5, i1 %and_ln780_1011, i1 %icmp_ln874_11"   --->   Operation 282 'select' 'select_ln780_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1011)   --->   "%and_ln781_1011 = and i1 %and_ln416_5, i1 %icmp_ln874_11"   --->   Operation 283 'and' 'and_ln781_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_5)   --->   "%xor_ln785_2144 = xor i1 %select_ln778_5, i1"   --->   Operation 284 'xor' 'xor_ln785_2144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_5)   --->   "%or_ln785_1082 = or i1 %tmp_8768, i1 %xor_ln785_2144"   --->   Operation 285 'or' 'or_ln785_1082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_5)   --->   "%xor_ln785_2145 = xor i1 %tmp_8764, i1"   --->   Operation 286 'xor' 'xor_ln785_2145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_5 = and i1 %or_ln785_1082, i1 %xor_ln785_2145"   --->   Operation 287 'and' 'and_ln785_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2024 = and i1 %tmp_8768, i1 %select_ln780_5"   --->   Operation 288 'and' 'and_ln786_2024' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1011)   --->   "%or_ln786_1011 = or i1 %and_ln781_1011, i1 %and_ln786_2024"   --->   Operation 289 'or' 'or_ln786_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1011)   --->   "%xor_ln786_1011 = xor i1 %or_ln786_1011, i1"   --->   Operation 290 'xor' 'xor_ln786_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1011)   --->   "%and_ln786_2025 = and i1 %tmp_8764, i1 %xor_ln786_1011"   --->   Operation 291 'and' 'and_ln786_2025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1929)   --->   "%select_ln384_1928 = select i1 %and_ln785_5, i16, i16"   --->   Operation 292 'select' 'select_ln384_1928' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1011 = or i1 %and_ln785_5, i1 %and_ln786_2025"   --->   Operation 293 'or' 'or_ln384_1011' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1929 = select i1 %or_ln384_1011, i16 %select_ln384_1928, i16 %add_ln415_1012"   --->   Operation 294 'select' 'select_ln384_1929' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i16 %data_load_144"   --->   Operation 295 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/2] (1.15ns)   --->   "%weights_load_6 = load i8 %weights_addr_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'load' 'weights_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i16 %weights_load_6"   --->   Operation 297 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (1.94ns)   --->   "%mul_ln1118_1084 = mul i32 %sext_ln1116_1, i32 %sext_ln1118_29"   --->   Operation 298 'mul' 'mul_ln1118_1084' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_8770 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1084, i32"   --->   Operation 299 'bitselect' 'tmp_8770' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln718_1084 = trunc i32 %mul_ln1118_1084"   --->   Operation 300 'trunc' 'trunc_ln718_1084' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.59ns)   --->   "%icmp_ln718_6 = icmp_ne  i9 %trunc_ln718_1084, i9"   --->   Operation 301 'icmp' 'icmp_ln718_6' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%Range2_V_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1084, i32, i32"   --->   Operation 302 'partselect' 'Range2_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.63ns)   --->   "%icmp_ln874_12 = icmp_eq  i5 %Range2_V_1, i5"   --->   Operation 303 'icmp' 'icmp_ln874_12' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%Range1_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1084, i32, i32"   --->   Operation 304 'partselect' 'Range1_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.61ns)   --->   "%icmp_ln874_13 = icmp_eq  i6 %Range1_V_1, i6"   --->   Operation 305 'icmp' 'icmp_ln874_13' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.61ns)   --->   "%icmp_ln768_6 = icmp_eq  i6 %Range1_V_1, i6"   --->   Operation 306 'icmp' 'icmp_ln768_6' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 307 [1/2] (1.15ns)   --->   "%weights_load_7 = load i8 %weights_addr_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'load' 'weights_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i16 %weights_load_7"   --->   Operation 308 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (1.94ns)   --->   "%mul_ln1118_1085 = mul i32 %sext_ln1116_1, i32 %sext_ln1118_30"   --->   Operation 309 'mul' 'mul_ln1118_1085' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_8776 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1085, i32"   --->   Operation 310 'bitselect' 'tmp_8776' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln718_1085 = trunc i32 %mul_ln1118_1085"   --->   Operation 311 'trunc' 'trunc_ln718_1085' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.59ns)   --->   "%icmp_ln718_7 = icmp_ne  i9 %trunc_ln718_1085, i9"   --->   Operation 312 'icmp' 'icmp_ln718_7' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%Range2_V_1_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1085, i32, i32"   --->   Operation 313 'partselect' 'Range2_V_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.63ns)   --->   "%icmp_ln874_14 = icmp_eq  i5 %Range2_V_1_1, i5"   --->   Operation 314 'icmp' 'icmp_ln874_14' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%Range1_V_1_1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1085, i32, i32"   --->   Operation 315 'partselect' 'Range1_V_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.61ns)   --->   "%icmp_ln874_15 = icmp_eq  i6 %Range1_V_1_1, i6"   --->   Operation 316 'icmp' 'icmp_ln874_15' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.61ns)   --->   "%icmp_ln768_7 = icmp_eq  i6 %Range1_V_1_1, i6"   --->   Operation 317 'icmp' 'icmp_ln768_7' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (0.70ns)   --->   "%add_ln42_7 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'add' 'add_ln42_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln42_7 = zext i8 %add_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'zext' 'zext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%weights_addr_8 = getelementptr i16 %weights, i64, i64 %zext_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'getelementptr' 'weights_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [2/2] (1.15ns)   --->   "%weights_load_8 = load i8 %weights_addr_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'load' 'weights_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 322 [1/1] (0.70ns)   --->   "%add_ln42_8 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'add' 'add_ln42_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln42_8 = zext i8 %add_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'zext' 'zext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%weights_addr_9 = getelementptr i16 %weights, i64, i64 %zext_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'getelementptr' 'weights_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 325 [2/2] (1.15ns)   --->   "%weights_load_9 = load i8 %weights_addr_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'load' 'weights_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 6 <SV = 5> <Delay = 3.73>
ST_6 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1013)   --->   "%trunc_ln708_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1084, i32, i32"   --->   Operation 326 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1013)   --->   "%tmp_8771 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1084, i32"   --->   Operation 327 'bitselect' 'tmp_8771' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1013)   --->   "%tmp_8772 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1084, i32"   --->   Operation 328 'bitselect' 'tmp_8772' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%tmp_8773 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1084, i32"   --->   Operation 329 'bitselect' 'tmp_8773' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1013)   --->   "%or_ln412_1156 = or i1 %tmp_8771, i1 %icmp_ln718_6"   --->   Operation 330 'or' 'or_ln412_1156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1013)   --->   "%and_ln412_6 = and i1 %or_ln412_1156, i1 %tmp_8772"   --->   Operation 331 'and' 'and_ln412_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1013)   --->   "%zext_ln415_1156 = zext i1 %and_ln412_6"   --->   Operation 332 'zext' 'zext_ln415_1156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1013 = add i16 %trunc_ln708_6, i16 %zext_ln415_1156"   --->   Operation 333 'add' 'add_ln415_1013' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_8774 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1013, i32"   --->   Operation 334 'bitselect' 'tmp_8774' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%xor_ln416_1084 = xor i1 %tmp_8774, i1"   --->   Operation 335 'xor' 'xor_ln416_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_6 = and i1 %tmp_8773, i1 %xor_ln416_1084"   --->   Operation 336 'and' 'and_ln416_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_6)   --->   "%select_ln778_6 = select i1 %and_ln416_6, i1 %icmp_ln874_13, i1 %icmp_ln768_6"   --->   Operation 337 'select' 'select_ln778_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2026)   --->   "%tmp_8775 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1084, i32"   --->   Operation 338 'bitselect' 'tmp_8775' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2026)   --->   "%xor_ln780_1012 = xor i1 %tmp_8775, i1"   --->   Operation 339 'xor' 'xor_ln780_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2026)   --->   "%and_ln780_1012 = and i1 %icmp_ln874_12, i1 %xor_ln780_1012"   --->   Operation 340 'and' 'and_ln780_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2026)   --->   "%select_ln780_6 = select i1 %and_ln416_6, i1 %and_ln780_1012, i1 %icmp_ln874_13"   --->   Operation 341 'select' 'select_ln780_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1012)   --->   "%and_ln781_1012 = and i1 %and_ln416_6, i1 %icmp_ln874_13"   --->   Operation 342 'and' 'and_ln781_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_6)   --->   "%xor_ln785_2146 = xor i1 %select_ln778_6, i1"   --->   Operation 343 'xor' 'xor_ln785_2146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_6)   --->   "%or_ln785_1083 = or i1 %tmp_8774, i1 %xor_ln785_2146"   --->   Operation 344 'or' 'or_ln785_1083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_6)   --->   "%xor_ln785_2147 = xor i1 %tmp_8770, i1"   --->   Operation 345 'xor' 'xor_ln785_2147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_6 = and i1 %or_ln785_1083, i1 %xor_ln785_2147"   --->   Operation 346 'and' 'and_ln785_6' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2026 = and i1 %tmp_8774, i1 %select_ln780_6"   --->   Operation 347 'and' 'and_ln786_2026' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1012)   --->   "%or_ln786_1012 = or i1 %and_ln781_1012, i1 %and_ln786_2026"   --->   Operation 348 'or' 'or_ln786_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1012)   --->   "%xor_ln786_1012 = xor i1 %or_ln786_1012, i1"   --->   Operation 349 'xor' 'xor_ln786_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1012)   --->   "%and_ln786_2027 = and i1 %tmp_8770, i1 %xor_ln786_1012"   --->   Operation 350 'and' 'and_ln786_2027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1931)   --->   "%select_ln384_1930 = select i1 %and_ln785_6, i16, i16"   --->   Operation 351 'select' 'select_ln384_1930' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 352 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1012 = or i1 %and_ln785_6, i1 %and_ln786_2027"   --->   Operation 352 'or' 'or_ln384_1012' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 353 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1931 = select i1 %or_ln384_1012, i16 %select_ln384_1930, i16 %add_ln415_1013"   --->   Operation 353 'select' 'select_ln384_1931' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1014)   --->   "%trunc_ln708_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1085, i32, i32"   --->   Operation 354 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1014)   --->   "%tmp_8777 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1085, i32"   --->   Operation 355 'bitselect' 'tmp_8777' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1014)   --->   "%tmp_8778 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1085, i32"   --->   Operation 356 'bitselect' 'tmp_8778' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%tmp_8779 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1085, i32"   --->   Operation 357 'bitselect' 'tmp_8779' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1014)   --->   "%or_ln412_1157 = or i1 %tmp_8777, i1 %icmp_ln718_7"   --->   Operation 358 'or' 'or_ln412_1157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1014)   --->   "%and_ln412_7 = and i1 %or_ln412_1157, i1 %tmp_8778"   --->   Operation 359 'and' 'and_ln412_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1014)   --->   "%zext_ln415_1157 = zext i1 %and_ln412_7"   --->   Operation 360 'zext' 'zext_ln415_1157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1014 = add i16 %trunc_ln708_7, i16 %zext_ln415_1157"   --->   Operation 361 'add' 'add_ln415_1014' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_8780 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1014, i32"   --->   Operation 362 'bitselect' 'tmp_8780' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%xor_ln416_1085 = xor i1 %tmp_8780, i1"   --->   Operation 363 'xor' 'xor_ln416_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 364 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_7 = and i1 %tmp_8779, i1 %xor_ln416_1085"   --->   Operation 364 'and' 'and_ln416_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_7)   --->   "%select_ln778_7 = select i1 %and_ln416_7, i1 %icmp_ln874_15, i1 %icmp_ln768_7"   --->   Operation 365 'select' 'select_ln778_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2028)   --->   "%tmp_8781 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1085, i32"   --->   Operation 366 'bitselect' 'tmp_8781' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2028)   --->   "%xor_ln780_1013 = xor i1 %tmp_8781, i1"   --->   Operation 367 'xor' 'xor_ln780_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2028)   --->   "%and_ln780_1013 = and i1 %icmp_ln874_14, i1 %xor_ln780_1013"   --->   Operation 368 'and' 'and_ln780_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2028)   --->   "%select_ln780_7 = select i1 %and_ln416_7, i1 %and_ln780_1013, i1 %icmp_ln874_15"   --->   Operation 369 'select' 'select_ln780_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1013)   --->   "%and_ln781_1013 = and i1 %and_ln416_7, i1 %icmp_ln874_15"   --->   Operation 370 'and' 'and_ln781_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_7)   --->   "%xor_ln785_2148 = xor i1 %select_ln778_7, i1"   --->   Operation 371 'xor' 'xor_ln785_2148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_7)   --->   "%or_ln785_1084 = or i1 %tmp_8780, i1 %xor_ln785_2148"   --->   Operation 372 'or' 'or_ln785_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_7)   --->   "%xor_ln785_2149 = xor i1 %tmp_8776, i1"   --->   Operation 373 'xor' 'xor_ln785_2149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 374 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_7 = and i1 %or_ln785_1084, i1 %xor_ln785_2149"   --->   Operation 374 'and' 'and_ln785_7' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 375 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2028 = and i1 %tmp_8780, i1 %select_ln780_7"   --->   Operation 375 'and' 'and_ln786_2028' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1013)   --->   "%or_ln786_1013 = or i1 %and_ln781_1013, i1 %and_ln786_2028"   --->   Operation 376 'or' 'or_ln786_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1013)   --->   "%xor_ln786_1013 = xor i1 %or_ln786_1013, i1"   --->   Operation 377 'xor' 'xor_ln786_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1013)   --->   "%and_ln786_2029 = and i1 %tmp_8776, i1 %xor_ln786_1013"   --->   Operation 378 'and' 'and_ln786_2029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1933)   --->   "%select_ln384_1932 = select i1 %and_ln785_7, i16, i16"   --->   Operation 379 'select' 'select_ln384_1932' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 380 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1013 = or i1 %and_ln785_7, i1 %and_ln786_2029"   --->   Operation 380 'or' 'or_ln384_1013' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 381 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1933 = select i1 %or_ln384_1013, i16 %select_ln384_1932, i16 %add_ln415_1014"   --->   Operation 381 'select' 'select_ln384_1933' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 382 [1/2] (1.15ns)   --->   "%weights_load_8 = load i8 %weights_addr_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'load' 'weights_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i16 %weights_load_8"   --->   Operation 383 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (1.94ns)   --->   "%mul_ln1118_1086 = mul i32 %sext_ln1116_1, i32 %sext_ln1118_31"   --->   Operation 384 'mul' 'mul_ln1118_1086' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_8782 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1086, i32"   --->   Operation 385 'bitselect' 'tmp_8782' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln718_1086 = trunc i32 %mul_ln1118_1086"   --->   Operation 386 'trunc' 'trunc_ln718_1086' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (0.59ns)   --->   "%icmp_ln718_8 = icmp_ne  i9 %trunc_ln718_1086, i9"   --->   Operation 387 'icmp' 'icmp_ln718_8' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%Range2_V_1_2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1086, i32, i32"   --->   Operation 388 'partselect' 'Range2_V_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 389 [1/1] (0.63ns)   --->   "%icmp_ln874_16 = icmp_eq  i5 %Range2_V_1_2, i5"   --->   Operation 389 'icmp' 'icmp_ln874_16' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%Range1_V_1_2 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1086, i32, i32"   --->   Operation 390 'partselect' 'Range1_V_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (0.61ns)   --->   "%icmp_ln874_17 = icmp_eq  i6 %Range1_V_1_2, i6"   --->   Operation 391 'icmp' 'icmp_ln874_17' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 392 [1/1] (0.61ns)   --->   "%icmp_ln768_8 = icmp_eq  i6 %Range1_V_1_2, i6"   --->   Operation 392 'icmp' 'icmp_ln768_8' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 393 [1/2] (1.15ns)   --->   "%weights_load_9 = load i8 %weights_addr_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'load' 'weights_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i16 %weights_load_9"   --->   Operation 394 'sext' 'sext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (1.94ns)   --->   "%mul_ln1118_1087 = mul i32 %sext_ln1116_1, i32 %sext_ln1118_32"   --->   Operation 395 'mul' 'mul_ln1118_1087' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_8788 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1087, i32"   --->   Operation 396 'bitselect' 'tmp_8788' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln718_1087 = trunc i32 %mul_ln1118_1087"   --->   Operation 397 'trunc' 'trunc_ln718_1087' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.59ns)   --->   "%icmp_ln718_9 = icmp_ne  i9 %trunc_ln718_1087, i9"   --->   Operation 398 'icmp' 'icmp_ln718_9' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%Range2_V_1_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1087, i32, i32"   --->   Operation 399 'partselect' 'Range2_V_1_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.63ns)   --->   "%icmp_ln874_18 = icmp_eq  i5 %Range2_V_1_3, i5"   --->   Operation 400 'icmp' 'icmp_ln874_18' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%Range1_V_1_3 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1087, i32, i32"   --->   Operation 401 'partselect' 'Range1_V_1_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.61ns)   --->   "%icmp_ln874_19 = icmp_eq  i6 %Range1_V_1_3, i6"   --->   Operation 402 'icmp' 'icmp_ln874_19' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 403 [1/1] (0.61ns)   --->   "%icmp_ln768_9 = icmp_eq  i6 %Range1_V_1_3, i6"   --->   Operation 403 'icmp' 'icmp_ln768_9' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 404 [1/1] (0.70ns)   --->   "%add_ln42_9 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'add' 'add_ln42_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln42_9 = zext i8 %add_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'zext' 'zext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%weights_addr_10 = getelementptr i16 %weights, i64, i64 %zext_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'getelementptr' 'weights_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 407 [2/2] (1.15ns)   --->   "%weights_load_10 = load i8 %weights_addr_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'load' 'weights_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 408 [1/1] (0.70ns)   --->   "%add_ln42_10 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'add' 'add_ln42_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln42_10 = zext i8 %add_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'zext' 'zext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%weights_addr_11 = getelementptr i16 %weights, i64, i64 %zext_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'getelementptr' 'weights_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 411 [2/2] (1.15ns)   --->   "%weights_load_11 = load i8 %weights_addr_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'load' 'weights_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %select_ln384_1919"   --->   Operation 412 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln703_815 = sext i16 %select_ln384_1931"   --->   Operation 413 'sext' 'sext_ln703_815' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (0.78ns)   --->   "%add_ln1192 = add i17 %sext_ln703_815, i17 %sext_ln703"   --->   Operation 414 'add' 'add_ln1192' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_8842 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192, i32"   --->   Operation 415 'bitselect' 'tmp_8842' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (0.78ns)   --->   "%add_ln703 = add i16 %select_ln384_1919, i16 %select_ln384_1931"   --->   Operation 416 'add' 'add_ln703' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_8843 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703, i32"   --->   Operation 417 'bitselect' 'tmp_8843' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%xor_ln785_2170 = xor i1 %tmp_8842, i1"   --->   Operation 418 'xor' 'xor_ln785_2170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%and_ln785_18 = and i1 %tmp_8843, i1 %xor_ln785_2170"   --->   Operation 419 'and' 'and_ln785_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786_1024 = xor i1 %tmp_8843, i1"   --->   Operation 420 'xor' 'xor_ln786_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786_2050 = and i1 %tmp_8842, i1 %xor_ln786_1024"   --->   Operation 421 'and' 'and_ln786_2050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 422 [1/1] (0.12ns)   --->   "%xor_ln340 = xor i1 %tmp_8842, i1 %tmp_8843"   --->   Operation 422 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%xor_ln340_48 = xor i1 %xor_ln340, i1"   --->   Operation 423 'xor' 'xor_ln340_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%or_ln340 = or i1 %and_ln785_18, i1 %xor_ln340_48"   --->   Operation 424 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%select_ln340 = select i1 %xor_ln340, i16, i16 %add_ln703"   --->   Operation 425 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 426 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786_2050, i16, i16 %add_ln703"   --->   Operation 426 'select' 'select_ln388' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 427 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_130 = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388"   --->   Operation 427 'select' 'select_ln340_130' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln703_816 = sext i16 %select_ln384_1921"   --->   Operation 428 'sext' 'sext_ln703_816' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln703_817 = sext i16 %select_ln384_1933"   --->   Operation 429 'sext' 'sext_ln703_817' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.78ns)   --->   "%add_ln1192_1 = add i17 %sext_ln703_817, i17 %sext_ln703_816"   --->   Operation 430 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_8844 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_1, i32"   --->   Operation 431 'bitselect' 'tmp_8844' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (0.78ns)   --->   "%add_ln703_1 = add i16 %select_ln384_1921, i16 %select_ln384_1933"   --->   Operation 432 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_8845 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_1, i32"   --->   Operation 433 'bitselect' 'tmp_8845' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%xor_ln785_2171 = xor i1 %tmp_8844, i1"   --->   Operation 434 'xor' 'xor_ln785_2171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%and_ln785_19 = and i1 %tmp_8845, i1 %xor_ln785_2171"   --->   Operation 435 'and' 'and_ln785_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1025 = xor i1 %tmp_8845, i1"   --->   Operation 436 'xor' 'xor_ln786_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_2051 = and i1 %tmp_8844, i1 %xor_ln786_1025"   --->   Operation 437 'and' 'and_ln786_2051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 438 [1/1] (0.12ns)   --->   "%xor_ln340_49 = xor i1 %tmp_8844, i1 %tmp_8845"   --->   Operation 438 'xor' 'xor_ln340_49' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%xor_ln340_50 = xor i1 %xor_ln340_49, i1"   --->   Operation 439 'xor' 'xor_ln340_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%or_ln340_1 = or i1 %and_ln785_19, i1 %xor_ln340_50"   --->   Operation 440 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%select_ln340_119 = select i1 %xor_ln340_49, i16, i16 %add_ln703_1"   --->   Operation 441 'select' 'select_ln340_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 442 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_2051, i16, i16 %add_ln703_1"   --->   Operation 442 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 443 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_131 = select i1 %or_ln340_1, i16 %select_ln340_119, i16 %select_ln388_1"   --->   Operation 443 'select' 'select_ln340_131' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.73>
ST_7 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1015)   --->   "%trunc_ln708_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1086, i32, i32"   --->   Operation 444 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1015)   --->   "%tmp_8783 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1086, i32"   --->   Operation 445 'bitselect' 'tmp_8783' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1015)   --->   "%tmp_8784 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1086, i32"   --->   Operation 446 'bitselect' 'tmp_8784' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%tmp_8785 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1086, i32"   --->   Operation 447 'bitselect' 'tmp_8785' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1015)   --->   "%or_ln412_1158 = or i1 %tmp_8783, i1 %icmp_ln718_8"   --->   Operation 448 'or' 'or_ln412_1158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1015)   --->   "%and_ln412_8 = and i1 %or_ln412_1158, i1 %tmp_8784"   --->   Operation 449 'and' 'and_ln412_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1015)   --->   "%zext_ln415_1158 = zext i1 %and_ln412_8"   --->   Operation 450 'zext' 'zext_ln415_1158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 451 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1015 = add i16 %trunc_ln708_8, i16 %zext_ln415_1158"   --->   Operation 451 'add' 'add_ln415_1015' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_8786 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1015, i32"   --->   Operation 452 'bitselect' 'tmp_8786' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%xor_ln416_1086 = xor i1 %tmp_8786, i1"   --->   Operation 453 'xor' 'xor_ln416_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 454 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_8 = and i1 %tmp_8785, i1 %xor_ln416_1086"   --->   Operation 454 'and' 'and_ln416_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_8)   --->   "%select_ln778_8 = select i1 %and_ln416_8, i1 %icmp_ln874_17, i1 %icmp_ln768_8"   --->   Operation 455 'select' 'select_ln778_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2030)   --->   "%tmp_8787 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1086, i32"   --->   Operation 456 'bitselect' 'tmp_8787' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2030)   --->   "%xor_ln780_1014 = xor i1 %tmp_8787, i1"   --->   Operation 457 'xor' 'xor_ln780_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2030)   --->   "%and_ln780_1014 = and i1 %icmp_ln874_16, i1 %xor_ln780_1014"   --->   Operation 458 'and' 'and_ln780_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2030)   --->   "%select_ln780_8 = select i1 %and_ln416_8, i1 %and_ln780_1014, i1 %icmp_ln874_17"   --->   Operation 459 'select' 'select_ln780_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1014)   --->   "%and_ln781_1014 = and i1 %and_ln416_8, i1 %icmp_ln874_17"   --->   Operation 460 'and' 'and_ln781_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_8)   --->   "%xor_ln785_2150 = xor i1 %select_ln778_8, i1"   --->   Operation 461 'xor' 'xor_ln785_2150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_8)   --->   "%or_ln785_1085 = or i1 %tmp_8786, i1 %xor_ln785_2150"   --->   Operation 462 'or' 'or_ln785_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_8)   --->   "%xor_ln785_2151 = xor i1 %tmp_8782, i1"   --->   Operation 463 'xor' 'xor_ln785_2151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 464 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_8 = and i1 %or_ln785_1085, i1 %xor_ln785_2151"   --->   Operation 464 'and' 'and_ln785_8' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 465 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2030 = and i1 %tmp_8786, i1 %select_ln780_8"   --->   Operation 465 'and' 'and_ln786_2030' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1014)   --->   "%or_ln786_1014 = or i1 %and_ln781_1014, i1 %and_ln786_2030"   --->   Operation 466 'or' 'or_ln786_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1014)   --->   "%xor_ln786_1014 = xor i1 %or_ln786_1014, i1"   --->   Operation 467 'xor' 'xor_ln786_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1014)   --->   "%and_ln786_2031 = and i1 %tmp_8782, i1 %xor_ln786_1014"   --->   Operation 468 'and' 'and_ln786_2031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1935)   --->   "%select_ln384_1934 = select i1 %and_ln785_8, i16, i16"   --->   Operation 469 'select' 'select_ln384_1934' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 470 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1014 = or i1 %and_ln785_8, i1 %and_ln786_2031"   --->   Operation 470 'or' 'or_ln384_1014' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 471 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1935 = select i1 %or_ln384_1014, i16 %select_ln384_1934, i16 %add_ln415_1015"   --->   Operation 471 'select' 'select_ln384_1935' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1016)   --->   "%trunc_ln708_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1087, i32, i32"   --->   Operation 472 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1016)   --->   "%tmp_8789 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1087, i32"   --->   Operation 473 'bitselect' 'tmp_8789' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1016)   --->   "%tmp_8790 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1087, i32"   --->   Operation 474 'bitselect' 'tmp_8790' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%tmp_8791 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1087, i32"   --->   Operation 475 'bitselect' 'tmp_8791' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1016)   --->   "%or_ln412_1159 = or i1 %tmp_8789, i1 %icmp_ln718_9"   --->   Operation 476 'or' 'or_ln412_1159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1016)   --->   "%and_ln412_9 = and i1 %or_ln412_1159, i1 %tmp_8790"   --->   Operation 477 'and' 'and_ln412_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1016)   --->   "%zext_ln415_1159 = zext i1 %and_ln412_9"   --->   Operation 478 'zext' 'zext_ln415_1159' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 479 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1016 = add i16 %trunc_ln708_9, i16 %zext_ln415_1159"   --->   Operation 479 'add' 'add_ln415_1016' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_8792 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1016, i32"   --->   Operation 480 'bitselect' 'tmp_8792' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%xor_ln416_1087 = xor i1 %tmp_8792, i1"   --->   Operation 481 'xor' 'xor_ln416_1087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 482 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_9 = and i1 %tmp_8791, i1 %xor_ln416_1087"   --->   Operation 482 'and' 'and_ln416_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_9)   --->   "%select_ln778_9 = select i1 %and_ln416_9, i1 %icmp_ln874_19, i1 %icmp_ln768_9"   --->   Operation 483 'select' 'select_ln778_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2032)   --->   "%tmp_8793 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1087, i32"   --->   Operation 484 'bitselect' 'tmp_8793' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2032)   --->   "%xor_ln780_1015 = xor i1 %tmp_8793, i1"   --->   Operation 485 'xor' 'xor_ln780_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2032)   --->   "%and_ln780_1015 = and i1 %icmp_ln874_18, i1 %xor_ln780_1015"   --->   Operation 486 'and' 'and_ln780_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2032)   --->   "%select_ln780_9 = select i1 %and_ln416_9, i1 %and_ln780_1015, i1 %icmp_ln874_19"   --->   Operation 487 'select' 'select_ln780_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1015)   --->   "%and_ln781_1015 = and i1 %and_ln416_9, i1 %icmp_ln874_19"   --->   Operation 488 'and' 'and_ln781_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_9)   --->   "%xor_ln785_2152 = xor i1 %select_ln778_9, i1"   --->   Operation 489 'xor' 'xor_ln785_2152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_9)   --->   "%or_ln785_1086 = or i1 %tmp_8792, i1 %xor_ln785_2152"   --->   Operation 490 'or' 'or_ln785_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_9)   --->   "%xor_ln785_2153 = xor i1 %tmp_8788, i1"   --->   Operation 491 'xor' 'xor_ln785_2153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 492 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_9 = and i1 %or_ln785_1086, i1 %xor_ln785_2153"   --->   Operation 492 'and' 'and_ln785_9' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 493 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2032 = and i1 %tmp_8792, i1 %select_ln780_9"   --->   Operation 493 'and' 'and_ln786_2032' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1015)   --->   "%or_ln786_1015 = or i1 %and_ln781_1015, i1 %and_ln786_2032"   --->   Operation 494 'or' 'or_ln786_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1015)   --->   "%xor_ln786_1015 = xor i1 %or_ln786_1015, i1"   --->   Operation 495 'xor' 'xor_ln786_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1015)   --->   "%and_ln786_2033 = and i1 %tmp_8788, i1 %xor_ln786_1015"   --->   Operation 496 'and' 'and_ln786_2033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1937)   --->   "%select_ln384_1936 = select i1 %and_ln785_9, i16, i16"   --->   Operation 497 'select' 'select_ln384_1936' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 498 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1015 = or i1 %and_ln785_9, i1 %and_ln786_2033"   --->   Operation 498 'or' 'or_ln384_1015' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 499 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1937 = select i1 %or_ln384_1015, i16 %select_ln384_1936, i16 %add_ln415_1016"   --->   Operation 499 'select' 'select_ln384_1937' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 500 [1/2] (1.15ns)   --->   "%weights_load_10 = load i8 %weights_addr_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'load' 'weights_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i16 %weights_load_10"   --->   Operation 501 'sext' 'sext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 502 [1/1] (1.94ns)   --->   "%mul_ln1118_1088 = mul i32 %sext_ln1116_1, i32 %sext_ln1118_33"   --->   Operation 502 'mul' 'mul_ln1118_1088' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_8794 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1088, i32"   --->   Operation 503 'bitselect' 'tmp_8794' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln718_1088 = trunc i32 %mul_ln1118_1088"   --->   Operation 504 'trunc' 'trunc_ln718_1088' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 505 [1/1] (0.59ns)   --->   "%icmp_ln718_10 = icmp_ne  i9 %trunc_ln718_1088, i9"   --->   Operation 505 'icmp' 'icmp_ln718_10' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 506 [1/1] (0.00ns)   --->   "%Range2_V_1_4 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1088, i32, i32"   --->   Operation 506 'partselect' 'Range2_V_1_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 507 [1/1] (0.63ns)   --->   "%icmp_ln874_20 = icmp_eq  i5 %Range2_V_1_4, i5"   --->   Operation 507 'icmp' 'icmp_ln874_20' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 508 [1/1] (0.00ns)   --->   "%Range1_V_1_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1088, i32, i32"   --->   Operation 508 'partselect' 'Range1_V_1_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 509 [1/1] (0.61ns)   --->   "%icmp_ln874_21 = icmp_eq  i6 %Range1_V_1_4, i6"   --->   Operation 509 'icmp' 'icmp_ln874_21' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 510 [1/1] (0.61ns)   --->   "%icmp_ln768_10 = icmp_eq  i6 %Range1_V_1_4, i6"   --->   Operation 510 'icmp' 'icmp_ln768_10' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 511 [1/2] (1.15ns)   --->   "%weights_load_11 = load i8 %weights_addr_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'load' 'weights_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i16 %weights_load_11"   --->   Operation 512 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 513 [1/1] (1.94ns)   --->   "%mul_ln1118_1089 = mul i32 %sext_ln1116_1, i32 %sext_ln1118_34"   --->   Operation 513 'mul' 'mul_ln1118_1089' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_8800 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1089, i32"   --->   Operation 514 'bitselect' 'tmp_8800' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln718_1089 = trunc i32 %mul_ln1118_1089"   --->   Operation 515 'trunc' 'trunc_ln718_1089' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 516 [1/1] (0.59ns)   --->   "%icmp_ln718_11 = icmp_ne  i9 %trunc_ln718_1089, i9"   --->   Operation 516 'icmp' 'icmp_ln718_11' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 517 [1/1] (0.00ns)   --->   "%Range2_V_1_5 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1089, i32, i32"   --->   Operation 517 'partselect' 'Range2_V_1_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 518 [1/1] (0.63ns)   --->   "%icmp_ln874_22 = icmp_eq  i5 %Range2_V_1_5, i5"   --->   Operation 518 'icmp' 'icmp_ln874_22' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 519 [1/1] (0.00ns)   --->   "%Range1_V_1_5 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1089, i32, i32"   --->   Operation 519 'partselect' 'Range1_V_1_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 520 [1/1] (0.61ns)   --->   "%icmp_ln874_23 = icmp_eq  i6 %Range1_V_1_5, i6"   --->   Operation 520 'icmp' 'icmp_ln874_23' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 521 [1/1] (0.61ns)   --->   "%icmp_ln768_11 = icmp_eq  i6 %Range1_V_1_5, i6"   --->   Operation 521 'icmp' 'icmp_ln768_11' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 522 [1/1] (0.70ns)   --->   "%add_ln42_11 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'add' 'add_ln42_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln42_11 = zext i8 %add_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'zext' 'zext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 524 [1/1] (0.00ns)   --->   "%weights_addr_12 = getelementptr i16 %weights, i64, i64 %zext_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'getelementptr' 'weights_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 525 [2/2] (1.15ns)   --->   "%weights_load_12 = load i8 %weights_addr_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'load' 'weights_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 526 [1/1] (0.70ns)   --->   "%add_ln42_12 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'add' 'add_ln42_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln42_12 = zext i8 %add_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'zext' 'zext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 528 [1/1] (0.00ns)   --->   "%weights_addr_13 = getelementptr i16 %weights, i64, i64 %zext_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'getelementptr' 'weights_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 529 [2/2] (1.15ns)   --->   "%weights_load_13 = load i8 %weights_addr_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'load' 'weights_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln703_818 = sext i16 %select_ln384_1923"   --->   Operation 530 'sext' 'sext_ln703_818' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln703_819 = sext i16 %select_ln384_1935"   --->   Operation 531 'sext' 'sext_ln703_819' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 532 [1/1] (0.78ns)   --->   "%add_ln1192_2 = add i17 %sext_ln703_819, i17 %sext_ln703_818"   --->   Operation 532 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_8846 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_2, i32"   --->   Operation 533 'bitselect' 'tmp_8846' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 534 [1/1] (0.78ns)   --->   "%add_ln703_2 = add i16 %select_ln384_1923, i16 %select_ln384_1935"   --->   Operation 534 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_8847 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_2, i32"   --->   Operation 535 'bitselect' 'tmp_8847' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%xor_ln785_2172 = xor i1 %tmp_8846, i1"   --->   Operation 536 'xor' 'xor_ln785_2172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%and_ln785_20 = and i1 %tmp_8847, i1 %xor_ln785_2172"   --->   Operation 537 'and' 'and_ln785_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_1026 = xor i1 %tmp_8847, i1"   --->   Operation 538 'xor' 'xor_ln786_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_2052 = and i1 %tmp_8846, i1 %xor_ln786_1026"   --->   Operation 539 'and' 'and_ln786_2052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 540 [1/1] (0.12ns)   --->   "%xor_ln340_51 = xor i1 %tmp_8846, i1 %tmp_8847"   --->   Operation 540 'xor' 'xor_ln340_51' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%xor_ln340_52 = xor i1 %xor_ln340_51, i1"   --->   Operation 541 'xor' 'xor_ln340_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%or_ln340_2 = or i1 %and_ln785_20, i1 %xor_ln340_52"   --->   Operation 542 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%select_ln340_120 = select i1 %xor_ln340_51, i16, i16 %add_ln703_2"   --->   Operation 543 'select' 'select_ln340_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 544 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_2052, i16, i16 %add_ln703_2"   --->   Operation 544 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 545 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_132 = select i1 %or_ln340_2, i16 %select_ln340_120, i16 %select_ln388_2"   --->   Operation 545 'select' 'select_ln340_132' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln703_820 = sext i16 %select_ln384_1925"   --->   Operation 546 'sext' 'sext_ln703_820' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln703_821 = sext i16 %select_ln384_1937"   --->   Operation 547 'sext' 'sext_ln703_821' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 548 [1/1] (0.78ns)   --->   "%add_ln1192_3 = add i17 %sext_ln703_821, i17 %sext_ln703_820"   --->   Operation 548 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_8848 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_3, i32"   --->   Operation 549 'bitselect' 'tmp_8848' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 550 [1/1] (0.78ns)   --->   "%add_ln703_3 = add i16 %select_ln384_1925, i16 %select_ln384_1937"   --->   Operation 550 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_8849 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_3, i32"   --->   Operation 551 'bitselect' 'tmp_8849' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%xor_ln785_2173 = xor i1 %tmp_8848, i1"   --->   Operation 552 'xor' 'xor_ln785_2173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%and_ln785_21 = and i1 %tmp_8849, i1 %xor_ln785_2173"   --->   Operation 553 'and' 'and_ln785_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_1027 = xor i1 %tmp_8849, i1"   --->   Operation 554 'xor' 'xor_ln786_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_2053 = and i1 %tmp_8848, i1 %xor_ln786_1027"   --->   Operation 555 'and' 'and_ln786_2053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 556 [1/1] (0.12ns)   --->   "%xor_ln340_53 = xor i1 %tmp_8848, i1 %tmp_8849"   --->   Operation 556 'xor' 'xor_ln340_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%xor_ln340_54 = xor i1 %xor_ln340_53, i1"   --->   Operation 557 'xor' 'xor_ln340_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%or_ln340_3 = or i1 %and_ln785_21, i1 %xor_ln340_54"   --->   Operation 558 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%select_ln340_121 = select i1 %xor_ln340_53, i16, i16 %add_ln703_3"   --->   Operation 559 'select' 'select_ln340_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 560 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_2053, i16, i16 %add_ln703_3"   --->   Operation 560 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 561 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_133 = select i1 %or_ln340_3, i16 %select_ln340_121, i16 %select_ln388_3"   --->   Operation 561 'select' 'select_ln340_133' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.73>
ST_8 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1017)   --->   "%trunc_ln708_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1088, i32, i32"   --->   Operation 562 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1017)   --->   "%tmp_8795 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1088, i32"   --->   Operation 563 'bitselect' 'tmp_8795' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1017)   --->   "%tmp_8796 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1088, i32"   --->   Operation 564 'bitselect' 'tmp_8796' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%tmp_8797 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1088, i32"   --->   Operation 565 'bitselect' 'tmp_8797' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1017)   --->   "%or_ln412_1160 = or i1 %tmp_8795, i1 %icmp_ln718_10"   --->   Operation 566 'or' 'or_ln412_1160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1017)   --->   "%and_ln412_10 = and i1 %or_ln412_1160, i1 %tmp_8796"   --->   Operation 567 'and' 'and_ln412_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1017)   --->   "%zext_ln415_1160 = zext i1 %and_ln412_10"   --->   Operation 568 'zext' 'zext_ln415_1160' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 569 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1017 = add i16 %trunc_ln708_s, i16 %zext_ln415_1160"   --->   Operation 569 'add' 'add_ln415_1017' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_8798 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1017, i32"   --->   Operation 570 'bitselect' 'tmp_8798' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%xor_ln416_1088 = xor i1 %tmp_8798, i1"   --->   Operation 571 'xor' 'xor_ln416_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 572 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_10 = and i1 %tmp_8797, i1 %xor_ln416_1088"   --->   Operation 572 'and' 'and_ln416_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_10)   --->   "%select_ln778_10 = select i1 %and_ln416_10, i1 %icmp_ln874_21, i1 %icmp_ln768_10"   --->   Operation 573 'select' 'select_ln778_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2034)   --->   "%tmp_8799 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1088, i32"   --->   Operation 574 'bitselect' 'tmp_8799' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2034)   --->   "%xor_ln780_1016 = xor i1 %tmp_8799, i1"   --->   Operation 575 'xor' 'xor_ln780_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2034)   --->   "%and_ln780_1016 = and i1 %icmp_ln874_20, i1 %xor_ln780_1016"   --->   Operation 576 'and' 'and_ln780_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2034)   --->   "%select_ln780_10 = select i1 %and_ln416_10, i1 %and_ln780_1016, i1 %icmp_ln874_21"   --->   Operation 577 'select' 'select_ln780_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1016)   --->   "%and_ln781_1016 = and i1 %and_ln416_10, i1 %icmp_ln874_21"   --->   Operation 578 'and' 'and_ln781_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_10)   --->   "%xor_ln785_2154 = xor i1 %select_ln778_10, i1"   --->   Operation 579 'xor' 'xor_ln785_2154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_10)   --->   "%or_ln785_1087 = or i1 %tmp_8798, i1 %xor_ln785_2154"   --->   Operation 580 'or' 'or_ln785_1087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_10)   --->   "%xor_ln785_2155 = xor i1 %tmp_8794, i1"   --->   Operation 581 'xor' 'xor_ln785_2155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 582 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_10 = and i1 %or_ln785_1087, i1 %xor_ln785_2155"   --->   Operation 582 'and' 'and_ln785_10' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 583 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2034 = and i1 %tmp_8798, i1 %select_ln780_10"   --->   Operation 583 'and' 'and_ln786_2034' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1016)   --->   "%or_ln786_1016 = or i1 %and_ln781_1016, i1 %and_ln786_2034"   --->   Operation 584 'or' 'or_ln786_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1016)   --->   "%xor_ln786_1016 = xor i1 %or_ln786_1016, i1"   --->   Operation 585 'xor' 'xor_ln786_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1016)   --->   "%and_ln786_2035 = and i1 %tmp_8794, i1 %xor_ln786_1016"   --->   Operation 586 'and' 'and_ln786_2035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1939)   --->   "%select_ln384_1938 = select i1 %and_ln785_10, i16, i16"   --->   Operation 587 'select' 'select_ln384_1938' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 588 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1016 = or i1 %and_ln785_10, i1 %and_ln786_2035"   --->   Operation 588 'or' 'or_ln384_1016' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 589 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1939 = select i1 %or_ln384_1016, i16 %select_ln384_1938, i16 %add_ln415_1017"   --->   Operation 589 'select' 'select_ln384_1939' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1018)   --->   "%trunc_ln708_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1089, i32, i32"   --->   Operation 590 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1018)   --->   "%tmp_8801 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1089, i32"   --->   Operation 591 'bitselect' 'tmp_8801' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1018)   --->   "%tmp_8802 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1089, i32"   --->   Operation 592 'bitselect' 'tmp_8802' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_11)   --->   "%tmp_8803 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1089, i32"   --->   Operation 593 'bitselect' 'tmp_8803' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1018)   --->   "%or_ln412_1161 = or i1 %tmp_8801, i1 %icmp_ln718_11"   --->   Operation 594 'or' 'or_ln412_1161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1018)   --->   "%and_ln412_11 = and i1 %or_ln412_1161, i1 %tmp_8802"   --->   Operation 595 'and' 'and_ln412_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1018)   --->   "%zext_ln415_1161 = zext i1 %and_ln412_11"   --->   Operation 596 'zext' 'zext_ln415_1161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 597 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1018 = add i16 %trunc_ln708_10, i16 %zext_ln415_1161"   --->   Operation 597 'add' 'add_ln415_1018' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_8804 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1018, i32"   --->   Operation 598 'bitselect' 'tmp_8804' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_11)   --->   "%xor_ln416_1089 = xor i1 %tmp_8804, i1"   --->   Operation 599 'xor' 'xor_ln416_1089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 600 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_11 = and i1 %tmp_8803, i1 %xor_ln416_1089"   --->   Operation 600 'and' 'and_ln416_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_11)   --->   "%select_ln778_11 = select i1 %and_ln416_11, i1 %icmp_ln874_23, i1 %icmp_ln768_11"   --->   Operation 601 'select' 'select_ln778_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2036)   --->   "%tmp_8805 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1089, i32"   --->   Operation 602 'bitselect' 'tmp_8805' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2036)   --->   "%xor_ln780_1017 = xor i1 %tmp_8805, i1"   --->   Operation 603 'xor' 'xor_ln780_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2036)   --->   "%and_ln780_1017 = and i1 %icmp_ln874_22, i1 %xor_ln780_1017"   --->   Operation 604 'and' 'and_ln780_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2036)   --->   "%select_ln780_11 = select i1 %and_ln416_11, i1 %and_ln780_1017, i1 %icmp_ln874_23"   --->   Operation 605 'select' 'select_ln780_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1017)   --->   "%and_ln781_1017 = and i1 %and_ln416_11, i1 %icmp_ln874_23"   --->   Operation 606 'and' 'and_ln781_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_11)   --->   "%xor_ln785_2156 = xor i1 %select_ln778_11, i1"   --->   Operation 607 'xor' 'xor_ln785_2156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_11)   --->   "%or_ln785_1088 = or i1 %tmp_8804, i1 %xor_ln785_2156"   --->   Operation 608 'or' 'or_ln785_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_11)   --->   "%xor_ln785_2157 = xor i1 %tmp_8800, i1"   --->   Operation 609 'xor' 'xor_ln785_2157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 610 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_11 = and i1 %or_ln785_1088, i1 %xor_ln785_2157"   --->   Operation 610 'and' 'and_ln785_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 611 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2036 = and i1 %tmp_8804, i1 %select_ln780_11"   --->   Operation 611 'and' 'and_ln786_2036' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1017)   --->   "%or_ln786_1017 = or i1 %and_ln781_1017, i1 %and_ln786_2036"   --->   Operation 612 'or' 'or_ln786_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1017)   --->   "%xor_ln786_1017 = xor i1 %or_ln786_1017, i1"   --->   Operation 613 'xor' 'xor_ln786_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1017)   --->   "%and_ln786_2037 = and i1 %tmp_8800, i1 %xor_ln786_1017"   --->   Operation 614 'and' 'and_ln786_2037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1941)   --->   "%select_ln384_1940 = select i1 %and_ln785_11, i16, i16"   --->   Operation 615 'select' 'select_ln384_1940' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 616 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1017 = or i1 %and_ln785_11, i1 %and_ln786_2037"   --->   Operation 616 'or' 'or_ln384_1017' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 617 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1941 = select i1 %or_ln384_1017, i16 %select_ln384_1940, i16 %add_ln415_1018"   --->   Operation 617 'select' 'select_ln384_1941' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i16 %data_load_145"   --->   Operation 618 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 619 [1/2] (1.15ns)   --->   "%weights_load_12 = load i8 %weights_addr_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'load' 'weights_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i16 %weights_load_12"   --->   Operation 620 'sext' 'sext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 621 [1/1] (1.94ns)   --->   "%mul_ln1118_1090 = mul i32 %sext_ln1116_2, i32 %sext_ln1118_35"   --->   Operation 621 'mul' 'mul_ln1118_1090' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_8806 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1090, i32"   --->   Operation 622 'bitselect' 'tmp_8806' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln718_1090 = trunc i32 %mul_ln1118_1090"   --->   Operation 623 'trunc' 'trunc_ln718_1090' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 624 [1/1] (0.59ns)   --->   "%icmp_ln718_12 = icmp_ne  i9 %trunc_ln718_1090, i9"   --->   Operation 624 'icmp' 'icmp_ln718_12' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 625 [1/1] (0.00ns)   --->   "%Range2_V_2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1090, i32, i32"   --->   Operation 625 'partselect' 'Range2_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 626 [1/1] (0.63ns)   --->   "%icmp_ln874_24 = icmp_eq  i5 %Range2_V_2, i5"   --->   Operation 626 'icmp' 'icmp_ln874_24' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 627 [1/1] (0.00ns)   --->   "%Range1_V_2 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1090, i32, i32"   --->   Operation 627 'partselect' 'Range1_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 628 [1/1] (0.61ns)   --->   "%icmp_ln874_25 = icmp_eq  i6 %Range1_V_2, i6"   --->   Operation 628 'icmp' 'icmp_ln874_25' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 629 [1/1] (0.61ns)   --->   "%icmp_ln768_12 = icmp_eq  i6 %Range1_V_2, i6"   --->   Operation 629 'icmp' 'icmp_ln768_12' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 630 [1/2] (1.15ns)   --->   "%weights_load_13 = load i8 %weights_addr_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'load' 'weights_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i16 %weights_load_13"   --->   Operation 631 'sext' 'sext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 632 [1/1] (1.94ns)   --->   "%mul_ln1118_1091 = mul i32 %sext_ln1116_2, i32 %sext_ln1118_36"   --->   Operation 632 'mul' 'mul_ln1118_1091' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_8812 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1091, i32"   --->   Operation 633 'bitselect' 'tmp_8812' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln718_1091 = trunc i32 %mul_ln1118_1091"   --->   Operation 634 'trunc' 'trunc_ln718_1091' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 635 [1/1] (0.59ns)   --->   "%icmp_ln718_13 = icmp_ne  i9 %trunc_ln718_1091, i9"   --->   Operation 635 'icmp' 'icmp_ln718_13' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 636 [1/1] (0.00ns)   --->   "%Range2_V_2_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1091, i32, i32"   --->   Operation 636 'partselect' 'Range2_V_2_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 637 [1/1] (0.63ns)   --->   "%icmp_ln874_26 = icmp_eq  i5 %Range2_V_2_1, i5"   --->   Operation 637 'icmp' 'icmp_ln874_26' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 638 [1/1] (0.00ns)   --->   "%Range1_V_2_1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1091, i32, i32"   --->   Operation 638 'partselect' 'Range1_V_2_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 639 [1/1] (0.61ns)   --->   "%icmp_ln874_27 = icmp_eq  i6 %Range1_V_2_1, i6"   --->   Operation 639 'icmp' 'icmp_ln874_27' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 640 [1/1] (0.61ns)   --->   "%icmp_ln768_13 = icmp_eq  i6 %Range1_V_2_1, i6"   --->   Operation 640 'icmp' 'icmp_ln768_13' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 641 [1/1] (0.70ns)   --->   "%add_ln42_13 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'add' 'add_ln42_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln42_13 = zext i8 %add_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'zext' 'zext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 643 [1/1] (0.00ns)   --->   "%weights_addr_14 = getelementptr i16 %weights, i64, i64 %zext_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'getelementptr' 'weights_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 644 [2/2] (1.15ns)   --->   "%weights_load_14 = load i8 %weights_addr_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'load' 'weights_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 645 [1/1] (0.70ns)   --->   "%add_ln42_14 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'add' 'add_ln42_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln42_14 = zext i8 %add_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'zext' 'zext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 647 [1/1] (0.00ns)   --->   "%weights_addr_15 = getelementptr i16 %weights, i64, i64 %zext_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'getelementptr' 'weights_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 648 [2/2] (1.15ns)   --->   "%weights_load_15 = load i8 %weights_addr_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'load' 'weights_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln703_822 = sext i16 %select_ln384_1927"   --->   Operation 649 'sext' 'sext_ln703_822' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln703_823 = sext i16 %select_ln384_1939"   --->   Operation 650 'sext' 'sext_ln703_823' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 651 [1/1] (0.78ns)   --->   "%add_ln1192_4 = add i17 %sext_ln703_823, i17 %sext_ln703_822"   --->   Operation 651 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_8850 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_4, i32"   --->   Operation 652 'bitselect' 'tmp_8850' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 653 [1/1] (0.78ns)   --->   "%add_ln703_4 = add i16 %select_ln384_1927, i16 %select_ln384_1939"   --->   Operation 653 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_8851 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_4, i32"   --->   Operation 654 'bitselect' 'tmp_8851' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%xor_ln785_2174 = xor i1 %tmp_8850, i1"   --->   Operation 655 'xor' 'xor_ln785_2174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%and_ln785_22 = and i1 %tmp_8851, i1 %xor_ln785_2174"   --->   Operation 656 'and' 'and_ln785_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_1028 = xor i1 %tmp_8851, i1"   --->   Operation 657 'xor' 'xor_ln786_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_2054 = and i1 %tmp_8850, i1 %xor_ln786_1028"   --->   Operation 658 'and' 'and_ln786_2054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 659 [1/1] (0.12ns)   --->   "%xor_ln340_55 = xor i1 %tmp_8850, i1 %tmp_8851"   --->   Operation 659 'xor' 'xor_ln340_55' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%xor_ln340_56 = xor i1 %xor_ln340_55, i1"   --->   Operation 660 'xor' 'xor_ln340_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%or_ln340_4 = or i1 %and_ln785_22, i1 %xor_ln340_56"   --->   Operation 661 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%select_ln340_122 = select i1 %xor_ln340_55, i16, i16 %add_ln703_4"   --->   Operation 662 'select' 'select_ln340_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 663 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_2054, i16, i16 %add_ln703_4"   --->   Operation 663 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 664 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_134 = select i1 %or_ln340_4, i16 %select_ln340_122, i16 %select_ln388_4"   --->   Operation 664 'select' 'select_ln340_134' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln703_824 = sext i16 %select_ln384_1929"   --->   Operation 665 'sext' 'sext_ln703_824' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln703_825 = sext i16 %select_ln384_1941"   --->   Operation 666 'sext' 'sext_ln703_825' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 667 [1/1] (0.78ns)   --->   "%add_ln1192_5 = add i17 %sext_ln703_825, i17 %sext_ln703_824"   --->   Operation 667 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_8852 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_5, i32"   --->   Operation 668 'bitselect' 'tmp_8852' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 669 [1/1] (0.78ns)   --->   "%add_ln703_5 = add i16 %select_ln384_1929, i16 %select_ln384_1941"   --->   Operation 669 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_8853 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_5, i32"   --->   Operation 670 'bitselect' 'tmp_8853' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%xor_ln785_2175 = xor i1 %tmp_8852, i1"   --->   Operation 671 'xor' 'xor_ln785_2175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%and_ln785_23 = and i1 %tmp_8853, i1 %xor_ln785_2175"   --->   Operation 672 'and' 'and_ln785_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_1029 = xor i1 %tmp_8853, i1"   --->   Operation 673 'xor' 'xor_ln786_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%and_ln786_2055 = and i1 %tmp_8852, i1 %xor_ln786_1029"   --->   Operation 674 'and' 'and_ln786_2055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 675 [1/1] (0.12ns)   --->   "%xor_ln340_57 = xor i1 %tmp_8852, i1 %tmp_8853"   --->   Operation 675 'xor' 'xor_ln340_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%xor_ln340_58 = xor i1 %xor_ln340_57, i1"   --->   Operation 676 'xor' 'xor_ln340_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%or_ln340_5 = or i1 %and_ln785_23, i1 %xor_ln340_58"   --->   Operation 677 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%select_ln340_123 = select i1 %xor_ln340_57, i16, i16 %add_ln703_5"   --->   Operation 678 'select' 'select_ln340_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 679 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %and_ln786_2055, i16, i16 %add_ln703_5"   --->   Operation 679 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 680 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_135 = select i1 %or_ln340_5, i16 %select_ln340_123, i16 %select_ln388_5"   --->   Operation 680 'select' 'select_ln340_135' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.73>
ST_9 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1019)   --->   "%trunc_ln708_11 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1090, i32, i32"   --->   Operation 681 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1019)   --->   "%tmp_8807 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1090, i32"   --->   Operation 682 'bitselect' 'tmp_8807' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1019)   --->   "%tmp_8808 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1090, i32"   --->   Operation 683 'bitselect' 'tmp_8808' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_12)   --->   "%tmp_8809 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1090, i32"   --->   Operation 684 'bitselect' 'tmp_8809' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1019)   --->   "%or_ln412_1162 = or i1 %tmp_8807, i1 %icmp_ln718_12"   --->   Operation 685 'or' 'or_ln412_1162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1019)   --->   "%and_ln412_12 = and i1 %or_ln412_1162, i1 %tmp_8808"   --->   Operation 686 'and' 'and_ln412_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1019)   --->   "%zext_ln415_1162 = zext i1 %and_ln412_12"   --->   Operation 687 'zext' 'zext_ln415_1162' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 688 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1019 = add i16 %trunc_ln708_11, i16 %zext_ln415_1162"   --->   Operation 688 'add' 'add_ln415_1019' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_8810 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1019, i32"   --->   Operation 689 'bitselect' 'tmp_8810' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_12)   --->   "%xor_ln416_1090 = xor i1 %tmp_8810, i1"   --->   Operation 690 'xor' 'xor_ln416_1090' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 691 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_12 = and i1 %tmp_8809, i1 %xor_ln416_1090"   --->   Operation 691 'and' 'and_ln416_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_12)   --->   "%select_ln778_12 = select i1 %and_ln416_12, i1 %icmp_ln874_25, i1 %icmp_ln768_12"   --->   Operation 692 'select' 'select_ln778_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2038)   --->   "%tmp_8811 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1090, i32"   --->   Operation 693 'bitselect' 'tmp_8811' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2038)   --->   "%xor_ln780_1018 = xor i1 %tmp_8811, i1"   --->   Operation 694 'xor' 'xor_ln780_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2038)   --->   "%and_ln780_1018 = and i1 %icmp_ln874_24, i1 %xor_ln780_1018"   --->   Operation 695 'and' 'and_ln780_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2038)   --->   "%select_ln780_12 = select i1 %and_ln416_12, i1 %and_ln780_1018, i1 %icmp_ln874_25"   --->   Operation 696 'select' 'select_ln780_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1018)   --->   "%and_ln781_1018 = and i1 %and_ln416_12, i1 %icmp_ln874_25"   --->   Operation 697 'and' 'and_ln781_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_12)   --->   "%xor_ln785_2158 = xor i1 %select_ln778_12, i1"   --->   Operation 698 'xor' 'xor_ln785_2158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_12)   --->   "%or_ln785_1089 = or i1 %tmp_8810, i1 %xor_ln785_2158"   --->   Operation 699 'or' 'or_ln785_1089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_12)   --->   "%xor_ln785_2159 = xor i1 %tmp_8806, i1"   --->   Operation 700 'xor' 'xor_ln785_2159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 701 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_12 = and i1 %or_ln785_1089, i1 %xor_ln785_2159"   --->   Operation 701 'and' 'and_ln785_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 702 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2038 = and i1 %tmp_8810, i1 %select_ln780_12"   --->   Operation 702 'and' 'and_ln786_2038' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1018)   --->   "%or_ln786_1018 = or i1 %and_ln781_1018, i1 %and_ln786_2038"   --->   Operation 703 'or' 'or_ln786_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1018)   --->   "%xor_ln786_1018 = xor i1 %or_ln786_1018, i1"   --->   Operation 704 'xor' 'xor_ln786_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1018)   --->   "%and_ln786_2039 = and i1 %tmp_8806, i1 %xor_ln786_1018"   --->   Operation 705 'and' 'and_ln786_2039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1943)   --->   "%select_ln384_1942 = select i1 %and_ln785_12, i16, i16"   --->   Operation 706 'select' 'select_ln384_1942' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 707 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1018 = or i1 %and_ln785_12, i1 %and_ln786_2039"   --->   Operation 707 'or' 'or_ln384_1018' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 708 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1943 = select i1 %or_ln384_1018, i16 %select_ln384_1942, i16 %add_ln415_1019"   --->   Operation 708 'select' 'select_ln384_1943' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1020)   --->   "%trunc_ln708_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1091, i32, i32"   --->   Operation 709 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1020)   --->   "%tmp_8813 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1091, i32"   --->   Operation 710 'bitselect' 'tmp_8813' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1020)   --->   "%tmp_8814 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1091, i32"   --->   Operation 711 'bitselect' 'tmp_8814' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_13)   --->   "%tmp_8815 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1091, i32"   --->   Operation 712 'bitselect' 'tmp_8815' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1020)   --->   "%or_ln412_1163 = or i1 %tmp_8813, i1 %icmp_ln718_13"   --->   Operation 713 'or' 'or_ln412_1163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1020)   --->   "%and_ln412_13 = and i1 %or_ln412_1163, i1 %tmp_8814"   --->   Operation 714 'and' 'and_ln412_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1020)   --->   "%zext_ln415_1163 = zext i1 %and_ln412_13"   --->   Operation 715 'zext' 'zext_ln415_1163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 716 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1020 = add i16 %trunc_ln708_12, i16 %zext_ln415_1163"   --->   Operation 716 'add' 'add_ln415_1020' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_8816 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1020, i32"   --->   Operation 717 'bitselect' 'tmp_8816' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_13)   --->   "%xor_ln416_1091 = xor i1 %tmp_8816, i1"   --->   Operation 718 'xor' 'xor_ln416_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 719 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_13 = and i1 %tmp_8815, i1 %xor_ln416_1091"   --->   Operation 719 'and' 'and_ln416_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_13)   --->   "%select_ln778_13 = select i1 %and_ln416_13, i1 %icmp_ln874_27, i1 %icmp_ln768_13"   --->   Operation 720 'select' 'select_ln778_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2040)   --->   "%tmp_8817 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1091, i32"   --->   Operation 721 'bitselect' 'tmp_8817' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2040)   --->   "%xor_ln780_1019 = xor i1 %tmp_8817, i1"   --->   Operation 722 'xor' 'xor_ln780_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2040)   --->   "%and_ln780_1019 = and i1 %icmp_ln874_26, i1 %xor_ln780_1019"   --->   Operation 723 'and' 'and_ln780_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2040)   --->   "%select_ln780_13 = select i1 %and_ln416_13, i1 %and_ln780_1019, i1 %icmp_ln874_27"   --->   Operation 724 'select' 'select_ln780_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1019)   --->   "%and_ln781_1019 = and i1 %and_ln416_13, i1 %icmp_ln874_27"   --->   Operation 725 'and' 'and_ln781_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_13)   --->   "%xor_ln785_2160 = xor i1 %select_ln778_13, i1"   --->   Operation 726 'xor' 'xor_ln785_2160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_13)   --->   "%or_ln785_1090 = or i1 %tmp_8816, i1 %xor_ln785_2160"   --->   Operation 727 'or' 'or_ln785_1090' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_13)   --->   "%xor_ln785_2161 = xor i1 %tmp_8812, i1"   --->   Operation 728 'xor' 'xor_ln785_2161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 729 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_13 = and i1 %or_ln785_1090, i1 %xor_ln785_2161"   --->   Operation 729 'and' 'and_ln785_13' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 730 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2040 = and i1 %tmp_8816, i1 %select_ln780_13"   --->   Operation 730 'and' 'and_ln786_2040' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1019)   --->   "%or_ln786_1019 = or i1 %and_ln781_1019, i1 %and_ln786_2040"   --->   Operation 731 'or' 'or_ln786_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1019)   --->   "%xor_ln786_1019 = xor i1 %or_ln786_1019, i1"   --->   Operation 732 'xor' 'xor_ln786_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1019)   --->   "%and_ln786_2041 = and i1 %tmp_8812, i1 %xor_ln786_1019"   --->   Operation 733 'and' 'and_ln786_2041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1945)   --->   "%select_ln384_1944 = select i1 %and_ln785_13, i16, i16"   --->   Operation 734 'select' 'select_ln384_1944' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 735 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1019 = or i1 %and_ln785_13, i1 %and_ln786_2041"   --->   Operation 735 'or' 'or_ln384_1019' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 736 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1945 = select i1 %or_ln384_1019, i16 %select_ln384_1944, i16 %add_ln415_1020"   --->   Operation 736 'select' 'select_ln384_1945' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 737 [1/2] (1.15ns)   --->   "%weights_load_14 = load i8 %weights_addr_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 737 'load' 'weights_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i16 %weights_load_14"   --->   Operation 738 'sext' 'sext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 739 [1/1] (1.94ns)   --->   "%mul_ln1118_1092 = mul i32 %sext_ln1116_2, i32 %sext_ln1118_37"   --->   Operation 739 'mul' 'mul_ln1118_1092' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_8818 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1092, i32"   --->   Operation 740 'bitselect' 'tmp_8818' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln718_1092 = trunc i32 %mul_ln1118_1092"   --->   Operation 741 'trunc' 'trunc_ln718_1092' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 742 [1/1] (0.59ns)   --->   "%icmp_ln718_14 = icmp_ne  i9 %trunc_ln718_1092, i9"   --->   Operation 742 'icmp' 'icmp_ln718_14' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 743 [1/1] (0.00ns)   --->   "%Range2_V_2_2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1092, i32, i32"   --->   Operation 743 'partselect' 'Range2_V_2_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 744 [1/1] (0.63ns)   --->   "%icmp_ln874_28 = icmp_eq  i5 %Range2_V_2_2, i5"   --->   Operation 744 'icmp' 'icmp_ln874_28' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 745 [1/1] (0.00ns)   --->   "%Range1_V_2_2 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1092, i32, i32"   --->   Operation 745 'partselect' 'Range1_V_2_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 746 [1/1] (0.61ns)   --->   "%icmp_ln874_29 = icmp_eq  i6 %Range1_V_2_2, i6"   --->   Operation 746 'icmp' 'icmp_ln874_29' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 747 [1/1] (0.61ns)   --->   "%icmp_ln768_14 = icmp_eq  i6 %Range1_V_2_2, i6"   --->   Operation 747 'icmp' 'icmp_ln768_14' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 748 [1/2] (1.15ns)   --->   "%weights_load_15 = load i8 %weights_addr_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 748 'load' 'weights_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i16 %weights_load_15"   --->   Operation 749 'sext' 'sext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 750 [1/1] (1.94ns)   --->   "%mul_ln1118_1093 = mul i32 %sext_ln1116_2, i32 %sext_ln1118_38"   --->   Operation 750 'mul' 'mul_ln1118_1093' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_8824 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1093, i32"   --->   Operation 751 'bitselect' 'tmp_8824' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln718_1093 = trunc i32 %mul_ln1118_1093"   --->   Operation 752 'trunc' 'trunc_ln718_1093' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 753 [1/1] (0.59ns)   --->   "%icmp_ln718_15 = icmp_ne  i9 %trunc_ln718_1093, i9"   --->   Operation 753 'icmp' 'icmp_ln718_15' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 754 [1/1] (0.00ns)   --->   "%Range2_V_2_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1093, i32, i32"   --->   Operation 754 'partselect' 'Range2_V_2_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 755 [1/1] (0.63ns)   --->   "%icmp_ln874_30 = icmp_eq  i5 %Range2_V_2_3, i5"   --->   Operation 755 'icmp' 'icmp_ln874_30' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 756 [1/1] (0.00ns)   --->   "%Range1_V_2_3 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1093, i32, i32"   --->   Operation 756 'partselect' 'Range1_V_2_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 757 [1/1] (0.61ns)   --->   "%icmp_ln874_31 = icmp_eq  i6 %Range1_V_2_3, i6"   --->   Operation 757 'icmp' 'icmp_ln874_31' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 758 [1/1] (0.61ns)   --->   "%icmp_ln768_15 = icmp_eq  i6 %Range1_V_2_3, i6"   --->   Operation 758 'icmp' 'icmp_ln768_15' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 759 [1/1] (0.70ns)   --->   "%add_ln42_15 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 759 'add' 'add_ln42_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln42_15 = zext i8 %add_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 760 'zext' 'zext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 761 [1/1] (0.00ns)   --->   "%weights_addr_16 = getelementptr i16 %weights, i64, i64 %zext_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 761 'getelementptr' 'weights_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 762 [2/2] (1.15ns)   --->   "%weights_load_16 = load i8 %weights_addr_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 762 'load' 'weights_load_16' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 763 [1/1] (0.70ns)   --->   "%add_ln42_16 = add i8, i8 %weights_offset_cast" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 763 'add' 'add_ln42_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln42_16 = zext i8 %add_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 764 'zext' 'zext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 765 [1/1] (0.00ns)   --->   "%weights_addr_17 = getelementptr i16 %weights, i64, i64 %zext_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 765 'getelementptr' 'weights_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 766 [2/2] (1.15ns)   --->   "%weights_load_17 = load i8 %weights_addr_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 766 'load' 'weights_load_17' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln703_826 = sext i16 %select_ln340_130"   --->   Operation 767 'sext' 'sext_ln703_826' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln703_827 = sext i16 %select_ln384_1943"   --->   Operation 768 'sext' 'sext_ln703_827' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 769 [1/1] (0.78ns)   --->   "%add_ln1192_6 = add i17 %sext_ln703_827, i17 %sext_ln703_826"   --->   Operation 769 'add' 'add_ln1192_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_8854 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_6, i32"   --->   Operation 770 'bitselect' 'tmp_8854' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 771 [1/1] (0.78ns)   --->   "%add_ln703_6 = add i16 %select_ln340_130, i16 %select_ln384_1943"   --->   Operation 771 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_8855 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_6, i32"   --->   Operation 772 'bitselect' 'tmp_8855' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%xor_ln785_2176 = xor i1 %tmp_8854, i1"   --->   Operation 773 'xor' 'xor_ln785_2176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%and_ln785_24 = and i1 %tmp_8855, i1 %xor_ln785_2176"   --->   Operation 774 'and' 'and_ln785_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_1030 = xor i1 %tmp_8855, i1"   --->   Operation 775 'xor' 'xor_ln786_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%and_ln786_2056 = and i1 %tmp_8854, i1 %xor_ln786_1030"   --->   Operation 776 'and' 'and_ln786_2056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 777 [1/1] (0.12ns)   --->   "%xor_ln340_59 = xor i1 %tmp_8854, i1 %tmp_8855"   --->   Operation 777 'xor' 'xor_ln340_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%xor_ln340_60 = xor i1 %xor_ln340_59, i1"   --->   Operation 778 'xor' 'xor_ln340_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%or_ln340_6 = or i1 %and_ln785_24, i1 %xor_ln340_60"   --->   Operation 779 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%select_ln340_124 = select i1 %xor_ln340_59, i16, i16 %add_ln703_6"   --->   Operation 780 'select' 'select_ln340_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 781 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %and_ln786_2056, i16, i16 %add_ln703_6"   --->   Operation 781 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 782 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_136 = select i1 %or_ln340_6, i16 %select_ln340_124, i16 %select_ln388_6"   --->   Operation 782 'select' 'select_ln340_136' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln703_828 = sext i16 %select_ln340_131"   --->   Operation 783 'sext' 'sext_ln703_828' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln703_829 = sext i16 %select_ln384_1945"   --->   Operation 784 'sext' 'sext_ln703_829' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 785 [1/1] (0.78ns)   --->   "%add_ln1192_7 = add i17 %sext_ln703_829, i17 %sext_ln703_828"   --->   Operation 785 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_8856 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_7, i32"   --->   Operation 786 'bitselect' 'tmp_8856' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 787 [1/1] (0.78ns)   --->   "%add_ln703_7 = add i16 %select_ln340_131, i16 %select_ln384_1945"   --->   Operation 787 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_8857 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_7, i32"   --->   Operation 788 'bitselect' 'tmp_8857' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%xor_ln785_2177 = xor i1 %tmp_8856, i1"   --->   Operation 789 'xor' 'xor_ln785_2177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%and_ln785_25 = and i1 %tmp_8857, i1 %xor_ln785_2177"   --->   Operation 790 'and' 'and_ln785_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%xor_ln786_1031 = xor i1 %tmp_8857, i1"   --->   Operation 791 'xor' 'xor_ln786_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%and_ln786_2057 = and i1 %tmp_8856, i1 %xor_ln786_1031"   --->   Operation 792 'and' 'and_ln786_2057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 793 [1/1] (0.12ns)   --->   "%xor_ln340_61 = xor i1 %tmp_8856, i1 %tmp_8857"   --->   Operation 793 'xor' 'xor_ln340_61' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%xor_ln340_62 = xor i1 %xor_ln340_61, i1"   --->   Operation 794 'xor' 'xor_ln340_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%or_ln340_7 = or i1 %and_ln785_25, i1 %xor_ln340_62"   --->   Operation 795 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%select_ln340_125 = select i1 %xor_ln340_61, i16, i16 %add_ln703_7"   --->   Operation 796 'select' 'select_ln340_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 797 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_7 = select i1 %and_ln786_2057, i16, i16 %add_ln703_7"   --->   Operation 797 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 798 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_137 = select i1 %or_ln340_7, i16 %select_ln340_125, i16 %select_ln388_7"   --->   Operation 798 'select' 'select_ln340_137' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.73>
ST_10 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1021)   --->   "%trunc_ln708_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1092, i32, i32"   --->   Operation 799 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1021)   --->   "%tmp_8819 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1092, i32"   --->   Operation 800 'bitselect' 'tmp_8819' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1021)   --->   "%tmp_8820 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1092, i32"   --->   Operation 801 'bitselect' 'tmp_8820' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_14)   --->   "%tmp_8821 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1092, i32"   --->   Operation 802 'bitselect' 'tmp_8821' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1021)   --->   "%or_ln412_1164 = or i1 %tmp_8819, i1 %icmp_ln718_14"   --->   Operation 803 'or' 'or_ln412_1164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1021)   --->   "%and_ln412_14 = and i1 %or_ln412_1164, i1 %tmp_8820"   --->   Operation 804 'and' 'and_ln412_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1021)   --->   "%zext_ln415_1164 = zext i1 %and_ln412_14"   --->   Operation 805 'zext' 'zext_ln415_1164' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 806 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1021 = add i16 %trunc_ln708_13, i16 %zext_ln415_1164"   --->   Operation 806 'add' 'add_ln415_1021' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_8822 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1021, i32"   --->   Operation 807 'bitselect' 'tmp_8822' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_14)   --->   "%xor_ln416_1092 = xor i1 %tmp_8822, i1"   --->   Operation 808 'xor' 'xor_ln416_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 809 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_14 = and i1 %tmp_8821, i1 %xor_ln416_1092"   --->   Operation 809 'and' 'and_ln416_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_14)   --->   "%select_ln778_14 = select i1 %and_ln416_14, i1 %icmp_ln874_29, i1 %icmp_ln768_14"   --->   Operation 810 'select' 'select_ln778_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2042)   --->   "%tmp_8823 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1092, i32"   --->   Operation 811 'bitselect' 'tmp_8823' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2042)   --->   "%xor_ln780_1020 = xor i1 %tmp_8823, i1"   --->   Operation 812 'xor' 'xor_ln780_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2042)   --->   "%and_ln780_1020 = and i1 %icmp_ln874_28, i1 %xor_ln780_1020"   --->   Operation 813 'and' 'and_ln780_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2042)   --->   "%select_ln780_14 = select i1 %and_ln416_14, i1 %and_ln780_1020, i1 %icmp_ln874_29"   --->   Operation 814 'select' 'select_ln780_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1020)   --->   "%and_ln781_1020 = and i1 %and_ln416_14, i1 %icmp_ln874_29"   --->   Operation 815 'and' 'and_ln781_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_14)   --->   "%xor_ln785_2162 = xor i1 %select_ln778_14, i1"   --->   Operation 816 'xor' 'xor_ln785_2162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_14)   --->   "%or_ln785_1091 = or i1 %tmp_8822, i1 %xor_ln785_2162"   --->   Operation 817 'or' 'or_ln785_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_14)   --->   "%xor_ln785_2163 = xor i1 %tmp_8818, i1"   --->   Operation 818 'xor' 'xor_ln785_2163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 819 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_14 = and i1 %or_ln785_1091, i1 %xor_ln785_2163"   --->   Operation 819 'and' 'and_ln785_14' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 820 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2042 = and i1 %tmp_8822, i1 %select_ln780_14"   --->   Operation 820 'and' 'and_ln786_2042' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1020)   --->   "%or_ln786_1020 = or i1 %and_ln781_1020, i1 %and_ln786_2042"   --->   Operation 821 'or' 'or_ln786_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1020)   --->   "%xor_ln786_1020 = xor i1 %or_ln786_1020, i1"   --->   Operation 822 'xor' 'xor_ln786_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1020)   --->   "%and_ln786_2043 = and i1 %tmp_8818, i1 %xor_ln786_1020"   --->   Operation 823 'and' 'and_ln786_2043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1947)   --->   "%select_ln384_1946 = select i1 %and_ln785_14, i16, i16"   --->   Operation 824 'select' 'select_ln384_1946' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 825 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1020 = or i1 %and_ln785_14, i1 %and_ln786_2043"   --->   Operation 825 'or' 'or_ln384_1020' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 826 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1947 = select i1 %or_ln384_1020, i16 %select_ln384_1946, i16 %add_ln415_1021"   --->   Operation 826 'select' 'select_ln384_1947' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1022)   --->   "%trunc_ln708_14 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1093, i32, i32"   --->   Operation 827 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1022)   --->   "%tmp_8825 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1093, i32"   --->   Operation 828 'bitselect' 'tmp_8825' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1022)   --->   "%tmp_8826 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1093, i32"   --->   Operation 829 'bitselect' 'tmp_8826' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_15)   --->   "%tmp_8827 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1093, i32"   --->   Operation 830 'bitselect' 'tmp_8827' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1022)   --->   "%or_ln412_1165 = or i1 %tmp_8825, i1 %icmp_ln718_15"   --->   Operation 831 'or' 'or_ln412_1165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1022)   --->   "%and_ln412_15 = and i1 %or_ln412_1165, i1 %tmp_8826"   --->   Operation 832 'and' 'and_ln412_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1022)   --->   "%zext_ln415_1165 = zext i1 %and_ln412_15"   --->   Operation 833 'zext' 'zext_ln415_1165' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 834 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1022 = add i16 %trunc_ln708_14, i16 %zext_ln415_1165"   --->   Operation 834 'add' 'add_ln415_1022' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_8828 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1022, i32"   --->   Operation 835 'bitselect' 'tmp_8828' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_15)   --->   "%xor_ln416_1093 = xor i1 %tmp_8828, i1"   --->   Operation 836 'xor' 'xor_ln416_1093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 837 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_15 = and i1 %tmp_8827, i1 %xor_ln416_1093"   --->   Operation 837 'and' 'and_ln416_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_15)   --->   "%select_ln778_15 = select i1 %and_ln416_15, i1 %icmp_ln874_31, i1 %icmp_ln768_15"   --->   Operation 838 'select' 'select_ln778_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2044)   --->   "%tmp_8829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1093, i32"   --->   Operation 839 'bitselect' 'tmp_8829' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2044)   --->   "%xor_ln780_1021 = xor i1 %tmp_8829, i1"   --->   Operation 840 'xor' 'xor_ln780_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2044)   --->   "%and_ln780_1021 = and i1 %icmp_ln874_30, i1 %xor_ln780_1021"   --->   Operation 841 'and' 'and_ln780_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2044)   --->   "%select_ln780_15 = select i1 %and_ln416_15, i1 %and_ln780_1021, i1 %icmp_ln874_31"   --->   Operation 842 'select' 'select_ln780_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1021)   --->   "%and_ln781_1021 = and i1 %and_ln416_15, i1 %icmp_ln874_31"   --->   Operation 843 'and' 'and_ln781_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_15)   --->   "%xor_ln785_2164 = xor i1 %select_ln778_15, i1"   --->   Operation 844 'xor' 'xor_ln785_2164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_15)   --->   "%or_ln785_1092 = or i1 %tmp_8828, i1 %xor_ln785_2164"   --->   Operation 845 'or' 'or_ln785_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_15)   --->   "%xor_ln785_2165 = xor i1 %tmp_8824, i1"   --->   Operation 846 'xor' 'xor_ln785_2165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 847 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_15 = and i1 %or_ln785_1092, i1 %xor_ln785_2165"   --->   Operation 847 'and' 'and_ln785_15' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 848 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2044 = and i1 %tmp_8828, i1 %select_ln780_15"   --->   Operation 848 'and' 'and_ln786_2044' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1021)   --->   "%or_ln786_1021 = or i1 %and_ln781_1021, i1 %and_ln786_2044"   --->   Operation 849 'or' 'or_ln786_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1021)   --->   "%xor_ln786_1021 = xor i1 %or_ln786_1021, i1"   --->   Operation 850 'xor' 'xor_ln786_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1021)   --->   "%and_ln786_2045 = and i1 %tmp_8824, i1 %xor_ln786_1021"   --->   Operation 851 'and' 'and_ln786_2045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1949)   --->   "%select_ln384_1948 = select i1 %and_ln785_15, i16, i16"   --->   Operation 852 'select' 'select_ln384_1948' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 853 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1021 = or i1 %and_ln785_15, i1 %and_ln786_2045"   --->   Operation 853 'or' 'or_ln384_1021' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 854 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1949 = select i1 %or_ln384_1021, i16 %select_ln384_1948, i16 %add_ln415_1022"   --->   Operation 854 'select' 'select_ln384_1949' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 855 [1/2] (1.15ns)   --->   "%weights_load_16 = load i8 %weights_addr_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 855 'load' 'weights_load_16' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i16 %weights_load_16"   --->   Operation 856 'sext' 'sext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 857 [1/1] (1.94ns)   --->   "%mul_ln1118_1094 = mul i32 %sext_ln1116_2, i32 %sext_ln1118_39"   --->   Operation 857 'mul' 'mul_ln1118_1094' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_8830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1094, i32"   --->   Operation 858 'bitselect' 'tmp_8830' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 859 [1/1] (0.00ns)   --->   "%trunc_ln718_1094 = trunc i32 %mul_ln1118_1094"   --->   Operation 859 'trunc' 'trunc_ln718_1094' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 860 [1/1] (0.59ns)   --->   "%icmp_ln718_16 = icmp_ne  i9 %trunc_ln718_1094, i9"   --->   Operation 860 'icmp' 'icmp_ln718_16' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 861 [1/1] (0.00ns)   --->   "%Range2_V_2_4 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1094, i32, i32"   --->   Operation 861 'partselect' 'Range2_V_2_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 862 [1/1] (0.63ns)   --->   "%icmp_ln874_32 = icmp_eq  i5 %Range2_V_2_4, i5"   --->   Operation 862 'icmp' 'icmp_ln874_32' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 863 [1/1] (0.00ns)   --->   "%Range1_V_2_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1094, i32, i32"   --->   Operation 863 'partselect' 'Range1_V_2_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 864 [1/1] (0.61ns)   --->   "%icmp_ln874_33 = icmp_eq  i6 %Range1_V_2_4, i6"   --->   Operation 864 'icmp' 'icmp_ln874_33' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 865 [1/1] (0.61ns)   --->   "%icmp_ln768_16 = icmp_eq  i6 %Range1_V_2_4, i6"   --->   Operation 865 'icmp' 'icmp_ln768_16' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 866 [1/2] (1.15ns)   --->   "%weights_load_17 = load i8 %weights_addr_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 866 'load' 'weights_load_17' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i16 %weights_load_17"   --->   Operation 867 'sext' 'sext_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 868 [1/1] (1.94ns)   --->   "%mul_ln1118_1095 = mul i32 %sext_ln1116_2, i32 %sext_ln1118_40"   --->   Operation 868 'mul' 'mul_ln1118_1095' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_8836 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1095, i32"   --->   Operation 869 'bitselect' 'tmp_8836' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln718_1095 = trunc i32 %mul_ln1118_1095"   --->   Operation 870 'trunc' 'trunc_ln718_1095' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 871 [1/1] (0.59ns)   --->   "%icmp_ln718_17 = icmp_ne  i9 %trunc_ln718_1095, i9"   --->   Operation 871 'icmp' 'icmp_ln718_17' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 872 [1/1] (0.00ns)   --->   "%Range2_V_2_5 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1095, i32, i32"   --->   Operation 872 'partselect' 'Range2_V_2_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 873 [1/1] (0.63ns)   --->   "%icmp_ln874_34 = icmp_eq  i5 %Range2_V_2_5, i5"   --->   Operation 873 'icmp' 'icmp_ln874_34' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 874 [1/1] (0.00ns)   --->   "%Range1_V_2_5 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1095, i32, i32"   --->   Operation 874 'partselect' 'Range1_V_2_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 875 [1/1] (0.61ns)   --->   "%icmp_ln874_35 = icmp_eq  i6 %Range1_V_2_5, i6"   --->   Operation 875 'icmp' 'icmp_ln874_35' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 876 [1/1] (0.61ns)   --->   "%icmp_ln768_17 = icmp_eq  i6 %Range1_V_2_5, i6"   --->   Operation 876 'icmp' 'icmp_ln768_17' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln703_830 = sext i16 %select_ln340_132"   --->   Operation 877 'sext' 'sext_ln703_830' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln703_831 = sext i16 %select_ln384_1947"   --->   Operation 878 'sext' 'sext_ln703_831' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 879 [1/1] (0.78ns)   --->   "%add_ln1192_8 = add i17 %sext_ln703_831, i17 %sext_ln703_830"   --->   Operation 879 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_8858 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_8, i32"   --->   Operation 880 'bitselect' 'tmp_8858' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 881 [1/1] (0.78ns)   --->   "%add_ln703_8 = add i16 %select_ln340_132, i16 %select_ln384_1947"   --->   Operation 881 'add' 'add_ln703_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_8859 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_8, i32"   --->   Operation 882 'bitselect' 'tmp_8859' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%xor_ln785_2178 = xor i1 %tmp_8858, i1"   --->   Operation 883 'xor' 'xor_ln785_2178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%and_ln785_26 = and i1 %tmp_8859, i1 %xor_ln785_2178"   --->   Operation 884 'and' 'and_ln785_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%xor_ln786_1032 = xor i1 %tmp_8859, i1"   --->   Operation 885 'xor' 'xor_ln786_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%and_ln786_2058 = and i1 %tmp_8858, i1 %xor_ln786_1032"   --->   Operation 886 'and' 'and_ln786_2058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 887 [1/1] (0.12ns)   --->   "%xor_ln340_63 = xor i1 %tmp_8858, i1 %tmp_8859"   --->   Operation 887 'xor' 'xor_ln340_63' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%xor_ln340_64 = xor i1 %xor_ln340_63, i1"   --->   Operation 888 'xor' 'xor_ln340_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%or_ln340_8 = or i1 %and_ln785_26, i1 %xor_ln340_64"   --->   Operation 889 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%select_ln340_126 = select i1 %xor_ln340_63, i16, i16 %add_ln703_8"   --->   Operation 890 'select' 'select_ln340_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 891 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_8 = select i1 %and_ln786_2058, i16, i16 %add_ln703_8"   --->   Operation 891 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 892 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_138 = select i1 %or_ln340_8, i16 %select_ln340_126, i16 %select_ln388_8"   --->   Operation 892 'select' 'select_ln340_138' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln703_832 = sext i16 %select_ln340_133"   --->   Operation 893 'sext' 'sext_ln703_832' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln703_833 = sext i16 %select_ln384_1949"   --->   Operation 894 'sext' 'sext_ln703_833' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 895 [1/1] (0.78ns)   --->   "%add_ln1192_9 = add i17 %sext_ln703_833, i17 %sext_ln703_832"   --->   Operation 895 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_8860 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_9, i32"   --->   Operation 896 'bitselect' 'tmp_8860' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 897 [1/1] (0.78ns)   --->   "%add_ln703_9 = add i16 %select_ln340_133, i16 %select_ln384_1949"   --->   Operation 897 'add' 'add_ln703_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_8861 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_9, i32"   --->   Operation 898 'bitselect' 'tmp_8861' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%xor_ln785_2179 = xor i1 %tmp_8860, i1"   --->   Operation 899 'xor' 'xor_ln785_2179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%and_ln785_27 = and i1 %tmp_8861, i1 %xor_ln785_2179"   --->   Operation 900 'and' 'and_ln785_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%xor_ln786_1033 = xor i1 %tmp_8861, i1"   --->   Operation 901 'xor' 'xor_ln786_1033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%and_ln786_2059 = and i1 %tmp_8860, i1 %xor_ln786_1033"   --->   Operation 902 'and' 'and_ln786_2059' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 903 [1/1] (0.12ns)   --->   "%xor_ln340_65 = xor i1 %tmp_8860, i1 %tmp_8861"   --->   Operation 903 'xor' 'xor_ln340_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%xor_ln340_66 = xor i1 %xor_ln340_65, i1"   --->   Operation 904 'xor' 'xor_ln340_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%or_ln340_9 = or i1 %and_ln785_27, i1 %xor_ln340_66"   --->   Operation 905 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%select_ln340_127 = select i1 %xor_ln340_65, i16, i16 %add_ln703_9"   --->   Operation 906 'select' 'select_ln340_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 907 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_9 = select i1 %and_ln786_2059, i16, i16 %add_ln703_9"   --->   Operation 907 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 908 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_139 = select i1 %or_ln340_9, i16 %select_ln340_127, i16 %select_ln388_9"   --->   Operation 908 'select' 'select_ln340_139' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.82>
ST_11 : Operation 909 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1"   --->   Operation 909 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 910 [1/1] (0.00ns)   --->   "%specresourcelimit_ln0 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64, void @empty_0, void @empty_1, void @empty_1, void @empty_1"   --->   Operation 910 'specresourcelimit' 'specresourcelimit_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1023)   --->   "%trunc_ln708_15 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1094, i32, i32"   --->   Operation 911 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1023)   --->   "%tmp_8831 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1094, i32"   --->   Operation 912 'bitselect' 'tmp_8831' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1023)   --->   "%tmp_8832 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1094, i32"   --->   Operation 913 'bitselect' 'tmp_8832' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%tmp_8833 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1094, i32"   --->   Operation 914 'bitselect' 'tmp_8833' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1023)   --->   "%or_ln412_1166 = or i1 %tmp_8831, i1 %icmp_ln718_16"   --->   Operation 915 'or' 'or_ln412_1166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1023)   --->   "%and_ln412_16 = and i1 %or_ln412_1166, i1 %tmp_8832"   --->   Operation 916 'and' 'and_ln412_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1023)   --->   "%zext_ln415_1166 = zext i1 %and_ln412_16"   --->   Operation 917 'zext' 'zext_ln415_1166' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 918 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1023 = add i16 %trunc_ln708_15, i16 %zext_ln415_1166"   --->   Operation 918 'add' 'add_ln415_1023' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_8834 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1023, i32"   --->   Operation 919 'bitselect' 'tmp_8834' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%xor_ln416_1094 = xor i1 %tmp_8834, i1"   --->   Operation 920 'xor' 'xor_ln416_1094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 921 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_16 = and i1 %tmp_8833, i1 %xor_ln416_1094"   --->   Operation 921 'and' 'and_ln416_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_16)   --->   "%select_ln778_16 = select i1 %and_ln416_16, i1 %icmp_ln874_33, i1 %icmp_ln768_16"   --->   Operation 922 'select' 'select_ln778_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2046)   --->   "%tmp_8835 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1094, i32"   --->   Operation 923 'bitselect' 'tmp_8835' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2046)   --->   "%xor_ln780_1022 = xor i1 %tmp_8835, i1"   --->   Operation 924 'xor' 'xor_ln780_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2046)   --->   "%and_ln780_1022 = and i1 %icmp_ln874_32, i1 %xor_ln780_1022"   --->   Operation 925 'and' 'and_ln780_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2046)   --->   "%select_ln780_16 = select i1 %and_ln416_16, i1 %and_ln780_1022, i1 %icmp_ln874_33"   --->   Operation 926 'select' 'select_ln780_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1022)   --->   "%and_ln781_1022 = and i1 %and_ln416_16, i1 %icmp_ln874_33"   --->   Operation 927 'and' 'and_ln781_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_16)   --->   "%xor_ln785_2166 = xor i1 %select_ln778_16, i1"   --->   Operation 928 'xor' 'xor_ln785_2166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_16)   --->   "%or_ln785_1093 = or i1 %tmp_8834, i1 %xor_ln785_2166"   --->   Operation 929 'or' 'or_ln785_1093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_16)   --->   "%xor_ln785_2167 = xor i1 %tmp_8830, i1"   --->   Operation 930 'xor' 'xor_ln785_2167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 931 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_16 = and i1 %or_ln785_1093, i1 %xor_ln785_2167"   --->   Operation 931 'and' 'and_ln785_16' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 932 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2046 = and i1 %tmp_8834, i1 %select_ln780_16"   --->   Operation 932 'and' 'and_ln786_2046' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1022)   --->   "%or_ln786_1022 = or i1 %and_ln781_1022, i1 %and_ln786_2046"   --->   Operation 933 'or' 'or_ln786_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1022)   --->   "%xor_ln786_1022 = xor i1 %or_ln786_1022, i1"   --->   Operation 934 'xor' 'xor_ln786_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1022)   --->   "%and_ln786_2047 = and i1 %tmp_8830, i1 %xor_ln786_1022"   --->   Operation 935 'and' 'and_ln786_2047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1951)   --->   "%select_ln384_1950 = select i1 %and_ln785_16, i16, i16"   --->   Operation 936 'select' 'select_ln384_1950' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 937 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1022 = or i1 %and_ln785_16, i1 %and_ln786_2047"   --->   Operation 937 'or' 'or_ln384_1022' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 938 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1951 = select i1 %or_ln384_1022, i16 %select_ln384_1950, i16 %add_ln415_1023"   --->   Operation 938 'select' 'select_ln384_1951' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1024)   --->   "%trunc_ln708_16 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1095, i32, i32"   --->   Operation 939 'partselect' 'trunc_ln708_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1024)   --->   "%tmp_8837 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1095, i32"   --->   Operation 940 'bitselect' 'tmp_8837' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1024)   --->   "%tmp_8838 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1095, i32"   --->   Operation 941 'bitselect' 'tmp_8838' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%tmp_8839 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1095, i32"   --->   Operation 942 'bitselect' 'tmp_8839' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1024)   --->   "%or_ln412_1167 = or i1 %tmp_8837, i1 %icmp_ln718_17"   --->   Operation 943 'or' 'or_ln412_1167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1024)   --->   "%and_ln412_17 = and i1 %or_ln412_1167, i1 %tmp_8838"   --->   Operation 944 'and' 'and_ln412_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1024)   --->   "%zext_ln415_1167 = zext i1 %and_ln412_17"   --->   Operation 945 'zext' 'zext_ln415_1167' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 946 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln415_1024 = add i16 %trunc_ln708_16, i16 %zext_ln415_1167"   --->   Operation 946 'add' 'add_ln415_1024' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_8840 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1024, i32"   --->   Operation 947 'bitselect' 'tmp_8840' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%xor_ln416_1095 = xor i1 %tmp_8840, i1"   --->   Operation 948 'xor' 'xor_ln416_1095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 949 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_17 = and i1 %tmp_8839, i1 %xor_ln416_1095"   --->   Operation 949 'and' 'and_ln416_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_17)   --->   "%select_ln778_17 = select i1 %and_ln416_17, i1 %icmp_ln874_35, i1 %icmp_ln768_17"   --->   Operation 950 'select' 'select_ln778_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2048)   --->   "%tmp_8841 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1095, i32"   --->   Operation 951 'bitselect' 'tmp_8841' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2048)   --->   "%xor_ln780_1023 = xor i1 %tmp_8841, i1"   --->   Operation 952 'xor' 'xor_ln780_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2048)   --->   "%and_ln780_1023 = and i1 %icmp_ln874_34, i1 %xor_ln780_1023"   --->   Operation 953 'and' 'and_ln780_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2048)   --->   "%select_ln780_17 = select i1 %and_ln416_17, i1 %and_ln780_1023, i1 %icmp_ln874_35"   --->   Operation 954 'select' 'select_ln780_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1023)   --->   "%and_ln781_1023 = and i1 %and_ln416_17, i1 %icmp_ln874_35"   --->   Operation 955 'and' 'and_ln781_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_17)   --->   "%xor_ln785_2168 = xor i1 %select_ln778_17, i1"   --->   Operation 956 'xor' 'xor_ln785_2168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_17)   --->   "%or_ln785_1094 = or i1 %tmp_8840, i1 %xor_ln785_2168"   --->   Operation 957 'or' 'or_ln785_1094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_17)   --->   "%xor_ln785_2169 = xor i1 %tmp_8836, i1"   --->   Operation 958 'xor' 'xor_ln785_2169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 959 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln785_17 = and i1 %or_ln785_1094, i1 %xor_ln785_2169"   --->   Operation 959 'and' 'and_ln785_17' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 960 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2048 = and i1 %tmp_8840, i1 %select_ln780_17"   --->   Operation 960 'and' 'and_ln786_2048' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1023)   --->   "%or_ln786_1023 = or i1 %and_ln781_1023, i1 %and_ln786_2048"   --->   Operation 961 'or' 'or_ln786_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1023)   --->   "%xor_ln786_1023 = xor i1 %or_ln786_1023, i1"   --->   Operation 962 'xor' 'xor_ln786_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1023)   --->   "%and_ln786_2049 = and i1 %tmp_8836, i1 %xor_ln786_1023"   --->   Operation 963 'and' 'and_ln786_2049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1953)   --->   "%select_ln384_1952 = select i1 %and_ln785_17, i16, i16"   --->   Operation 964 'select' 'select_ln384_1952' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 965 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1023 = or i1 %and_ln785_17, i1 %and_ln786_2049"   --->   Operation 965 'or' 'or_ln384_1023' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 966 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1953 = select i1 %or_ln384_1023, i16 %select_ln384_1952, i16 %add_ln415_1024"   --->   Operation 966 'select' 'select_ln384_1953' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln703_834 = sext i16 %select_ln340_134"   --->   Operation 967 'sext' 'sext_ln703_834' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln703_835 = sext i16 %select_ln384_1951"   --->   Operation 968 'sext' 'sext_ln703_835' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 969 [1/1] (0.78ns)   --->   "%add_ln1192_10 = add i17 %sext_ln703_835, i17 %sext_ln703_834"   --->   Operation 969 'add' 'add_ln1192_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_8862 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_10, i32"   --->   Operation 970 'bitselect' 'tmp_8862' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 971 [1/1] (0.78ns)   --->   "%add_ln703_10 = add i16 %select_ln340_134, i16 %select_ln384_1951"   --->   Operation 971 'add' 'add_ln703_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_8863 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_10, i32"   --->   Operation 972 'bitselect' 'tmp_8863' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%xor_ln785_2180 = xor i1 %tmp_8862, i1"   --->   Operation 973 'xor' 'xor_ln785_2180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%and_ln785_28 = and i1 %tmp_8863, i1 %xor_ln785_2180"   --->   Operation 974 'and' 'and_ln785_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%xor_ln786_1034 = xor i1 %tmp_8863, i1"   --->   Operation 975 'xor' 'xor_ln786_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%and_ln786_2060 = and i1 %tmp_8862, i1 %xor_ln786_1034"   --->   Operation 976 'and' 'and_ln786_2060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 977 [1/1] (0.12ns)   --->   "%xor_ln340_67 = xor i1 %tmp_8862, i1 %tmp_8863"   --->   Operation 977 'xor' 'xor_ln340_67' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%xor_ln340_68 = xor i1 %xor_ln340_67, i1"   --->   Operation 978 'xor' 'xor_ln340_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%or_ln340_10 = or i1 %and_ln785_28, i1 %xor_ln340_68"   --->   Operation 979 'or' 'or_ln340_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%select_ln340_128 = select i1 %xor_ln340_67, i16, i16 %add_ln703_10"   --->   Operation 980 'select' 'select_ln340_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 981 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_10 = select i1 %and_ln786_2060, i16, i16 %add_ln703_10"   --->   Operation 981 'select' 'select_ln388_10' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 982 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_140 = select i1 %or_ln340_10, i16 %select_ln340_128, i16 %select_ln388_10"   --->   Operation 982 'select' 'select_ln340_140' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln703_836 = sext i16 %select_ln340_135"   --->   Operation 983 'sext' 'sext_ln703_836' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln703_837 = sext i16 %select_ln384_1953"   --->   Operation 984 'sext' 'sext_ln703_837' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 985 [1/1] (0.78ns)   --->   "%add_ln1192_11 = add i17 %sext_ln703_837, i17 %sext_ln703_836"   --->   Operation 985 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_8864 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_11, i32"   --->   Operation 986 'bitselect' 'tmp_8864' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 987 [1/1] (0.78ns)   --->   "%add_ln703_11 = add i16 %select_ln340_135, i16 %select_ln384_1953"   --->   Operation 987 'add' 'add_ln703_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_8865 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_11, i32"   --->   Operation 988 'bitselect' 'tmp_8865' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%xor_ln785_2181 = xor i1 %tmp_8864, i1"   --->   Operation 989 'xor' 'xor_ln785_2181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%and_ln785_29 = and i1 %tmp_8865, i1 %xor_ln785_2181"   --->   Operation 990 'and' 'and_ln785_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%xor_ln786_1035 = xor i1 %tmp_8865, i1"   --->   Operation 991 'xor' 'xor_ln786_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%and_ln786_2061 = and i1 %tmp_8864, i1 %xor_ln786_1035"   --->   Operation 992 'and' 'and_ln786_2061' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 993 [1/1] (0.12ns)   --->   "%xor_ln340_69 = xor i1 %tmp_8864, i1 %tmp_8865"   --->   Operation 993 'xor' 'xor_ln340_69' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%xor_ln340_70 = xor i1 %xor_ln340_69, i1"   --->   Operation 994 'xor' 'xor_ln340_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%or_ln340_11 = or i1 %and_ln785_29, i1 %xor_ln340_70"   --->   Operation 995 'or' 'or_ln340_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%select_ln340_129 = select i1 %xor_ln340_69, i16, i16 %add_ln703_11"   --->   Operation 996 'select' 'select_ln340_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 997 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_11 = select i1 %and_ln786_2061, i16, i16 %add_ln703_11"   --->   Operation 997 'select' 'select_ln388_11' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 998 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_141 = select i1 %or_ln340_11, i16 %select_ln340_129, i16 %select_ln388_11"   --->   Operation 998 'select' 'select_ln340_141' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 999 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96, i16 %select_ln340_136" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 999 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1000 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i16 %select_ln340_137" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1000 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1001 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i16 %select_ln340_138" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1001 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1002 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i96 %mrv_2, i16 %select_ln340_139" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1002 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1003 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i96 %mrv_3, i16 %select_ln340_140" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1003 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1004 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i96 %mrv_4, i16 %select_ln340_141" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1004 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1005 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i96 %mrv_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1005 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.86ns
The critical path consists of the following:
	wire read on port 'weights_offset' [5]  (0 ns)
	'add' operation ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [55]  (0.706 ns)
	'getelementptr' operation ('weights_addr_1', firmware/nnet_utils/nnet_dense_latency.h:42) [57]  (0 ns)
	'load' operation ('weights_load_1', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'weights' [58]  (1.16 ns)

 <State 2>: 3.74ns
The critical path consists of the following:
	'load' operation ('data_load') on array 'data' [14]  (1.16 ns)
	'mul' operation ('mul_ln1118') [18]  (1.94 ns)
	'icmp' operation ('icmp_ln874') [34]  (0.637 ns)

 <State 3>: 3.74ns
The critical path consists of the following:
	'load' operation ('weights_load_2', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'weights' [100]  (1.16 ns)
	'mul' operation ('mul_ln1118_1080') [102]  (1.94 ns)
	'icmp' operation ('icmp_ln874_4') [118]  (0.637 ns)

 <State 4>: 3.74ns
The critical path consists of the following:
	'load' operation ('weights_load_4', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'weights' [184]  (1.16 ns)
	'mul' operation ('mul_ln1118_1082') [186]  (1.94 ns)
	'icmp' operation ('icmp_ln874_8') [202]  (0.637 ns)

 <State 5>: 3.74ns
The critical path consists of the following:
	'load' operation ('weights_load_6', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'weights' [273]  (1.16 ns)
	'mul' operation ('mul_ln1118_1084') [275]  (1.94 ns)
	'icmp' operation ('icmp_ln874_12') [291]  (0.637 ns)

 <State 6>: 3.74ns
The critical path consists of the following:
	'load' operation ('weights_load_8', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'weights' [357]  (1.16 ns)
	'mul' operation ('mul_ln1118_1086') [359]  (1.94 ns)
	'icmp' operation ('icmp_ln874_16') [375]  (0.637 ns)

 <State 7>: 3.74ns
The critical path consists of the following:
	'load' operation ('weights_load_10', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'weights' [441]  (1.16 ns)
	'mul' operation ('mul_ln1118_1088') [443]  (1.94 ns)
	'icmp' operation ('icmp_ln874_20') [459]  (0.637 ns)

 <State 8>: 3.74ns
The critical path consists of the following:
	'load' operation ('weights_load_12', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'weights' [530]  (1.16 ns)
	'mul' operation ('mul_ln1118_1090') [532]  (1.94 ns)
	'icmp' operation ('icmp_ln874_24') [548]  (0.637 ns)

 <State 9>: 3.74ns
The critical path consists of the following:
	'load' operation ('weights_load_14', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'weights' [614]  (1.16 ns)
	'mul' operation ('mul_ln1118_1092') [616]  (1.94 ns)
	'icmp' operation ('icmp_ln874_28') [632]  (0.637 ns)

 <State 10>: 3.74ns
The critical path consists of the following:
	'load' operation ('weights_load_16', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'weights' [698]  (1.16 ns)
	'mul' operation ('mul_ln1118_1094') [700]  (1.94 ns)
	'icmp' operation ('icmp_ln874_32') [716]  (0.637 ns)

 <State 11>: 2.82ns
The critical path consists of the following:
	'add' operation ('add_ln415_1023') [711]  (0.785 ns)
	'xor' operation ('xor_ln416_1094') [713]  (0 ns)
	'and' operation ('and_ln416_16') [714]  (0.122 ns)
	'select' operation ('select_ln778_16') [720]  (0 ns)
	'xor' operation ('xor_ln785_2166') [726]  (0 ns)
	'or' operation ('or_ln785_1093') [727]  (0 ns)
	'and' operation ('and_ln785_16') [729]  (0.278 ns)
	'or' operation ('or_ln384_1022') [735]  (0.122 ns)
	'select' operation ('select_ln384_1951') [736]  (0.243 ns)
	'add' operation ('add_ln703_10') [943]  (0.785 ns)
	'select' operation ('select_ln388_10') [953]  (0.243 ns)
	'select' operation ('select_ln340_140') [954]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
