// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _reorg_yolo25_HH_
#define _reorg_yolo25_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "YOLO2_FPGA_mac_muocq.h"
#include "YOLO2_FPGA_mac_mupcA.h"

namespace ap_rtl {

struct reorg_yolo25 : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > Input_0_address0;
    sc_out< sc_logic > Input_0_ce0;
    sc_in< sc_lv<16> > Input_0_q0;
    sc_out< sc_lv<10> > Output_0_address0;
    sc_out< sc_logic > Output_0_ce0;
    sc_out< sc_logic > Output_0_we0;
    sc_out< sc_lv<32> > Output_0_d0;
    sc_out< sc_lv<10> > Output_1_address0;
    sc_out< sc_logic > Output_1_ce0;
    sc_out< sc_logic > Output_1_we0;
    sc_out< sc_lv<32> > Output_1_d0;
    sc_out< sc_lv<10> > Output_2_address0;
    sc_out< sc_logic > Output_2_ce0;
    sc_out< sc_logic > Output_2_we0;
    sc_out< sc_lv<32> > Output_2_d0;
    sc_out< sc_lv<10> > Output_3_address0;
    sc_out< sc_logic > Output_3_ce0;
    sc_out< sc_logic > Output_3_we0;
    sc_out< sc_lv<32> > Output_3_d0;
    sc_in< sc_lv<32> > TR_MIN;
    sc_in< sc_lv<32> > TC_MIN;
    sc_in< sc_logic > enable;


    // Module declarations
    reorg_yolo25(sc_module_name name);
    SC_HAS_PROCESS(reorg_yolo25);

    ~reorg_yolo25();

    sc_trace_file* mVcdFile;

    YOLO2_FPGA_mac_muocq<1,1,6,11,11,11>* YOLO2_FPGA_mac_muocq_U552;
    YOLO2_FPGA_mac_mupcA<1,1,7,8,8,13>* YOLO2_FPGA_mac_mupcA_U553;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<66> > indvar_flatten1_reg_161;
    sc_signal< sc_lv<35> > indvar_flatten2_reg_172;
    sc_signal< sc_lv<4> > indvar_flatten_reg_183;
    sc_signal< sc_lv<31> > y_reg_194;
    sc_signal< sc_lv<31> > x_reg_205;
    sc_signal< sc_lv<2> > ky_reg_216;
    sc_signal< sc_lv<2> > kx_reg_227;
    sc_signal< sc_lv<1> > enable_read_read_fu_78_p2;
    sc_signal< sc_lv<35> > bound8_fu_246_p1;
    sc_signal< sc_lv<35> > bound8_reg_661;
    sc_signal< sc_lv<66> > bound_fu_258_p2;
    sc_signal< sc_lv<66> > bound_reg_666;
    sc_signal< sc_lv<1> > exitcond_flatten2_fu_264_p2;
    sc_signal< sc_lv<1> > exitcond_flatten2_reg_671;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten2_reg_671_pp0_iter1_reg;
    sc_signal< sc_lv<66> > indvar_flatten_next2_fu_269_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_275_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_680;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_280_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_reg_692;
    sc_signal< sc_lv<1> > exitcond_flatten1_fu_286_p2;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_697;
    sc_signal< sc_lv<1> > exitcond_flatten_mid_fu_292_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_mid_reg_702;
    sc_signal< sc_lv<1> > tmp_1_fu_298_p2;
    sc_signal< sc_lv<1> > tmp_1_reg_711;
    sc_signal< sc_lv<4> > indvar_flatten_next_fu_310_p3;
    sc_signal< sc_lv<35> > indvar_flatten_next1_fu_324_p3;
    sc_signal< sc_lv<31> > tmp_7_mid2_v_fu_385_p3;
    sc_signal< sc_lv<31> > tmp_7_mid2_v_reg_727;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<11> > tmp_24_fu_392_p1;
    sc_signal< sc_lv<11> > tmp_24_reg_732;
    sc_signal< sc_lv<11> > tmp_29_fu_461_p3;
    sc_signal< sc_lv<11> > tmp_29_reg_737;
    sc_signal< sc_lv<31> > x_mid2_fu_510_p3;
    sc_signal< sc_lv<8> > tmp_34_fu_565_p3;
    sc_signal< sc_lv<8> > tmp_34_reg_747;
    sc_signal< sc_lv<2> > ky_mid2_fu_587_p3;
    sc_signal< sc_lv<8> > Xoffset_fu_599_p2;
    sc_signal< sc_lv<8> > Xoffset_reg_757;
    sc_signal< sc_lv<2> > in_index_t_fu_605_p2;
    sc_signal< sc_lv<2> > in_index_t_reg_762;
    sc_signal< sc_lv<2> > in_index_t_reg_762_pp0_iter2_reg;
    sc_signal< sc_lv<2> > kx_1_fu_611_p2;
    sc_signal< sc_lv<11> > grp_fu_642_p3;
    sc_signal< sc_lv<11> > tmp_8_reg_771;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<31> > ap_phi_mux_y_phi_fu_198_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > tmp_23_cast_fu_623_p1;
    sc_signal< sc_lv<64> > tmp_17_cast_fu_627_p1;
    sc_signal< sc_lv<32> > tmp_7_fu_634_p1;
    sc_signal< sc_lv<34> > tmp_fu_238_p3;
    sc_signal< sc_lv<32> > bound_fu_258_p0;
    sc_signal< sc_lv<34> > bound_fu_258_p1;
    sc_signal< sc_lv<4> > indvar_flatten_op_fu_304_p2;
    sc_signal< sc_lv<35> > indvar_flatten23_op_fu_318_p2;
    sc_signal< sc_lv<7> > tmp_18_fu_332_p1;
    sc_signal< sc_lv<7> > tmp_19_fu_344_p1;
    sc_signal< sc_lv<8> > tmp_3_fu_356_p1;
    sc_signal< sc_lv<8> > tmp_2_fu_336_p3;
    sc_signal< sc_lv<31> > y_1_fu_372_p2;
    sc_signal< sc_lv<7> > tmp_25_fu_396_p1;
    sc_signal< sc_lv<8> > tmp_2_mid1_fu_400_p3;
    sc_signal< sc_lv<8> > tmp_5_fu_348_p3;
    sc_signal< sc_lv<1> > exitcond_fu_422_p2;
    sc_signal< sc_lv<31> > x_mid_fu_378_p3;
    sc_signal< sc_lv<31> > x_1_fu_433_p2;
    sc_signal< sc_lv<11> > tmp_27_fu_450_p1;
    sc_signal< sc_lv<11> > tmp_26_fu_446_p1;
    sc_signal< sc_lv<11> > tmp_28_fu_454_p3;
    sc_signal< sc_lv<7> > tmp_30_fu_468_p1;
    sc_signal< sc_lv<8> > tmp_5_mid1_fu_472_p3;
    sc_signal< sc_lv<8> > tmp_5_mid_fu_415_p3;
    sc_signal< sc_lv<2> > tmp_22_fu_366_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_not_fu_494_p2;
    sc_signal< sc_lv<1> > exitcond_mid_fu_428_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_1_fu_499_p2;
    sc_signal< sc_lv<2> > ky_mid_fu_439_p3;
    sc_signal< sc_lv<1> > exitcond_mid1_fu_504_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_523_p2;
    sc_signal< sc_lv<1> > tmp_31_fu_528_p2;
    sc_signal< sc_lv<2> > ky_1_fu_517_p2;
    sc_signal< sc_lv<8> > tmp_3_mid1_fu_541_p1;
    sc_signal< sc_lv<8> > tmp_2_mid2_fu_408_p3;
    sc_signal< sc_lv<8> > Yoffset_fu_360_p2;
    sc_signal< sc_lv<8> > tmp_32_fu_551_p3;
    sc_signal< sc_lv<8> > Yoffset_mid1_fu_545_p2;
    sc_signal< sc_lv<8> > tmp_33_fu_558_p3;
    sc_signal< sc_lv<2> > tmp_35_fu_573_p2;
    sc_signal< sc_lv<2> > tmp_8_mid_fu_487_p3;
    sc_signal< sc_lv<2> > kx_mid2_fu_533_p3;
    sc_signal< sc_lv<8> > tmp_6_fu_595_p1;
    sc_signal< sc_lv<8> > tmp_5_mid2_fu_480_p3;
    sc_signal< sc_lv<2> > tmp_8_mid2_fu_579_p3;
    sc_signal< sc_lv<13> > grp_fu_648_p3;
    sc_signal< sc_lv<6> > grp_fu_642_p0;
    sc_signal< sc_lv<7> > grp_fu_648_p0;
    sc_signal< sc_lv<8> > grp_fu_648_p1;
    sc_signal< sc_lv<8> > grp_fu_648_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<66> > bound_fu_258_p00;
    sc_signal< sc_lv<66> > bound_fu_258_p10;
    sc_signal< sc_lv<13> > grp_fu_648_p10;
    sc_signal< sc_lv<13> > grp_fu_648_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<66> ap_const_lv66_0;
    static const sc_lv<35> ap_const_lv35_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<66> ap_const_lv66_1;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<35> ap_const_lv35_1;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_1A;
    static const sc_lv<13> ap_const_lv13_35;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Input_0_address0();
    void thread_Input_0_ce0();
    void thread_Output_0_address0();
    void thread_Output_0_ce0();
    void thread_Output_0_d0();
    void thread_Output_0_we0();
    void thread_Output_1_address0();
    void thread_Output_1_ce0();
    void thread_Output_1_d0();
    void thread_Output_1_we0();
    void thread_Output_2_address0();
    void thread_Output_2_ce0();
    void thread_Output_2_d0();
    void thread_Output_2_we0();
    void thread_Output_3_address0();
    void thread_Output_3_ce0();
    void thread_Output_3_d0();
    void thread_Output_3_we0();
    void thread_Xoffset_fu_599_p2();
    void thread_Yoffset_fu_360_p2();
    void thread_Yoffset_mid1_fu_545_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter1_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_y_phi_fu_198_p4();
    void thread_ap_ready();
    void thread_bound8_fu_246_p1();
    void thread_bound_fu_258_p0();
    void thread_bound_fu_258_p00();
    void thread_bound_fu_258_p1();
    void thread_bound_fu_258_p10();
    void thread_bound_fu_258_p2();
    void thread_enable_read_read_fu_78_p2();
    void thread_exitcond_flatten1_fu_286_p2();
    void thread_exitcond_flatten2_fu_264_p2();
    void thread_exitcond_flatten_fu_275_p2();
    void thread_exitcond_flatten_mid_fu_292_p2();
    void thread_exitcond_flatten_not_fu_494_p2();
    void thread_exitcond_fu_422_p2();
    void thread_exitcond_mid1_fu_504_p2();
    void thread_exitcond_mid_fu_428_p2();
    void thread_grp_fu_642_p0();
    void thread_grp_fu_648_p0();
    void thread_grp_fu_648_p1();
    void thread_grp_fu_648_p10();
    void thread_grp_fu_648_p2();
    void thread_grp_fu_648_p20();
    void thread_in_index_t_fu_605_p2();
    void thread_indvar_flatten23_op_fu_318_p2();
    void thread_indvar_flatten_next1_fu_324_p3();
    void thread_indvar_flatten_next2_fu_269_p2();
    void thread_indvar_flatten_next_fu_310_p3();
    void thread_indvar_flatten_op_fu_304_p2();
    void thread_kx_1_fu_611_p2();
    void thread_kx_mid2_fu_533_p3();
    void thread_ky_1_fu_517_p2();
    void thread_ky_mid2_fu_587_p3();
    void thread_ky_mid_fu_439_p3();
    void thread_not_exitcond_flatten_1_fu_499_p2();
    void thread_not_exitcond_flatten_fu_280_p2();
    void thread_tmp_17_cast_fu_627_p1();
    void thread_tmp_18_fu_332_p1();
    void thread_tmp_19_fu_344_p1();
    void thread_tmp_1_fu_298_p2();
    void thread_tmp_22_fu_366_p2();
    void thread_tmp_23_cast_fu_623_p1();
    void thread_tmp_24_fu_392_p1();
    void thread_tmp_25_fu_396_p1();
    void thread_tmp_26_fu_446_p1();
    void thread_tmp_27_fu_450_p1();
    void thread_tmp_28_fu_454_p3();
    void thread_tmp_29_fu_461_p3();
    void thread_tmp_2_fu_336_p3();
    void thread_tmp_2_mid1_fu_400_p3();
    void thread_tmp_2_mid2_fu_408_p3();
    void thread_tmp_30_fu_468_p1();
    void thread_tmp_31_fu_528_p2();
    void thread_tmp_32_fu_551_p3();
    void thread_tmp_33_fu_558_p3();
    void thread_tmp_34_fu_565_p3();
    void thread_tmp_35_fu_573_p2();
    void thread_tmp_3_fu_356_p1();
    void thread_tmp_3_mid1_fu_541_p1();
    void thread_tmp_5_fu_348_p3();
    void thread_tmp_5_mid1_fu_472_p3();
    void thread_tmp_5_mid2_fu_480_p3();
    void thread_tmp_5_mid_fu_415_p3();
    void thread_tmp_6_fu_595_p1();
    void thread_tmp_7_fu_634_p1();
    void thread_tmp_7_mid2_v_fu_385_p3();
    void thread_tmp_8_mid2_fu_579_p3();
    void thread_tmp_8_mid_fu_487_p3();
    void thread_tmp_9_fu_523_p2();
    void thread_tmp_fu_238_p3();
    void thread_x_1_fu_433_p2();
    void thread_x_mid2_fu_510_p3();
    void thread_x_mid_fu_378_p3();
    void thread_y_1_fu_372_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
