
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000236                       # Number of seconds simulated (Second)
simTicks                                    236210500                       # Number of ticks simulated (Tick)
finalTick                                   236210500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     43.63                       # Real time elapsed on the host (Second)
hostTickRate                                  5414385                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1405668                       # Number of bytes of host memory used (Byte)
simInsts                                      1518352                       # Number of instructions simulated (Count)
simOps                                        2778112                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    34803                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      63679                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                          426843                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              4.497961                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.222323                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                         264225                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                      77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                        235553                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                   407                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined               90670                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           178266                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples             298829                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.788253                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.768832                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                   232958     77.96%     77.96% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                    13380      4.48%     82.43% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                    10757      3.60%     86.03% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                    11151      3.73%     89.77% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                     8725      2.92%     92.69% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                     8443      2.83%     95.51% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                     6536      2.19%     97.70% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                     4157      1.39%     99.09% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                     2722      0.91%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total               298829                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                   2782     68.04%     68.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    14      0.34%     68.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     68.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    12      0.29%     68.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  21      0.51%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                   713     17.44%     86.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  458     11.20%     97.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead               39      0.95%     98.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite              50      1.22%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         2244      0.95%      0.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu       174866     74.24%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult           19      0.01%     75.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         1463      0.62%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd          591      0.25%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt           48      0.02%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd          494      0.21%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu         1415      0.60%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         1289      0.55%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         1068      0.45%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift          427      0.18%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead        34111     14.48%     92.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite        14276      6.06%     98.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead         2072      0.88%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite         1170      0.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total        235553                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.551849                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                               4089                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.017359                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                  756535                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites                 338435                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses         218674                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                    17896                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                   16614                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses            8228                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                     228410                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                        8988                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                     3658                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                            960                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         128014                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads         36799                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores        17126                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads         1032                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores          371                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch          343      1.08%      1.08% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return         1346      4.24%      5.33% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect         1467      4.63%      9.95% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          290      0.91%     10.87% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond        26405     83.27%     94.13% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond         1417      4.47%     98.60% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     98.60% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond          443      1.40%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total         31711                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch          319      2.33%      2.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return          597      4.36%      6.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect          799      5.84%     12.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          204      1.49%     14.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond        10803     78.93%     92.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond          722      5.28%     98.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     98.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond          242      1.77%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total        13686                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch           65      2.64%      2.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            5      0.20%      2.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          259     10.51%     13.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect           92      3.73%     17.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond         1651     67.00%     84.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          249     10.11%     94.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     94.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          143      5.80%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total         2464                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          148      7.38%      8.58% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect           84      4.19%     12.77% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond         1481     73.87%     86.63% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          138      6.88%     93.52% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.52% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          130      6.48%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total         2005                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget        18755     59.14%     59.14% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB        11502     36.27%     95.41% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS         1346      4.24%     99.66% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect          108      0.34%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total        31711                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch         1897     83.53%     83.53% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return          357     15.72%     99.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            5      0.22%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           12      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total         2271                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted            26748                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken        10293                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect             2464                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss           656                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted         2082                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted          382                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups               31711                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                1777                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                  15512                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.489168                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1117                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups            733                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               108                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             625                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch          343      1.08%      1.08% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return         1346      4.24%      5.33% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect         1467      4.63%      9.95% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          290      0.91%     10.87% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond        26405     83.27%     94.13% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond         1417      4.47%     98.60% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     98.60% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond          443      1.40%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total        31711                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch          116      0.72%      0.72% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return         1346      8.31%      9.03% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect          375      2.31%     11.34% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          290      1.79%     13.13% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond        13293     82.06%     95.19% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          336      2.07%     97.27% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     97.27% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond          443      2.73%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total        16199                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          259     14.58%     14.58% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     14.58% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond         1269     71.41%     85.99% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          249     14.01%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total         1777                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          259     14.58%     14.58% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.58% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond         1269     71.41%     85.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          249     14.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total         1777                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups          733                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits          108                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses          625                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          235                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords          968                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                2354                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                  2349                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes              1600                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                   749                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct                749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts          89771                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             2124                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples       285911                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.607294                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.773763                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0         242135     84.69%     84.69% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1          10161      3.55%     88.24% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2           7063      2.47%     90.71% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3           7909      2.77%     93.48% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4           2943      1.03%     94.51% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5           2976      1.04%     95.55% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6            979      0.34%     95.89% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7            868      0.30%     96.20% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8          10877      3.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total       285911                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                         20                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                  754                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples        10877                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts               94897                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP         94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP          173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 4.497961                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.222323                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs             36036                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts              5410                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts           168984                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts           24343                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts          11693                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu0.decode.idleCycles                   75686                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles               178870                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                    35021                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles                 6941                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                  2311                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved               10949                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  532                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts                285068                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 2835                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts             231895                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches           21479                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts          35291                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts         15157                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           0.543279                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads        119896                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites        82911                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads         11929                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites         6544                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads       283637                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites       168716                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs            50448                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads        96793                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches             12956                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                       189917                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                   5664                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 248                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         1324                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles        33093                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                    18852                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 1132                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples            298829                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.037583                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.518547                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                  249345     83.44%     83.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                    3121      1.04%     84.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                    2621      0.88%     85.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                    2698      0.90%     86.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                    4002      1.34%     87.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                    3119      1.04%     88.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                    3498      1.17%     89.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                    2388      0.80%     90.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                   28037      9.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total              298829                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts               167454                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.392308                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches             31711                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.074292                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles        71415                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                     2311                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                    100702                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                    4677                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts                264302                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 309                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                   36799                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                  17126                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                   45                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                      678                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                    3628                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents            79                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect           459                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         2012                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                2471                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                  228371                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount                 226902                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                   169151                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                   289976                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.531582                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.583328                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                       2224                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  12456                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  15                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                 79                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                  5433                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   671                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples             24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            66.994865                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          154.638993                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9                 18695     76.80%     76.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                  30      0.12%     76.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                  89      0.37%     77.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                 101      0.41%     77.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                  68      0.28%     77.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  39      0.16%     78.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                  21      0.09%     78.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  24      0.10%     78.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  19      0.08%     78.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                  17      0.07%     78.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                18      0.07%     78.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                66      0.27%     78.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               125      0.51%     79.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               222      0.91%     80.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               238      0.98%     81.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159               304      1.25%     82.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169               214      0.88%     83.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               353      1.45%     84.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               357      1.47%     86.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199               369      1.52%     87.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209               275      1.13%     88.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               227      0.93%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               174      0.71%     90.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               151      0.62%     91.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                81      0.33%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259               100      0.41%     91.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                89      0.37%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279               105      0.43%     92.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                83      0.34%     93.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                64      0.26%     93.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows            1625      6.68%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1583                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total               24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                  33188                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  15161                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      764                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      128                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                  19049                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      429                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                  2311                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                   79352                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                 128192                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          2431                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                    37685                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles                48858                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts                277128                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                  978                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                 11957                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                   763                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                 36929                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands             509857                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                     974342                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                  361920                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                    18335                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps               324090                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  185767                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     87                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 74                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                    33305                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                          536903                       # The number of ROB reads (Count)
system.cpu0.rob.writes                         539804                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                   94897                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                    173632                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu1.numCycles                          431073                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              4.542536                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.220141                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                         264632                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                      77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                        235784                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   390                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               91077                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           178881                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples             300693                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.784135                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.762981                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                   234576     78.01%     78.01% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                    13436      4.47%     82.48% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                    10924      3.63%     86.11% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                    11220      3.73%     89.84% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                     8786      2.92%     92.77% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                     8402      2.79%     95.56% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                     6492      2.16%     97.72% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                     4122      1.37%     99.09% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                     2735      0.91%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total               300693                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   2784     68.00%     68.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     68.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     68.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     68.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     68.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     68.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     68.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     68.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     68.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     68.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     68.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     2      0.05%     68.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                    15      0.37%     68.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     68.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                    17      0.42%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                  21      0.51%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   706     17.24%     86.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  458     11.19%     97.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead               38      0.93%     98.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite              53      1.29%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass         2278      0.97%      0.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu       174971     74.21%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           19      0.01%     75.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv         1463      0.62%     75.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd          594      0.25%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           48      0.02%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd          502      0.21%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu         1427      0.61%     76.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt         1307      0.55%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc         1069      0.45%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift          428      0.18%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead        34047     14.44%     92.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite        14282      6.06%     98.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead         2143      0.91%     99.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite         1206      0.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total        235784                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.546970                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                               4094                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.017363                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                  758537                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                 338804                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses         218881                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                    18208                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                   17058                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses            8332                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                     228452                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                        9148                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                     3626                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                            989                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         130380                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads         36884                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores        17134                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads          902                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores          350                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch          343      1.08%      1.08% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return         1354      4.26%      5.34% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect         1483      4.66%     10.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect          288      0.91%     10.91% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond        26446     83.17%     94.08% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond         1434      4.51%     98.59% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     98.59% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond          449      1.41%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total         31797                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch          319      2.32%      2.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return          605      4.39%      6.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect          815      5.92%     12.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect          202      1.47%     14.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond        10844     78.74%     92.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond          739      5.37%     98.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     98.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond          248      1.80%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total        13772                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch           65      2.64%      2.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            3      0.12%      2.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect          259     10.54%     13.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect           92      3.74%     17.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond         1649     67.09%     84.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond          248     10.09%     94.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     94.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond          142      5.78%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total         2458                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect          144      7.20%      8.40% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect           84      4.20%     12.60% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond         1478     73.90%     86.50% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond          140      7.00%     93.50% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.50% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond          130      6.50%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total         2000                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget        18802     59.13%     59.13% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB        11532     36.27%     95.40% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS         1354      4.26%     99.66% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect          109      0.34%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total        31797                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch         1893     83.58%     83.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return          357     15.76%     99.34% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            3      0.13%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect           12      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total         2265                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted            26789                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken        10304                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect             2458                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           656                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted         2075                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted          383                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups               31797                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                1773                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                  15566                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.489543                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted           1118                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups            737                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits               109                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             628                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch          343      1.08%      1.08% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return         1354      4.26%      5.34% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect         1483      4.66%     10.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect          288      0.91%     10.91% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond        26446     83.17%     94.08% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond         1434      4.51%     98.59% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     98.59% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond          449      1.41%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total        31797                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch          116      0.71%      0.71% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return         1354      8.34%      9.06% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          388      2.39%     11.45% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect          288      1.77%     13.22% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond        13305     81.97%     95.19% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond          331      2.04%     97.23% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     97.23% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond          449      2.77%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total        16231                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect          259     14.61%     14.61% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%     14.61% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond         1266     71.40%     86.01% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond          248     13.99%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total         1773                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect          259     14.61%     14.61% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.61% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond         1266     71.40%     86.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond          248     13.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total         1773                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups          737                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits          109                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses          628                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords          234                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords          971                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                2376                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                  2371                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes              1622                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                   749                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.commitSquashedInsts          90020                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts             2137                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples       287744                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.603425                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.768230                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0         243914     84.77%     84.77% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1          10211      3.55%     88.32% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2           7055      2.45%     90.77% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3           7945      2.76%     93.53% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4           2936      1.02%     94.55% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5           2975      1.03%     95.58% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6            974      0.34%     95.92% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7            859      0.30%     96.22% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8          10875      3.78%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total       287744                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         20                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                  754                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples        10875                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numInsts               94897                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps                173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP         94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP          173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 4.542536                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.220141                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs             36036                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts              5410                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts           168984                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts           24343                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts          11693                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu1.decode.idleCycles                   75212                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles               181215                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                    34847                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles                 7096                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                  2323                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved               10955                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  531                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts                285513                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 2838                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts             232158                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches           21497                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts          35308                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts         15188                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           0.538558                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads        119844                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites        82927                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads         12078                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites         6615                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads       283791                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites       168896                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs            50496                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads        96897                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches             12995                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                       189774                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                   5686                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 354                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         1411                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles        33906                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                    18912                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 1143                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples            300693                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.033769                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.514219                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                  251071     83.50%     83.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                    3127      1.04%     84.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                    2638      0.88%     85.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                    2678      0.89%     86.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                    4021      1.34%     87.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                    3142      1.04%     88.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                    3548      1.18%     89.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                    2416      0.80%     90.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                   28052      9.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total              300693                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts               167774                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.389201                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches             31797                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.073762                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles        72405                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                     2323                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    105574                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                    3155                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                264709                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                 314                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                   36884                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                  17134                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   45                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      675                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                    2084                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            79                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           460                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect         2023                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                2483                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                  228669                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                 227213                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                   169361                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                   290621                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.527087                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.582756                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                       2260                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  12541                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                  17                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 79                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                  5441                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                   681                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples             24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            68.686234                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          164.222323                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                 18674     76.71%     76.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                  29      0.12%     76.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                  67      0.28%     77.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                 157      0.64%     77.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                  83      0.34%     78.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                  40      0.16%     78.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                  24      0.10%     78.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                  26      0.11%     78.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                  20      0.08%     78.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  22      0.09%     78.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                29      0.12%     78.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                22      0.09%     78.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               118      0.48%     79.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               281      1.15%     80.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149               277      1.14%     81.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159               282      1.16%     82.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169               283      1.16%     83.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179               284      1.17%     85.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               280      1.15%     86.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               293      1.20%     87.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209               252      1.04%     88.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               197      0.81%     89.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               178      0.73%     90.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               130      0.53%     90.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               129      0.53%     91.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259               123      0.51%     91.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269               105      0.43%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               115      0.47%     92.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                94      0.39%     92.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               100      0.41%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows            1629      6.69%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2469                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total               24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                  33243                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                  15193                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      733                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      140                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                  19127                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      456                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                  2323                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                   78870                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                 131251                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles          2511                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                    37655                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles                48083                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts                277641                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                 1222                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                 11430                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  1145                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                 35474                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands             510570                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                     975824                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                  362573                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                    18695                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps               324090                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                  186480                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     88                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 75                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                    34060                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                          538974                       # The number of ROB reads (Count)
system.cpu1.rob.writes                         540324                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                   94897                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                    173632                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu10.numCycles                         454885                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                             4.793460                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                             0.208618                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                        264679                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                     77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                       235820                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                  404                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined              91124                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined          179080                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples            315201                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.748158                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.729869                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                  248997     79.00%     79.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                   13554      4.30%     83.30% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                   10926      3.47%     86.76% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                   11246      3.57%     90.33% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                    8707      2.76%     93.09% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                    8374      2.66%     95.75% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                    6539      2.07%     97.82% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                    4120      1.31%     99.13% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                    2738      0.87%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total              315201                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                  2822     68.25%     68.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                   16      0.39%     68.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%     68.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                   12      0.29%     68.92% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%     68.92% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%     68.92% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%     68.92% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0      0.00%     68.92% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                 20      0.48%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0      0.00%     69.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                  713     17.24%     86.65% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                 461     11.15%     97.80% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead              38      0.92%     98.72% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite             53      1.28%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass         2276      0.97%      0.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu       175021     74.22%     75.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           19      0.01%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv         1463      0.62%     75.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd          593      0.25%     76.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     76.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt           48      0.02%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd          487      0.21%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu         1437      0.61%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt         1276      0.54%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc         1065      0.45%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift          426      0.18%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead        34067     14.45%     92.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite        14301      6.06%     98.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead         2134      0.90%     99.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite         1207      0.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total       235820                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.518417                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                              4135                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.017535                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads                 773290                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites                339029                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses        218940                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                   18090                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                  16924                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses           8265                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                    228589                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                       9090                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                    3609                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.timesIdled                          1022                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                        139684                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.MemDepUnit__0.insertedLoads        36833                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores        17191                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads          902                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores          341                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch          344      1.08%      1.08% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return         1348      4.24%      5.33% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect         1481      4.66%      9.99% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect          293      0.92%     10.91% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond        26415     83.14%     94.05% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond         1435      4.52%     98.56% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0      0.00%     98.56% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond          457      1.44%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total        31773                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch          320      2.33%      2.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return          599      4.36%      6.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect          813      5.91%     12.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect          207      1.51%     14.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond        10813     78.65%     92.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond          740      5.38%     98.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0      0.00%     98.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond          256      1.86%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total        13748                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch           65      2.64%      2.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            6      0.24%      2.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect          261     10.61%     13.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect           94      3.82%     17.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond         1643     66.79%     84.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond          249     10.12%     94.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0      0.00%     94.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond          142      5.77%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total         2460                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect          148      7.41%      8.61% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect           84      4.20%     12.81% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond         1476     73.87%     86.69% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond          136      6.81%     93.49% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.49% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond          130      6.51%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total         1998                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget        18799     59.17%     59.17% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB        11516     36.24%     95.41% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS         1348      4.24%     99.65% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect          110      0.35%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total        31773                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch         1896     83.63%     83.63% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return          353     15.57%     99.21% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            6      0.26%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect           12      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total         2267                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted           26759                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken        10304                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect            2460                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss          659                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted         2082                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted          378                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups              31773                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates               1775                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                 15498                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.487773                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted          1123                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups           750                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits              110                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses            640                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch          344      1.08%      1.08% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return         1348      4.24%      5.33% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect         1481      4.66%      9.99% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect          293      0.92%     10.91% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond        26415     83.14%     94.05% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond         1435      4.52%     98.56% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0      0.00%     98.56% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond          457      1.44%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total        31773                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch          117      0.72%      0.72% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return         1348      8.28%      9.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect          390      2.40%     11.40% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect          293      1.80%     13.20% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond        13339     81.96%     95.16% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond          331      2.03%     97.19% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0      0.00%     97.19% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond          457      2.81%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total        16275                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect          261     14.70%     14.70% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0      0.00%     14.70% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond         1265     71.27%     85.97% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond          249     14.03%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total         1775                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect          261     14.70%     14.70% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.70% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond         1265     71.27%     85.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond          249     14.03%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total         1775                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups          750                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits          110                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses          640                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords          236                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords          986                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.ras.pushes               2373                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops                 2368                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes             1619                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used                  749                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct               749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.commit.commitSquashedInsts         90032                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls            57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts            2139                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples       302189                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.574581                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.731340                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0        258432     85.52%     85.52% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1         10160      3.36%     88.88% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2          7042      2.33%     91.21% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3          7933      2.63%     93.84% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4          2937      0.97%     94.81% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5          2948      0.98%     95.79% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6           963      0.32%     96.10% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7           869      0.29%     96.39% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8         10905      3.61%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total       302189                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        20                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls                 754                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples        10905                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commitStats0.numInsts              94897                       # Number of instructions committed (thread level) (Count)
system.cpu10.commitStats0.numOps               173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP        94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP         173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                4.793460                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                0.208618                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs            36036                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts             5410                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts          168984                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts          24343                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts         11693                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu10.decode.idleCycles                  76316                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles              194554                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                   35006                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles                7001                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                 2324                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved              10947                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                 532                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts               285705                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                2846                       # Number of squashed instructions handled by decode (Count)
system.cpu10.executeStats0.numInsts            232211                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches          21493                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts         35321                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts        15203                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate          0.510483                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numCCRegReads       119898                       # Number of times the CC registers were read (Count)
system.cpu10.executeStats0.numCCRegWrites        82957                       # Number of times the CC registers were written (Count)
system.cpu10.executeStats0.numFpRegReads        11968                       # Number of times the floating registers were read (Count)
system.cpu10.executeStats0.numFpRegWrites         6556                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numIntRegReads       283877                       # Number of times the integer registers were read (Count)
system.cpu10.executeStats0.numIntRegWrites       168940                       # Number of times the integer registers were written (Count)
system.cpu10.executeStats0.numMemRefs           50524                       # Number of memory refs (Count)
system.cpu10.executeStats0.numMiscRegReads        96960                       # Number of times the Misc registers were read (Count)
system.cpu10.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.predictedBranches            12974                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                      195391                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                  5694                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                610                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles         1471                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.icacheWaitRetryStallCycles        43164                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu10.fetch.cacheLines                   18875                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                1130                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples           315201                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            0.986716                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           2.466589                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                 265579     84.26%     84.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                   3156      1.00%     85.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                   2605      0.83%     86.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                   2675      0.85%     86.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                   4027      1.28%     88.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                   3107      0.99%     89.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                   3516      1.12%     90.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                   2404      0.76%     91.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                  28132      8.93%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total             315201                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetchStats0.numInsts              167934                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate           0.369179                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.numBranches            31773                       # Number of branches fetched (Count)
system.cpu10.fetchStats0.branchRate          0.069848                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.icacheStallCycles        71718                       # ICache total stall cycles (Cycle)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                    2324                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                   114617                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                   3133                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts               264756                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                312                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                  36833                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                 17191                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  45                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                     681                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                   2064                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents           75                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect          453                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect         2038                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts               2491                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit                 228676                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount                227205                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                  169266                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                  290308                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.499478                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.583057                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                      2228                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                 12490                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                 17                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                75                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                 5498                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  3                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                  672                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples            24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           77.856591                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         183.067226                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9                18670     76.70%     76.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19                 15      0.06%     76.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29                 25      0.10%     76.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39                 53      0.22%     77.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49                 84      0.35%     77.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59                 85      0.35%     77.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69                 47      0.19%     77.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                 40      0.16%     78.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                 20      0.08%     78.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                 22      0.09%     78.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109               29      0.12%     78.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119               34      0.14%     78.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129               23      0.09%     78.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139               47      0.19%     78.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149              180      0.74%     79.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159              240      0.99%     80.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169              248      1.02%     81.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179              279      1.15%     82.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189              283      1.16%     83.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199              266      1.09%     84.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209              219      0.90%     85.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219              209      0.86%     86.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229              202      0.83%     87.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239              133      0.55%     88.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249              167      0.69%     88.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259              125      0.51%     89.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269               92      0.38%     89.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279              134      0.55%     90.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289              126      0.52%     90.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299              104      0.43%     91.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows           2142      8.80%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           2375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total              24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses                 33230                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                 15209                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                     827                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                     139                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                 19096                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                     495                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                 2324                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                  79977                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles                138821                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles         2575                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                   37706                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles               53798                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts               277846                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents                 931                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents                12688                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents                 1028                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents                41397                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.renamedOperands            511088                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                    976745                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups                 362886                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                   18587                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps              324090                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                 186998                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                    87                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                75                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                   33740                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                         553401                       # The number of ROB reads (Count)
system.cpu10.rob.writes                        540409                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                  94897                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                   173632                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu10.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu11.numCycles                         465740                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                             4.907847                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                             0.203755                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                        264175                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                     77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                       235703                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                  433                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined              90620                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined          177016                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples            316872                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.743843                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.725700                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                  250819     79.15%     79.15% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                   13413      4.23%     83.39% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                   10850      3.42%     86.81% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                   11253      3.55%     90.36% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                    8743      2.76%     93.12% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                    8411      2.65%     95.78% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                    6558      2.07%     97.85% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                    4144      1.31%     99.15% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                    2681      0.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total              316872                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                  2780     68.04%     68.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%     68.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                   15      0.37%     68.40% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%     68.40% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                   10      0.24%     68.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%     68.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%     68.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%     68.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0      0.00%     68.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                 21      0.51%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0      0.00%     69.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                  707     17.30%     86.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                 463     11.33%     97.80% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead              37      0.91%     98.70% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite             53      1.30%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass         2209      0.94%      0.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu       174978     74.24%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           18      0.01%     75.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv         1470      0.62%     75.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd          587      0.25%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt           48      0.02%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd          490      0.21%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu         1410      0.60%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt         1277      0.54%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc         1064      0.45%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift          429      0.18%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead        34127     14.48%     92.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite        14292      6.06%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead         2107      0.89%     99.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite         1197      0.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total       235703                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.506083                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                              4086                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.017335                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads                 774826                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites                338275                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses        218900                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                   17971                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                  16668                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses           8224                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                    228558                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                       9022                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                    3623                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.timesIdled                          1036                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                        148868                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.MemDepUnit__0.insertedLoads        36802                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores        17135                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads          853                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores          302                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch          341      1.07%      1.07% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return         1351      4.25%      5.33% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect         1472      4.63%      9.96% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect          285      0.90%     10.86% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond        26443     83.26%     94.12% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond         1430      4.50%     98.62% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0      0.00%     98.62% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond          437      1.38%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total        31759                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch          317      2.31%      2.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return          602      4.38%      6.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect          804      5.85%     12.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect          199      1.45%     13.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond        10841     78.94%     92.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond          735      5.35%     98.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0      0.00%     98.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond          236      1.72%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total        13734                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch           65      2.63%      2.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            6      0.24%      2.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect          259     10.49%     13.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect           92      3.72%     17.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond         1658     67.13%     84.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond          248     10.04%     94.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0      0.00%     94.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond          142      5.75%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total         2470                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect          149      7.44%      8.63% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect           84      4.19%     12.82% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond         1479     73.80%     86.63% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond          138      6.89%     93.51% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.51% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond          130      6.49%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total         2004                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget        18819     59.26%     59.26% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB        11480     36.15%     95.40% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS         1351      4.25%     99.66% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect          109      0.34%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total        31759                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch         1903     83.61%     83.61% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return          355     15.60%     99.21% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            6      0.26%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect           12      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total         2276                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted           26784                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken        10262                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect            2470                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss          657                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted         2089                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted          381                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups              31759                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates               1784                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                 15504                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.488177                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted          1117                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups           722                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits              109                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses            613                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch          341      1.07%      1.07% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return         1351      4.25%      5.33% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect         1472      4.63%      9.96% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect          285      0.90%     10.86% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond        26443     83.26%     94.12% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond         1430      4.50%     98.62% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0      0.00%     98.62% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond          437      1.38%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total        31759                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch          117      0.72%      0.72% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return         1351      8.31%      9.03% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect          396      2.44%     11.47% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect          285      1.75%     13.22% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond        13333     82.02%     95.24% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond          336      2.07%     97.31% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0      0.00%     97.31% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond          437      2.69%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total        16255                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect          259     14.52%     14.52% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0      0.00%     14.52% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond         1277     71.58%     86.10% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond          248     13.90%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total         1784                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect          259     14.52%     14.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond         1277     71.58%     86.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond          248     13.90%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total         1784                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups          722                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits          109                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses          613                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords          234                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords          956                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.ras.pushes               2359                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops                 2354                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes             1605                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used                  749                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct               749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.commit.commitSquashedInsts         89535                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls            57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts            2122                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples       303931                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.571288                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.726343                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0        260149     85.59%     85.59% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1         10158      3.34%     88.94% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2          7066      2.32%     91.26% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3          7934      2.61%     93.87% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4          2946      0.97%     94.84% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5          2950      0.97%     95.81% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6           974      0.32%     96.13% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7           870      0.29%     96.42% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8         10884      3.58%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total       303931                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        20                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls                 754                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples        10884                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commitStats0.numInsts              94897                       # Number of instructions committed (thread level) (Count)
system.cpu11.commitStats0.numOps               173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP        94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP         173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                4.907847                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                0.203755                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs            36036                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts             5410                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts          168984                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts          24343                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts         11693                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu11.decode.idleCycles                  76569                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles              196167                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                   34818                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles                7013                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                 2305                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved              10925                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                 531                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts               284753                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                2841                       # Number of squashed instructions handled by decode (Count)
system.cpu11.executeStats0.numInsts            232080                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches          21524                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts         35361                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts        15189                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate          0.498304                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numCCRegReads       120175                       # Number of times the CC registers were read (Count)
system.cpu11.executeStats0.numCCRegWrites        83090                       # Number of times the CC registers were written (Count)
system.cpu11.executeStats0.numFpRegReads        11901                       # Number of times the floating registers were read (Count)
system.cpu11.executeStats0.numFpRegWrites         6525                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numIntRegReads       284199                       # Number of times the integer registers were read (Count)
system.cpu11.executeStats0.numIntRegWrites       168875                       # Number of times the integer registers were written (Count)
system.cpu11.executeStats0.numMemRefs           50550                       # Number of memory refs (Count)
system.cpu11.executeStats0.numMiscRegReads        96928                       # Number of times the Misc registers were read (Count)
system.cpu11.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.predictedBranches            12940                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                      199740                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                  5650                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                315                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles         1268                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.icacheWaitRetryStallCycles        38657                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu11.fetch.cacheLines                   18873                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                1143                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples           316872                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.979771                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.459031                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                 267335     84.37%     84.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                   3121      0.98%     85.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                   2623      0.83%     86.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                   2686      0.85%     87.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                   4023      1.27%     88.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                   3104      0.98%     89.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                   3499      1.10%     90.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                   2417      0.76%     91.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                  28064      8.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total             316872                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetchStats0.numInsts              167744                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate           0.360167                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.numBranches            31759                       # Number of branches fetched (Count)
system.cpu11.fetchStats0.branchRate          0.068190                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.icacheStallCycles        74067                       # ICache total stall cycles (Cycle)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                    2305                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                   114845                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                   3905                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts               264252                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                293                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                  36802                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                 17135                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  45                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                     722                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                   2787                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents           73                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect          459                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect         2013                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts               2472                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit                 228551                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount                227124                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                  169263                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                  290670                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.487663                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.582320                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                      2228                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                 12459                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                 14                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                73                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                 5442                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  2                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                  699                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples            24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           77.199523                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         176.534928                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9                18733     76.95%     76.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19                 25      0.10%     77.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29                 29      0.12%     77.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39                 25      0.10%     77.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49                105      0.43%     77.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59                 74      0.30%     78.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69                 71      0.29%     78.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79                 25      0.10%     78.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89                 15      0.06%     78.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99                 13      0.05%     78.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109               10      0.04%     78.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119               19      0.08%     78.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129               25      0.10%     78.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139               40      0.16%     78.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149               87      0.36%     79.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159              183      0.75%     80.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169              270      1.11%     81.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179              251      1.03%     82.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189              286      1.17%     83.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199              196      0.81%     84.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209              247      1.01%     85.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219              272      1.12%     86.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229              244      1.00%     87.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239              207      0.85%     88.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249              173      0.71%     88.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259              181      0.74%     89.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269              129      0.53%     90.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279              170      0.70%     90.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289              104      0.43%     91.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299               90      0.37%     91.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows           2044      8.40%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           1936                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total              24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses                 33224                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                 15193                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                     872                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                     140                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                 19062                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                     483                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                 2305                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                  80233                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles                141278                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles         2640                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                   37528                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles               52888                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts               276954                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents                1763                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents                11191                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents                 1585                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents                39965                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.renamedOperands            509871                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                    974283                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups                 362130                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                   18289                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps              324090                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                 185781                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                    88                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                75                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                   33884                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                         554667                       # The number of ROB reads (Count)
system.cpu11.rob.writes                        539344                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                  94897                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                   173632                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu12.numCycles                         447585                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                             4.716535                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                             0.212020                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                        264313                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                     77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                       235611                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                  405                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined              90758                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined          178744                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples            311916                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.755367                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.736611                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                  245764     78.79%     78.79% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                   13539      4.34%     83.13% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                   10951      3.51%     86.64% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                   11237      3.60%     90.25% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                    8655      2.77%     93.02% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                    8357      2.68%     95.70% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                    6544      2.10%     97.80% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                    4162      1.33%     99.13% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                    2707      0.87%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total              311916                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                  2794     68.18%     68.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%     68.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%     68.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%     68.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%     68.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%     68.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%     68.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%     68.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%     68.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%     68.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%     68.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%     68.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%     68.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                   15      0.37%     68.55% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%     68.55% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                   13      0.32%     68.86% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%     68.86% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%     68.86% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%     68.86% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0      0.00%     68.86% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                 20      0.49%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                  706     17.23%     86.58% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                 460     11.22%     97.80% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead              36      0.88%     98.68% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite             54      1.32%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass         2245      0.95%      0.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu       174933     74.25%     75.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           19      0.01%     75.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv         1463      0.62%     75.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd          585      0.25%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt           48      0.02%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd          488      0.21%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu         1414      0.60%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt         1285      0.55%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc         1060      0.45%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift          426      0.18%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead        34065     14.46%     92.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite        14288      6.06%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead         2086      0.89%     99.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite         1206      0.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total       235611                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.526405                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                              4098                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.017393                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads                 769699                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites                338557                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses        218758                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                   17942                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                  16664                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses           8242                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                    228450                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                       9014                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                    3611                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.timesIdled                          1015                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                        135669                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.MemDepUnit__0.insertedLoads        36718                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores        17131                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads          896                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores          337                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch          344      1.08%      1.08% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return         1347      4.24%      5.32% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect         1465      4.61%      9.92% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect          294      0.92%     10.85% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond        26492     83.31%     94.16% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond         1424      4.48%     98.64% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0      0.00%     98.64% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond          433      1.36%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total        31799                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch          320      2.32%      2.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return          598      4.34%      6.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect          797      5.79%     12.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect          208      1.51%     13.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond        10890     79.06%     93.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond          729      5.29%     98.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0      0.00%     98.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond          232      1.68%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total        13774                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch           65      2.63%      2.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            5      0.20%      2.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect          261     10.57%     13.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect           94      3.81%     17.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond         1655     67.03%     84.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond          248     10.04%     94.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0      0.00%     94.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond          141      5.71%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total         2469                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect          147      7.32%      8.52% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect           84      4.18%     12.70% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond         1482     73.80%     86.50% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond          141      7.02%     93.53% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.53% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond          130      6.47%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total         2008                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget        18832     59.22%     59.22% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB        11508     36.19%     95.41% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS         1347      4.24%     99.65% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect          112      0.35%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total        31799                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch         1905     83.70%     83.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return          354     15.55%     99.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            5      0.22%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect           12      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total         2276                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted           26836                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken        10313                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect            2469                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss          662                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted         2089                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted          380                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups              31799                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates               1784                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                 15547                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.488915                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted          1123                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups           727                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits              112                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses            615                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch          344      1.08%      1.08% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return         1347      4.24%      5.32% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect         1465      4.61%      9.92% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect          294      0.92%     10.85% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond        26492     83.31%     94.16% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond         1424      4.48%     98.64% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0      0.00%     98.64% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond          433      1.36%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total        31799                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch          117      0.72%      0.72% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return         1347      8.29%      9.01% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect          374      2.30%     11.31% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect          294      1.81%     13.12% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond        13353     82.16%     95.28% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond          334      2.06%     97.34% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0      0.00%     97.34% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond          433      2.66%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total        16252                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect          261     14.63%     14.63% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0      0.00%     14.63% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond         1275     71.47%     86.10% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond          248     13.90%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total         1784                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect          261     14.63%     14.63% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.63% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond         1275     71.47%     86.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond          248     13.90%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total         1784                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups          727                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits          112                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses          615                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords          235                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords          962                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.ras.pushes               2357                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops                 2352                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes             1603                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used                  749                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct               749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.commit.commitSquashedInsts         89695                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls            57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts            2147                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples       298932                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.580841                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.739731                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0        255178     85.36%     85.36% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1         10151      3.40%     88.76% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2          7057      2.36%     91.12% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3          7925      2.65%     93.77% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4          2935      0.98%     94.75% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5          2943      0.98%     95.74% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6           965      0.32%     96.06% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7           877      0.29%     96.35% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8         10901      3.65%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total       298932                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        20                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls                 754                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples        10901                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commitStats0.numInsts              94897                       # Number of instructions committed (thread level) (Count)
system.cpu12.commitStats0.numOps               173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP        94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP         173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                4.716535                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                0.212020                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs            36036                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts             5410                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts          168984                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts          24343                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts         11693                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu12.decode.idleCycles                  77853                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles              189728                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                   35069                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles                6933                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                 2333                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved              10932                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                 533                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts               285100                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                2877                       # Number of squashed instructions handled by decode (Count)
system.cpu12.executeStats0.numInsts            232000                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches          21479                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts         35290                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts        15189                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate          0.518337                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numCCRegReads       119914                       # Number of times the CC registers were read (Count)
system.cpu12.executeStats0.numCCRegWrites        82934                       # Number of times the CC registers were written (Count)
system.cpu12.executeStats0.numFpRegReads        11941                       # Number of times the floating registers were read (Count)
system.cpu12.executeStats0.numFpRegWrites         6519                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numIntRegReads       283608                       # Number of times the integer registers were read (Count)
system.cpu12.executeStats0.numIntRegWrites       168802                       # Number of times the integer registers were written (Count)
system.cpu12.executeStats0.numMemRefs           50479                       # Number of memory refs (Count)
system.cpu12.executeStats0.numMiscRegReads        96865                       # Number of times the Misc registers were read (Count)
system.cpu12.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.predictedBranches            12967                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                      193266                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                  5710                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                516                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles         1462                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.icacheWaitRetryStallCycles        40547                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu12.fetch.cacheLines                   18865                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                1122                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples           311916                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.995957                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           2.476335                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                 262346     84.11%     84.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                   3150      1.01%     85.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                   2636      0.85%     85.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                   2650      0.85%     86.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                   4023      1.29%     88.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                   3087      0.99%     89.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                   3526      1.13%     90.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                   2384      0.76%     90.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                  28114      9.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total             311916                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetchStats0.numInsts              167757                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate           0.374805                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.numBranches            31799                       # Number of branches fetched (Count)
system.cpu12.fetchStats0.branchRate          0.071046                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.icacheStallCycles        73270                       # ICache total stall cycles (Cycle)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                    2333                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                   109502                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                   3915                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts               264390                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                309                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                  36718                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                 17131                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  45                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                     703                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                   2835                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents           75                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect          455                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect         2043                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts               2498                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit                 228453                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount                227000                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                  169132                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                  289964                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.507166                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.583286                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                      2206                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                 12375                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                 14                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                75                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                 5438                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  2                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                  689                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples            24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           76.305016                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         182.421033                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9                18675     76.72%     76.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19                 22      0.09%     76.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29                 19      0.08%     76.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39                 69      0.28%     77.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49                106      0.44%     77.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59                 50      0.21%     77.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69                 44      0.18%     77.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79                 38      0.16%     78.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89                 22      0.09%     78.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99                 13      0.05%     78.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109               22      0.09%     78.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119               16      0.07%     78.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129               44      0.18%     78.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139              189      0.78%     79.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149              306      1.26%     80.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159              331      1.36%     82.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169              266      1.09%     83.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179              246      1.01%     84.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189              224      0.92%     85.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199              154      0.63%     85.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209              200      0.82%     86.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219              234      0.96%     87.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229              180      0.74%     88.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239              233      0.96%     89.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249              146      0.60%     89.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259              135      0.55%     90.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269              107      0.44%     90.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279               87      0.36%     91.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289               97      0.40%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299               97      0.40%     91.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows           1971      8.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           1842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total              24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses                 33171                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                 15194                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                     817                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                     132                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                 19084                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                     489                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                 2333                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                  81508                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles                138036                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles         2353                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                   37731                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles               49955                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts               277191                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents                1101                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents                11294                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents                  836                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents                37840                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.renamedOperands            510314                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                    974847                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups                 361989                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                   18410                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps              324090                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                 186224                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                    87                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                75                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                   33476                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                         549811                       # The number of ROB reads (Count)
system.cpu12.rob.writes                        539708                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                  94897                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                   173632                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu13.numCycles                         454534                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                             4.789762                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                             0.208779                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                        263784                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                     77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                       235220                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                  397                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined              90229                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined          176998                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples            315211                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.746230                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.727476                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                  249235     79.07%     79.07% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                   13417      4.26%     83.33% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                   10854      3.44%     86.77% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                   11275      3.58%     90.35% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                    8700      2.76%     93.11% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                    8421      2.67%     95.78% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                    6483      2.06%     97.83% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                    4141      1.31%     99.15% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                    2685      0.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total              315211                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                  2744     68.28%     68.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                   15      0.37%     68.65% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%     68.65% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                   10      0.25%     68.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%     68.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%     68.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%     68.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0      0.00%     68.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                 20      0.50%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                  690     17.17%     86.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                 460     11.45%     98.01% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead              36      0.90%     98.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite             44      1.09%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass         2238      0.95%      0.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu       174710     74.28%     75.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           19      0.01%     75.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv         1463      0.62%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd          592      0.25%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt           48      0.02%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd          497      0.21%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu         1420      0.60%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt         1301      0.55%     77.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc         1066      0.45%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift          427      0.18%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead        33914     14.42%     92.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite        14261      6.06%     98.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead         2094      0.89%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite         1170      0.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total       235220                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.517497                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                              4019                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.017086                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads                 772113                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites                337534                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses        218519                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                   17954                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                  16630                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses           8262                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                    227985                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                       9016                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                    3552                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.timesIdled                          1013                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                        139323                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.MemDepUnit__0.insertedLoads        36685                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores        17091                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads          900                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores          338                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch          344      1.09%      1.09% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return         1341      4.23%      5.32% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect         1455      4.59%      9.92% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect          287      0.91%     10.82% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond        26390     83.34%     94.16% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond         1418      4.48%     98.64% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0      0.00%     98.64% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond          432      1.36%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total        31667                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch          320      2.35%      2.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return          592      4.34%      6.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect          787      5.77%     12.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect          201      1.47%     13.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond        10788     79.08%     93.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond          723      5.30%     98.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0      0.00%     98.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond          231      1.69%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total        13642                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch           65      2.64%      2.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return            4      0.16%      2.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect          256     10.39%     13.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect           91      3.69%     16.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond         1656     67.21%     84.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond          249     10.11%     94.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0      0.00%     94.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond          143      5.80%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total         2464                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect          147      7.35%      8.55% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect           84      4.20%     12.74% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond         1480     73.96%     86.71% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond          136      6.80%     93.50% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.50% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond          130      6.50%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total         2001                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget        18720     59.12%     59.12% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB        11496     36.30%     95.42% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS         1341      4.23%     99.65% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect          110      0.35%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total        31667                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch         1900     83.66%     83.66% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return          355     15.63%     99.30% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect            4      0.18%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect           12      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total         2271                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted           26734                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken        10270                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect            2464                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss          653                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted         2084                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted          380                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups              31667                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates               1781                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                 15520                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.490100                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted          1114                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups           719                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits              110                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses            609                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch          344      1.09%      1.09% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return         1341      4.23%      5.32% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect         1455      4.59%      9.92% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect          287      0.91%     10.82% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond        26390     83.34%     94.16% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond         1418      4.48%     98.64% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0      0.00%     98.64% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond          432      1.36%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total        31667                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch          117      0.72%      0.72% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return         1341      8.30%      9.03% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect          370      2.29%     11.32% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect          287      1.78%     13.10% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond        13266     82.16%     95.26% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond          334      2.07%     97.32% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0      0.00%     97.32% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond          432      2.68%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total        16147                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect          256     14.37%     14.37% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0      0.00%     14.37% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond         1276     71.65%     86.02% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond          249     13.98%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total         1781                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect          256     14.37%     14.37% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.37% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond         1276     71.65%     86.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond          249     13.98%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total         1781                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups          719                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits          110                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses          609                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords          234                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords          953                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.ras.pushes               2334                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops                 2329                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes             1580                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used                  749                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct               749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.commit.commitSquashedInsts         89228                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls            57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts            2141                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples       302279                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.574410                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.730119                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0        258491     85.51%     85.51% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1         10154      3.36%     88.87% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2          7057      2.33%     91.21% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3          7936      2.63%     93.83% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4          2959      0.98%     94.81% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5          2975      0.98%     95.80% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6           970      0.32%     96.12% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7           871      0.29%     96.41% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8         10866      3.59%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total       302279                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        20                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls                 754                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples        10866                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commitStats0.numInsts              94897                       # Number of instructions committed (thread level) (Count)
system.cpu13.commitStats0.numOps               173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP        94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP         173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                4.789762                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                0.208779                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs            36036                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts             5410                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts          168984                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts          24343                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts         11693                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu13.decode.idleCycles                  79156                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles              191887                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                   34913                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles                6929                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                 2326                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved              10921                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                 528                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts               284435                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                2820                       # Number of squashed instructions handled by decode (Count)
system.cpu13.executeStats0.numInsts            231668                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches          21473                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts         35148                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts        15132                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate          0.509682                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numCCRegReads       120050                       # Number of times the CC registers were read (Count)
system.cpu13.executeStats0.numCCRegWrites        82957                       # Number of times the CC registers were written (Count)
system.cpu13.executeStats0.numFpRegReads        11990                       # Number of times the floating registers were read (Count)
system.cpu13.executeStats0.numFpRegWrites         6573                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numIntRegReads       283520                       # Number of times the integer registers were read (Count)
system.cpu13.executeStats0.numIntRegWrites       168623                       # Number of times the integer registers were written (Count)
system.cpu13.executeStats0.numMemRefs           50280                       # Number of memory refs (Count)
system.cpu13.executeStats0.numMiscRegReads        96596                       # Number of times the Misc registers were read (Count)
system.cpu13.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.predictedBranches            12947                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                      196142                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                  5688                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                328                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles         1421                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.icacheWaitRetryStallCycles        40811                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu13.fetch.cacheLines                   18819                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                1142                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples           315211                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            0.982291                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           2.461689                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                 265821     84.33%     84.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                   3104      0.98%     85.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                   2604      0.83%     86.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                   2652      0.84%     86.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                   4047      1.28%     88.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                   3100      0.98%     89.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                   3502      1.11%     90.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                   2387      0.76%     91.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                  27994      8.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total             315211                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetchStats0.numInsts              167264                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate           0.367990                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.numBranches            31667                       # Number of branches fetched (Count)
system.cpu13.fetchStats0.branchRate          0.069669                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.icacheStallCycles        73665                       # ICache total stall cycles (Cycle)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                    2326                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                   109701                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                   4217                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts               263861                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                331                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                  36685                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                 17091                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  45                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                     688                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                   3151                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents           76                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect          452                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect         2035                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts               2487                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit                 228242                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount                226781                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                  169060                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                  290113                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.498931                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.582738                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                      2189                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                 12342                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                 16                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                76                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                 5398                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  4                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                  654                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples            24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean           76.749990                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         179.554729                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9                18750     77.02%     77.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19                 14      0.06%     77.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29                 37      0.15%     77.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39                 38      0.16%     77.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49                 88      0.36%     77.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59                 73      0.30%     78.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69                 38      0.16%     78.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79                 27      0.11%     78.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89                 28      0.12%     78.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99                 33      0.14%     78.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109               16      0.07%     78.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119               15      0.06%     78.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129               12      0.05%     78.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139               29      0.12%     78.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149              151      0.62%     79.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159              304      1.25%     80.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169              297      1.22%     81.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179              288      1.18%     83.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189              207      0.85%     83.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199              219      0.90%     84.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209              245      1.01%     85.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219              227      0.93%     86.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229              243      1.00%     87.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239              161      0.66%     88.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249              161      0.66%     89.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259              141      0.58%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269              131      0.54%     90.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279              102      0.42%     90.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289              107      0.44%     91.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299              111      0.46%     91.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows           2050      8.42%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           2547                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total              24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses                 33123                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                 15137                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                     830                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                     142                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                 19031                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                     473                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                 2326                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                  82790                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles                138857                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles         2710                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                   37584                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles               50944                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts               276611                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents                1110                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents                11114                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents                 1061                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents                38753                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.renamedOperands            509524                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                    973091                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups                 361541                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                   18392                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps              324090                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                 185434                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                    86                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                75                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                   33334                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                         552726                       # The number of ROB reads (Count)
system.cpu13.rob.writes                        538719                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                  94897                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                   173632                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu14.numCycles                         465234                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                             4.902515                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                             0.203977                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                        263897                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                     77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                       235476                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                  409                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined              90342                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined          177082                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples            319178                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.737758                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.718570                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                  253004     79.27%     79.27% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                   13557      4.25%     83.51% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                   10876      3.41%     86.92% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                   11287      3.54%     90.46% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                    8800      2.76%     93.22% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                    8339      2.61%     95.83% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                    6482      2.03%     97.86% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                    4145      1.30%     99.16% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                    2688      0.84%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total              319178                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  2772     67.89%     67.89% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%     67.89% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%     67.89% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%     67.89% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%     67.89% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%     67.89% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%     67.89% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%     67.89% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%     67.89% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%     67.89% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%     67.89% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%     67.89% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%     67.89% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                   16      0.39%     68.28% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                   10      0.24%     68.53% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%     68.53% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%     68.53% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%     68.53% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0      0.00%     68.53% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                 20      0.49%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0      0.00%     69.02% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                  710     17.39%     86.41% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                 463     11.34%     97.75% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead              38      0.93%     98.68% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite             54      1.32%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass         2253      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu       174738     74.21%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           18      0.01%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv         1463      0.62%     75.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd          586      0.25%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt           48      0.02%     76.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     76.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     76.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     76.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     76.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd          491      0.21%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu         1417      0.60%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt         1284      0.55%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc         1058      0.45%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift          422      0.18%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0      0.00%     78.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead        34109     14.49%     92.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite        14281      6.06%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead         2126      0.90%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite         1182      0.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total       235476                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.506145                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                              4083                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.017339                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads                 776642                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites                337553                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses        218591                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                   17980                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                  16832                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses           8229                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                    228276                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                       9030                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                    3589                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.timesIdled                          1022                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                        146056                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.MemDepUnit__0.insertedLoads        36715                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores        17129                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads          851                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores          292                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch          344      1.09%      1.09% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return         1346      4.25%      5.34% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect         1458      4.61%      9.94% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect          284      0.90%     10.84% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond        26369     83.30%     94.14% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond         1419      4.48%     98.62% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0      0.00%     98.62% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond          436      1.38%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total        31656                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch          320      2.35%      2.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return          597      4.38%      6.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect          790      5.80%     12.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect          198      1.45%     13.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond        10767     78.99%     92.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond          724      5.31%     98.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0      0.00%     98.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond          235      1.72%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total        13631                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch           65      2.65%      2.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            3      0.12%      2.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect          259     10.54%     13.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect           92      3.74%     17.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond         1652     67.24%     84.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond          248     10.09%     94.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0      0.00%     94.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond          138      5.62%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total         2457                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect          148      7.37%      8.57% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect           84      4.19%     12.76% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond         1480     73.74%     86.50% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond          141      7.03%     93.52% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.52% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond          130      6.48%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total         2007                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget        18701     59.08%     59.08% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB        11500     36.33%     95.40% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS         1346      4.25%     99.66% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect          109      0.34%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total        31656                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch         1896     83.75%     83.75% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return          353     15.59%     99.34% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            3      0.13%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect           12      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total         2264                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted           26713                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken        10283                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect            2457                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss          658                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted         2078                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted          379                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups              31656                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates               1780                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                 15506                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.489828                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted          1113                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups           720                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits              109                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses            611                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch          344      1.09%      1.09% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return         1346      4.25%      5.34% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect         1458      4.61%      9.94% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect          284      0.90%     10.84% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond        26369     83.30%     94.14% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond         1419      4.48%     98.62% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0      0.00%     98.62% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond          436      1.38%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total        31656                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch          117      0.72%      0.72% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return         1346      8.33%      9.06% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect          370      2.29%     11.35% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect          284      1.76%     13.11% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond        13263     82.12%     95.23% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond          334      2.07%     97.30% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0      0.00%     97.30% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond          436      2.70%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total        16150                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect          259     14.55%     14.55% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0      0.00%     14.55% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond         1273     71.52%     86.07% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond          248     13.93%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total         1780                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect          259     14.55%     14.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond         1273     71.52%     86.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond          248     13.93%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total         1780                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups          720                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits          109                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses          611                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords          230                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords          950                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.ras.pushes               2339                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops                 2334                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes             1585                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used                  749                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct               749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.commit.commitSquashedInsts         89444                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls            57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts            2125                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples       306278                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.566910                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     1.722076                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0        262597     85.74%     85.74% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1         10099      3.30%     89.04% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2          7056      2.30%     91.34% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3          7898      2.58%     93.92% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4          2913      0.95%     94.87% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5          2947      0.96%     95.83% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6           966      0.32%     96.15% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7           872      0.28%     96.43% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8         10930      3.57%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total       306278                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        20                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls                 754                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples        10930                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commitStats0.numInsts              94897                       # Number of instructions committed (thread level) (Count)
system.cpu14.commitStats0.numOps               173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP        94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP         173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                4.902515                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                0.203977                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs            36036                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts             5410                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts          168984                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts          24343                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts         11693                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu14.decode.idleCycles                  80025                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles              195039                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                   34748                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles                7059                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                 2307                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved              10917                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                 530                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts               284640                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                2843                       # Number of squashed instructions handled by decode (Count)
system.cpu14.executeStats0.numInsts            231887                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches          21467                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts         35356                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts        15168                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate          0.498431                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numCCRegReads       120142                       # Number of times the CC registers were read (Count)
system.cpu14.executeStats0.numCCRegWrites        82917                       # Number of times the CC registers were written (Count)
system.cpu14.executeStats0.numFpRegReads        11912                       # Number of times the floating registers were read (Count)
system.cpu14.executeStats0.numFpRegWrites         6530                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numIntRegReads       283917                       # Number of times the integer registers were read (Count)
system.cpu14.executeStats0.numIntRegWrites       168659                       # Number of times the integer registers were written (Count)
system.cpu14.executeStats0.numMemRefs           50524                       # Number of memory refs (Count)
system.cpu14.executeStats0.numMiscRegReads        96805                       # Number of times the Misc registers were read (Count)
system.cpu14.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.predictedBranches            12955                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                      198407                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                  5654                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles               1244                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles         1362                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.icacheWaitRetryStallCycles        42161                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu14.fetch.cacheLines                   18792                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                1136                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples           319178                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            0.970963                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           2.449611                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                 269717     84.50%     84.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                   3140      0.98%     85.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                   2611      0.82%     86.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                   2661      0.83%     87.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                   4017      1.26%     88.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                   3112      0.98%     89.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                   3511      1.10%     90.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                   2401      0.75%     91.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                  28008      8.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total             319178                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetchStats0.numInsts              167315                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate           0.359636                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.numBranches            31656                       # Number of branches fetched (Count)
system.cpu14.fetchStats0.branchRate          0.068043                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.icacheStallCycles        73177                       # ICache total stall cycles (Cycle)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                    2307                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                   113061                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                   3897                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts               263974                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                316                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                  36715                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                 17129                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  45                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                     715                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                   2780                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents           71                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect          454                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect         2015                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts               2469                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                 228262                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount                226820                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                  169059                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                  290362                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.487540                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.582235                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                      2218                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                 12372                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                 14                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                71                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                 5436                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  2                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                  721                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples            24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           78.483014                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         177.807769                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9                18680     76.74%     76.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19                 24      0.10%     76.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                 20      0.08%     76.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                 25      0.10%     77.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49                 93      0.38%     77.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59                 86      0.35%     77.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69                 44      0.18%     77.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                 31      0.13%     78.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                 32      0.13%     78.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                 18      0.07%     78.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109               17      0.07%     78.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119               15      0.06%     78.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129               21      0.09%     78.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139               38      0.16%     78.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149              133      0.55%     79.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159              160      0.66%     79.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169              266      1.09%     80.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179              242      0.99%     81.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189              245      1.01%     82.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199              237      0.97%     83.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209              249      1.02%     84.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219              245      1.01%     85.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229              245      1.01%     86.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239              186      0.76%     87.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249              172      0.71%     88.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259              211      0.87%     89.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269              133      0.55%     89.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279              148      0.61%     90.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289               90      0.37%     90.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299               94      0.39%     91.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows           2143      8.80%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           1905                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total              24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses                 33160                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                 15173                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                     877                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                     135                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                 18997                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                     501                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                 2307                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                  83722                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles                137589                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles         2782                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                   37482                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles               55296                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts               276784                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents                2032                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents                11791                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents                 1439                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents                42367                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.renamedOperands            509574                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                    973587                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups                 361796                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                   18502                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps              324090                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                 185484                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                    87                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                75                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                   34182                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                         556877                       # The number of ROB reads (Count)
system.cpu14.rob.writes                        539121                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                  94897                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                   173632                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu15.numCycles                         472422                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                             4.978261                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                             0.200873                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                        264222                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                     77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                       235481                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                  385                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined              90488                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined          178609                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples            322593                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.729963                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.710684                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                  256312     79.45%     79.45% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                   13626      4.22%     83.68% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                   10987      3.41%     87.08% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                   11303      3.50%     90.59% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                    8736      2.71%     93.30% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                    8269      2.56%     95.86% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                    6526      2.02%     97.88% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                    4145      1.28%     99.17% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                    2689      0.83%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total              322593                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                  2846     68.83%     68.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    1      0.02%     68.85% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%     68.85% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                   16      0.39%     69.24% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%     69.24% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                   17      0.41%     69.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                 22      0.53%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                  694     16.78%     86.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                 457     11.05%     98.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead              37      0.89%     98.91% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite             45      1.09%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass         2268      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu       174889     74.27%     75.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           19      0.01%     75.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv         1463      0.62%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd          594      0.25%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt           48      0.02%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd          490      0.21%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu         1414      0.60%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt         1279      0.54%     77.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc         1072      0.46%     77.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     77.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift          431      0.18%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead        34015     14.44%     92.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite        14228      6.04%     98.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead         2125      0.90%     99.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite         1146      0.49%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total       235481                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.498455                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                              4135                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.017560                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads                 780129                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites                338053                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses        218680                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                   17940                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                  16808                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses           8225                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                    228334                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                       9014                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                    3555                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.timesIdled                          1019                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                        149829                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.MemDepUnit__0.insertedLoads        36750                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores        17027                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads          977                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores          416                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch          375      1.18%      1.18% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return         1334      4.20%      5.38% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect         1471      4.63%     10.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect          288      0.91%     10.91% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond        26447     83.21%     94.12% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond         1431      4.50%     98.62% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0      0.00%     98.62% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond          439      1.38%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total        31785                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch          351      2.56%      2.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return          585      4.26%      6.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect          803      5.85%     12.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect          202      1.47%     14.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond        10820     78.78%     92.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond          736      5.36%     98.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0      0.00%     98.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond          238      1.73%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total        13735                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch           65      2.64%      2.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            4      0.16%      2.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect          258     10.47%     13.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect           91      3.69%     16.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond         1657     67.22%     84.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond          249     10.10%     94.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0      0.00%     94.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond          141      5.72%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total         2465                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect          148      7.38%      8.58% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect           84      4.19%     12.77% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond         1479     73.77%     86.53% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond          140      6.98%     93.52% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.52% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond          130      6.48%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total         2005                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget        18794     59.13%     59.13% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB        11547     36.33%     95.46% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS         1334      4.20%     99.65% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect          110      0.35%    100.00% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total        31785                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch         1898     83.65%     83.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return          354     15.60%     99.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            4      0.18%     99.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect           13      0.57%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total         2269                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted           26822                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken        10325                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect            2465                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss          655                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted         2086                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted          379                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups              31785                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates               1785                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                 15583                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.490263                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted          1118                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups           727                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits              110                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses            617                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch          375      1.18%      1.18% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return         1334      4.20%      5.38% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect         1471      4.63%     10.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect          288      0.91%     10.91% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond        26447     83.21%     94.12% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond         1431      4.50%     98.62% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0      0.00%     98.62% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond          439      1.38%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total        31785                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch          121      0.75%      0.75% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return         1334      8.23%      8.98% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect          384      2.37%     11.35% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect          288      1.78%     13.13% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond        13303     82.11%     95.24% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond          333      2.06%     97.29% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0      0.00%     97.29% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond          439      2.71%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total        16202                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect          258     14.45%     14.45% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0      0.00%     14.45% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond         1278     71.60%     86.05% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond          249     13.95%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total         1785                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect          258     14.45%     14.45% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.45% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond         1278     71.60%     86.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond          249     13.95%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total         1785                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups          727                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits          110                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses          617                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords          232                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords          959                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.ras.pushes               2344                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops                 2339                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes             1590                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used                  749                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct               749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.commit.commitSquashedInsts         89589                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls            57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts            2146                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples       309659                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.560720                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.715833                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0        266129     85.94%     85.94% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1         10026      3.24%     89.18% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2          6993      2.26%     91.44% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3          7852      2.54%     93.97% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4          2887      0.93%     94.91% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5          2951      0.95%     95.86% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6           973      0.31%     96.17% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7           861      0.28%     96.45% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8         10987      3.55%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total       309659                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        20                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls                 754                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples        10987                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commitStats0.numInsts              94897                       # Number of instructions committed (thread level) (Count)
system.cpu15.commitStats0.numOps               173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP        94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP         173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                4.978261                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                0.200873                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs            36036                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts             5410                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts          168984                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts          24343                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts         11693                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu15.decode.idleCycles                  77720                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles              200694                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                   34740                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles                7109                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                 2330                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved              10943                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                 532                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts               284830                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                2839                       # Number of squashed instructions handled by decode (Count)
system.cpu15.executeStats0.numInsts            231920                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches          21518                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts         35278                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts        15091                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate          0.490917                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numCCRegReads       120019                       # Number of times the CC registers were read (Count)
system.cpu15.executeStats0.numCCRegWrites        82903                       # Number of times the CC registers were written (Count)
system.cpu15.executeStats0.numFpRegReads        11907                       # Number of times the floating registers were read (Count)
system.cpu15.executeStats0.numFpRegWrites         6562                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numIntRegReads       283475                       # Number of times the integer registers were read (Count)
system.cpu15.executeStats0.numIntRegWrites       168717                       # Number of times the integer registers were written (Count)
system.cpu15.executeStats0.numMemRefs           50369                       # Number of memory refs (Count)
system.cpu15.executeStats0.numMiscRegReads        96748                       # Number of times the Misc registers were read (Count)
system.cpu15.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.predictedBranches            12991                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                      202783                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                  5704                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles                301                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles         1471                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.icacheWaitRetryStallCycles        40630                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu15.fetch.cacheLines                   18867                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                1153                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples           322593                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.961983                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           2.439818                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                 273062     84.65%     84.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                   3132      0.97%     85.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                   2617      0.81%     86.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                   2681      0.83%     87.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                   4012      1.24%     88.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                   3126      0.97%     89.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                   3528      1.09%     90.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                   2406      0.75%     91.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                  28029      8.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total             322593                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetchStats0.numInsts              167387                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate           0.354317                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.numBranches            31785                       # Number of branches fetched (Count)
system.cpu15.fetchStats0.branchRate          0.067281                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.icacheStallCycles        74556                       # ICache total stall cycles (Cycle)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                    2330                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                   118439                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                   4238                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts               264299                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                308                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                  36750                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                 17027                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  45                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                     701                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                   3135                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents           77                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect          455                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect         2053                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts               2508                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                 228392                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount                226905                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                  169062                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                  289986                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.480302                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.583001                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                      2214                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                 12407                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                 13                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                77                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                 5334                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  2                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                  685                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples            24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           77.912049                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         178.271376                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9                18628     76.52%     76.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19                 32      0.13%     76.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29                 36      0.15%     76.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39                 31      0.13%     76.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49                 97      0.40%     77.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59                138      0.57%     77.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69                 78      0.32%     78.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79                 32      0.13%     78.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89                 15      0.06%     78.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99                 21      0.09%     78.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109               12      0.05%     78.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119               15      0.06%     78.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129               19      0.08%     78.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139               25      0.10%     78.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149               56      0.23%     79.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159              149      0.61%     79.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169              213      0.87%     80.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179              206      0.85%     81.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189              258      1.06%     82.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199              211      0.87%     83.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209              278      1.14%     84.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219              285      1.17%     85.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229              263      1.08%     86.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239              197      0.81%     87.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249              219      0.90%     88.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259              164      0.67%     89.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269              160      0.66%     89.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279              165      0.68%     90.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289              134      0.55%     90.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299               88      0.36%     91.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows           2118      8.70%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           2800                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total              24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses                 33178                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                 15096                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                     854                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                     126                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                 19088                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                     527                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                 2330                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                  81447                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles                146941                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles         2812                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                   37479                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles               51584                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts               276955                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents                1256                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents                10878                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents                 1020                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents                38882                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.renamedOperands            509915                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                    973788                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups                 361604                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                   18516                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps              324090                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                 185585                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                    88                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                75                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                   34538                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                         560359                       # The number of ROB reads (Count)
system.cpu15.rob.writes                        539630                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                  94897                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                   173632                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu2.numCycles                          431638                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              4.548489                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.219853                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                         265231                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                      77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                        236494                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   406                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               91676                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined           178874                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples             298569                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.792092                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.771471                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                   232331     77.81%     77.81% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                    13515      4.53%     82.34% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                    10840      3.63%     85.97% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                    11228      3.76%     89.73% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                     8739      2.93%     92.66% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                     8470      2.84%     95.50% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                     6552      2.19%     97.69% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                     4155      1.39%     99.08% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                     2739      0.92%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total               298569                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   2789     68.07%     68.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     68.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     68.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     68.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     68.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     68.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     68.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     68.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     68.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     68.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     68.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     1      0.02%     68.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                    16      0.39%     68.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     68.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                    15      0.37%     68.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     68.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     68.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     68.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%     68.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                  20      0.49%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   703     17.16%     86.50% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                  462     11.28%     97.78% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead               38      0.93%     98.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite              53      1.29%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass         2290      0.97%      0.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu       175535     74.22%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           19      0.01%     75.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv         1463      0.62%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd          588      0.25%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           48      0.02%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd          498      0.21%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu         1427      0.60%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt         1297      0.55%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc         1079      0.46%     77.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     77.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift          428      0.18%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead        34252     14.48%     92.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite        14282      6.04%     98.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead         2106      0.89%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite         1182      0.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total        236494                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.547899                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                               4097                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.017324                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                  757996                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                 340297                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses         219470                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                    18064                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                   16764                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses            8285                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                     229225                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                        9076                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                     3654                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                            996                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                         133069                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads         36942                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores        17144                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads          913                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores          335                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch          344      1.08%      1.08% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return         1362      4.27%      5.35% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect         1467      4.60%      9.95% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect          296      0.93%     10.87% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond        26546     83.21%     94.08% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond         1431      4.49%     98.57% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     98.57% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond          457      1.43%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total         31903                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch          320      2.31%      2.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return          613      4.42%      6.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect          799      5.76%     12.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect          210      1.51%     13.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond        10944     78.86%     92.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond          736      5.30%     98.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     98.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond          256      1.84%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total        13878                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch           65      2.62%      2.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            6      0.24%      2.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect          261     10.50%     13.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect           93      3.74%     17.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond         1670     67.20%     84.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond          249     10.02%     94.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     94.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond          141      5.67%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total         2485                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect          146      7.29%      8.49% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect           84      4.20%     12.69% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond         1481     73.98%     86.66% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond          137      6.84%     93.51% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.51% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond          130      6.49%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total         2002                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget        18876     59.17%     59.17% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB        11548     36.20%     95.36% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS         1362      4.27%     99.63% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect          117      0.37%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total        31903                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch         1911     83.38%     83.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return          363     15.84%     99.21% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            6      0.26%     99.48% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect           12      0.52%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total         2292                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted            26890                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken        10325                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect             2485                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           658                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted         2097                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted          388                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups               31903                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                1792                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                  15605                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.489139                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted           1120                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups            753                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits               117                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             636                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch          344      1.08%      1.08% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return         1362      4.27%      5.35% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect         1467      4.60%      9.95% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect          296      0.93%     10.87% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond        26546     83.21%     94.08% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond         1431      4.49%     98.57% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     98.57% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond          457      1.43%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total        31903                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch          117      0.72%      0.72% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return         1362      8.36%      9.07% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect          376      2.31%     11.38% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect          296      1.82%     13.20% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond        13355     81.94%     95.14% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond          335      2.06%     97.20% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     97.20% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond          457      2.80%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total        16298                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect          261     14.56%     14.56% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%     14.56% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond         1282     71.54%     86.10% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond          249     13.90%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total         1792                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect          261     14.56%     14.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond         1282     71.54%     86.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond          249     13.90%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total         1792                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups          753                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits          117                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses          636                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords          234                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords          987                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                2376                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                  2371                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes              1622                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                   749                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commit.commitSquashedInsts          90601                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts             2170                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples       285373                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.608439                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.774762                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0         241562     84.65%     84.65% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1          10176      3.57%     88.21% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2           7076      2.48%     90.69% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3           7935      2.78%     93.47% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4           2940      1.03%     94.50% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5           2975      1.04%     95.55% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6            969      0.34%     95.89% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7            870      0.30%     96.19% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8          10870      3.81%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total       285373                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         20                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                  754                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples        10870                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numInsts               94897                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP         94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP          173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 4.548489                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.219853                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs             36036                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts              5410                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts           168984                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts           24343                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts          11693                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu2.decode.idleCycles                   74867                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles               179276                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                    34987                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles                 7082                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                  2357                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved               10974                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  533                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts                286201                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 2831                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts             232840                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches           21570                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts          35485                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts         15159                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           0.539434                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads        120305                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites        83178                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads         12037                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites         6592                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads       284571                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites       169353                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs            50644                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads        97229                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches             13027                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                       188984                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                   5760                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 532                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         1519                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles        33211                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                    18979                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 1146                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples            298569                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             1.043755                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.524640                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                  248839     83.34%     83.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                    3132      1.05%     84.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                    2624      0.88%     85.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                    2707      0.91%     86.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                    4042      1.35%     87.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                    3115      1.04%     88.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                    3535      1.18%     89.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                    2421      0.81%     90.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                   28154      9.43%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total              298569                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts               168224                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.389734                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches             31903                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.073911                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles        71443                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                     2357                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    102321                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                    3742                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                265308                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                 331                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                   36942                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                  17144                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   45                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      732                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                    2621                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents            80                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           466                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect         2068                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                2534                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                  229263                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                 227755                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                   169768                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                   290996                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.527653                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.583403                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                       2250                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                  12599                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                  15                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                 80                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                  5451                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   2                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                   691                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples             24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            67.702296                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          153.055656                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                 18680     76.74%     76.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                  43      0.18%     76.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                  22      0.09%     77.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                 137      0.56%     77.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                  90      0.37%     77.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                  40      0.16%     78.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                  28      0.12%     78.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  21      0.09%     78.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  21      0.09%     78.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  18      0.07%     78.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                19      0.08%     78.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                17      0.07%     78.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                80      0.33%     78.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               313      1.29%     80.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149               369      1.52%     81.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159               287      1.18%     82.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169               277      1.14%     84.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179               277      1.14%     85.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               220      0.90%     86.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199               237      0.97%     87.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209               231      0.95%     88.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219               177      0.73%     88.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               212      0.87%     89.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               168      0.69%     90.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               114      0.47%     90.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259               132      0.54%     91.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                92      0.38%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279               110      0.45%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289               102      0.42%     92.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               106      0.44%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows            1703      7.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1486                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total               24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                  33347                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                  15164                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                      766                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                      146                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                  19205                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      481                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                  2357                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                   78572                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                 127401                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles          2466                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                    37714                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles                50059                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts                278191                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                 1370                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                 11909                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  1307                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                 37366                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands             511741                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                     977604                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                  363194                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                    18461                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps               324090                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                  187651                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     86                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 75                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                    33984                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                          537189                       # The number of ROB reads (Count)
system.cpu2.rob.writes                         541741                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                   94897                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                    173632                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu3.numCycles                          441331                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              4.650632                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.215025                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                         264082                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                      77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                        235642                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   407                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               90527                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined           177106                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples             304113                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.774850                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.754470                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                   238054     78.28%     78.28% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                    13441      4.42%     82.70% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                    10847      3.57%     86.26% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                    11252      3.70%     89.96% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                     8733      2.87%     92.84% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                     8424      2.77%     95.61% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                     6528      2.15%     97.75% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                     4141      1.36%     99.11% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                     2693      0.89%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total               304113                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   2785     67.94%     67.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     67.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     67.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     67.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     67.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     67.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     67.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     67.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     67.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     67.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     67.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     67.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     67.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                    16      0.39%     68.33% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     68.33% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                    13      0.32%     68.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     68.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     68.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     68.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%     68.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                  20      0.49%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   713     17.39%     86.53% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                  461     11.25%     97.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead               39      0.95%     98.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite              52      1.27%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass         2245      0.95%      0.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu       174809     74.18%     75.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           19      0.01%     75.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv         1470      0.62%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd          590      0.25%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           48      0.02%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd          494      0.21%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu         1415      0.60%     76.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     76.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt         1291      0.55%     77.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc         1065      0.45%     77.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift          430      0.18%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead        34121     14.48%     92.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite        14304      6.07%     98.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead         2132      0.90%     99.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite         1209      0.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total        235642                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.533935                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                               4099                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.017395                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                  761800                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                 338071                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses         218775                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                    18103                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                   16690                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses            8307                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                     228401                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                        9095                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                     3576                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                           1026                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                         137218                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads         36803                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores        17169                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads          901                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores          344                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch          344      1.08%      1.08% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return         1351      4.26%      5.35% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect         1483      4.68%     10.02% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect          284      0.90%     10.92% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond        26382     83.20%     94.12% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond         1409      4.44%     98.56% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     98.56% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond          457      1.44%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total         31710                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch          320      2.34%      2.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return          602      4.40%      6.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect          815      5.96%     12.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect          198      1.45%     14.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond        10780     78.77%     92.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond          714      5.22%     98.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     98.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond          256      1.87%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total        13685                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch           65      2.63%      2.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            6      0.24%      2.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect          262     10.61%     13.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect           92      3.72%     17.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond         1655     67.00%     84.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond          249     10.08%     94.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%     94.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond          141      5.71%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total         2470                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect          148      7.39%      8.59% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect           84      4.19%     12.78% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond         1477     73.74%     86.52% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond          140      6.99%     93.51% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.51% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond          130      6.49%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total         2003                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget        18786     59.24%     59.24% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB        11465     36.16%     95.40% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS         1351      4.26%     99.66% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect          108      0.34%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total        31710                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch         1904     83.66%     83.66% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return          354     15.55%     99.21% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            6      0.26%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect           12      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total         2276                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted            26726                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken        10270                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect             2470                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss           660                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted         2090                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted          380                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups               31710                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                1786                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                  15469                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.487827                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted           1126                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups            741                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits               108                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             633                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch          344      1.08%      1.08% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return         1351      4.26%      5.35% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect         1483      4.68%     10.02% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect          284      0.90%     10.92% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond        26382     83.20%     94.12% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond         1409      4.44%     98.56% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     98.56% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond          457      1.44%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total        31710                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch          117      0.72%      0.72% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return         1351      8.32%      9.04% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect          397      2.44%     11.48% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect          284      1.75%     13.23% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond        13301     81.90%     95.13% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond          334      2.06%     97.19% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     97.19% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond          457      2.81%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total        16241                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect          262     14.67%     14.67% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%     14.67% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond         1275     71.39%     86.06% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond          249     13.94%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total         1786                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect          262     14.67%     14.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond         1275     71.39%     86.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond          249     13.94%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total         1786                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups          741                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits          108                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses          633                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords          233                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords          974                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                2369                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                  2364                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes              1615                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                   749                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commit.commitSquashedInsts          89653                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts             2123                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples       291180                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.596305                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.758788                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0         247358     84.95%     84.95% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1          10198      3.50%     88.45% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2           7032      2.42%     90.87% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3           7974      2.74%     93.61% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4           2938      1.01%     94.62% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5           2972      1.02%     95.64% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6            980      0.34%     95.97% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7            868      0.30%     96.27% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8          10860      3.73%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total       291180                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         20                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                  754                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples        10860                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numInsts               94897                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps                173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP         94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP          173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 4.650632                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.215025                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs             36036                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts              5410                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts           168984                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts           24343                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts          11693                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu3.decode.idleCycles                   75540                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles               184379                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                    34879                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles                 7005                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                  2310                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved               10915                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  533                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts                284864                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 2882                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts             232066                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches           21495                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts          35390                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts         15210                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           0.525832                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads        119955                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites        82919                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads         12013                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites         6590                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads       283961                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites       168790                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs            50600                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads        96954                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches             12924                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                       188899                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                   5668                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                 306                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         1337                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles        38051                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                    18830                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 1136                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples            304113                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             1.020160                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.501576                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                  254638     83.73%     83.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                    3122      1.03%     84.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                    2619      0.86%     85.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                    2658      0.87%     86.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                    4023      1.32%     87.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                    3065      1.01%     88.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                    3508      1.15%     89.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                    2395      0.79%     90.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                   28085      9.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total              304113                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts               167534                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.379611                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches             31710                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.071851                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles        72686                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                     2310                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                    108003                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                    3866                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                264159                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                 287                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                   36803                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                  17169                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   45                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      710                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                    2761                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents            77                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           456                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect         2020                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                2476                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                  228523                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                 227082                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                   169186                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                   290346                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.514539                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.582705                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                       2241                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                  12460                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                  16                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                 77                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                  5476                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                   703                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples             24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            73.142505                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          172.114741                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                 18690     76.78%     76.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                  12      0.05%     76.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                  26      0.11%     76.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                  89      0.37%     77.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                 111      0.46%     77.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                  64      0.26%     78.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                  35      0.14%     78.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                  28      0.12%     78.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                  16      0.07%     78.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                  11      0.05%     78.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                11      0.05%     78.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                15      0.06%     78.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                29      0.12%     78.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139               174      0.71%     79.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149               242      0.99%     80.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159               308      1.27%     81.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169               264      1.08%     82.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179               313      1.29%     83.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               262      1.08%     85.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199               261      1.07%     86.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209               266      1.09%     87.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               231      0.95%     88.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               187      0.77%     88.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               151      0.62%     89.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               137      0.56%     90.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259               129      0.53%     90.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                92      0.38%     91.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279               102      0.42%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289               115      0.47%     91.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               119      0.49%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows            1853      7.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2679                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total               24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                  33228                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                  15215                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                      783                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      135                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                  19025                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      440                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                  2310                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                   79215                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                 135554                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles          2528                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                    37584                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles                46922                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts                276896                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                 1365                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                 11207                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  1169                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                 34466                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands             509494                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                     973666                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                  361808                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                    18348                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps               324090                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                  185404                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     89                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 75                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                    33743                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                          542071                       # The number of ROB reads (Count)
system.cpu3.rob.writes                         539576                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                   94897                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                    173632                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu4.numCycles                          431066                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              4.542462                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.220145                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                         264094                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                      77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                        235589                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                   395                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined               90539                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined           177324                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples             301091                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.782451                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.763990                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                   235240     78.13%     78.13% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                    13351      4.43%     82.56% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                    10751      3.57%     86.13% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                    11187      3.72%     89.85% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                     8710      2.89%     92.74% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                     8400      2.79%     95.53% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                     6558      2.18%     97.71% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                     4165      1.38%     99.09% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                     2729      0.91%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total               301091                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   2800     68.29%     68.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     68.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                    15      0.37%     68.66% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     68.66% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                    12      0.29%     68.95% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     68.95% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     68.95% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     68.95% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%     68.95% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                  20      0.49%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%     69.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   699     17.05%     86.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                  466     11.37%     97.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead               37      0.90%     98.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite              51      1.24%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass         2274      0.97%      0.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu       174822     74.21%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           19      0.01%     75.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv         1463      0.62%     75.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd          589      0.25%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt           48      0.02%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd          497      0.21%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu         1418      0.60%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt         1303      0.55%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc         1061      0.45%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift          429      0.18%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead        34073     14.46%     92.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite        14303      6.07%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead         2111      0.90%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite         1179      0.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total        235589                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.546527                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                               4100                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.017403                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                  758756                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites                 338080                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses         218711                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                    18008                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                   16704                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses            8267                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                     228369                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                        9046                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                     3630                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                           1013                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                         129975                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads         36775                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores        17133                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads          849                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores          300                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch          344      1.08%      1.08% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return         1350      4.25%      5.34% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect         1461      4.60%      9.94% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect          288      0.91%     10.85% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond        26394     83.16%     94.01% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond         1432      4.51%     98.52% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%     98.52% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond          469      1.48%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total         31738                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch          320      2.33%      2.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return          601      4.38%      6.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect          793      5.78%     12.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect          202      1.47%     13.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond        10792     78.70%     92.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond          737      5.37%     98.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     98.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond          268      1.95%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total        13713                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch           65      2.64%      2.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            6      0.24%      2.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect          258     10.50%     13.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect           92      3.74%     17.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond         1647     67.01%     84.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond          248     10.09%     94.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%     94.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond          142      5.78%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total         2458                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect          151      7.54%      8.74% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect           84      4.20%     12.94% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond         1476     73.73%     86.66% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond          137      6.84%     93.51% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.51% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond          130      6.49%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total         2002                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget        18792     59.21%     59.21% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB        11486     36.19%     95.40% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS         1350      4.25%     99.65% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect          110      0.35%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total        31738                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch         1895     83.66%     83.66% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return          352     15.54%     99.21% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            6      0.26%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect           12      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total         2265                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted            26738                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken        10260                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect             2458                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss           655                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted         2080                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted          378                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups               31738                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates                1775                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                  15515                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.488846                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted           1118                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups            757                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits               110                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             647                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch          344      1.08%      1.08% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return         1350      4.25%      5.34% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect         1461      4.60%      9.94% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect          288      0.91%     10.85% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond        26394     83.16%     94.01% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond         1432      4.51%     98.52% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%     98.52% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond          469      1.48%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total        31738                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch          117      0.72%      0.72% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return         1350      8.32%      9.04% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect          385      2.37%     11.42% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect          288      1.78%     13.19% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond        13281     81.87%     95.06% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond          333      2.05%     97.11% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     97.11% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond          469      2.89%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total        16223                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect          258     14.54%     14.54% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%     14.54% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond         1269     71.49%     86.03% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond          248     13.97%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total         1775                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect          258     14.54%     14.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond         1269     71.49%     86.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond          248     13.97%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total         1775                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups          757                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits          110                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses          647                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords          234                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords          991                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.ras.pushes                2350                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops                  2345                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes              1596                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used                   749                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct                749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.commit.commitSquashedInsts          89576                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts             2114                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples       288177                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.602519                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.768086                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0         244439     84.82%     84.82% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1          10120      3.51%     88.33% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2           7062      2.45%     90.78% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3           7911      2.75%     93.53% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4           2965      1.03%     94.56% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5           2953      1.02%     95.58% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6            961      0.33%     95.92% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7            864      0.30%     96.22% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8          10902      3.78%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total       288177                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         20                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls                  754                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples        10902                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commitStats0.numInsts               94897                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps                173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP         94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP          173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 4.542462                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.220145                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs             36036                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts              5410                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts           168984                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts           24343                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts          11693                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu4.decode.idleCycles                   75031                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles               181836                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                    34945                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles                 6980                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                  2299                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved               10925                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                  528                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts                285071                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                 2830                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts             231959                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches           21482                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts          35306                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts         15185                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           0.538106                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads        119966                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites        82933                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads         11996                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites         6569                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads       283746                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites       168704                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs            50491                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads        96832                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches             12946                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                       188495                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                   5636                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                 562                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles         1299                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles        35982                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                    18834                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                 1139                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples            301091                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             1.030473                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.511929                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                  251611     83.57%     83.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                    3132      1.04%     84.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                    2601      0.86%     85.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                    2653      0.88%     86.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                    4017      1.33%     87.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                    3091      1.03%     88.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                    3520      1.17%     89.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                    2398      0.80%     90.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                   28068      9.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total              301091                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts               167388                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.388312                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches             31738                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.073627                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles        71935                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                     2299                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                    105537                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                    4151                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts                264171                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                 301                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                   36775                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                  17133                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   45                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      679                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                    3076                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents            78                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           454                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect         2017                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                2471                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                  228416                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount                 226978                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                   169174                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                   290265                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.526550                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.582826                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                       2223                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                  12432                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                  16                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                 78                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                  5440                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                   707                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples             24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            70.720741                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          163.406342                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                 18682     76.74%     76.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                  28      0.12%     76.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                  40      0.16%     77.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                  90      0.37%     77.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                  64      0.26%     77.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                  53      0.22%     77.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                  16      0.07%     77.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                  28      0.12%     78.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                  40      0.16%     78.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                  31      0.13%     78.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                24      0.10%     78.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119                40      0.16%     78.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129                95      0.39%     79.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139               206      0.85%     79.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149               296      1.22%     81.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159               250      1.03%     82.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169               276      1.13%     83.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179               253      1.04%     84.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189               285      1.17%     85.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199               345      1.42%     86.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209               270      1.11%     87.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219               190      0.78%     88.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229               153      0.63%     89.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239               168      0.69%     90.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249               153      0.63%     90.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259               115      0.47%     91.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269                72      0.30%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279               112      0.46%     91.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289                65      0.27%     92.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299                76      0.31%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows            1827      7.51%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            1599                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total               24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                  33174                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                  15189                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                      755                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                      142                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                  19026                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      443                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                  2299                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                   78673                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                 132323                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles          2369                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                    37647                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles                47780                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts                277097                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                 1234                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                 10968                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                   944                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents                 35607                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands             509791                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                     974097                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                  361900                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                    18450                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps               324090                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                  185701                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                     87                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                 73                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                    33282                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                          538936                       # The number of ROB reads (Count)
system.cpu4.rob.writes                         539398                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                   94897                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                    173632                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu5.numCycles                          441299                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              4.650295                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.215040                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                         264944                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                      77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                        236061                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                   401                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined               91389                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined           179039                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples             306934                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.769094                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.746959                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                   240474     78.35%     78.35% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                    13635      4.44%     82.79% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                    11101      3.62%     86.41% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                    11283      3.68%     90.08% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                     8702      2.84%     92.92% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                     8376      2.73%     95.65% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                     6538      2.13%     97.78% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                     4141      1.35%     99.13% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                     2684      0.87%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total               306934                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   2789     68.37%     68.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     68.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     68.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%     68.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     68.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     68.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     68.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     68.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     68.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     68.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     68.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%     68.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     68.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                    14      0.34%     68.72% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     68.72% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                    12      0.29%     69.01% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     69.01% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     69.01% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     69.01% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%     69.01% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                  19      0.47%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%     69.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   689     16.89%     86.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                  457     11.20%     97.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead               38      0.93%     98.50% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite              61      1.50%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass         2257      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu       175294     74.26%     75.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           19      0.01%     75.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv         1463      0.62%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd          599      0.25%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt           48      0.02%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd          477      0.20%     76.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu         1411      0.60%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt         1264      0.54%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc         1049      0.44%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift          431      0.18%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead        34116     14.45%     92.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite        14293      6.05%     98.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead         2121      0.90%     99.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite         1219      0.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total        236061                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.534923                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                               4079                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.017279                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                  765540                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                 339596                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses         219229                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                    17996                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                   16886                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses            8234                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                     228842                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                        9041                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                     3645                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.timesIdled                           1001                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                         134365                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads         36872                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores        17184                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads          979                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores          422                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch          365      1.15%      1.15% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return         1356      4.26%      5.40% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect         1486      4.66%     10.07% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect          285      0.89%     10.96% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond        26481     83.11%     94.07% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond         1425      4.47%     98.54% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%     98.54% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond          464      1.46%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total         31862                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch          341      2.46%      2.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return          607      4.39%      6.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect          818      5.91%     12.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect          199      1.44%     14.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond        10879     78.62%     92.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond          730      5.28%     98.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     98.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond          263      1.90%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total        13837                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch           65      2.63%      2.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return            5      0.20%      2.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect          257     10.40%     13.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect           91      3.68%     16.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond         1659     67.17%     84.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond          249     10.08%     94.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%     94.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond          144      5.83%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total         2470                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect          146      7.28%      8.48% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect           84      4.19%     12.67% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond         1480     73.82%     86.48% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond          141      7.03%     93.52% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.52% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond          130      6.48%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total         2005                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget        18855     59.18%     59.18% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB        11538     36.21%     95.39% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS         1356      4.26%     99.65% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect          113      0.35%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total        31862                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch         1898     83.47%     83.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return          358     15.74%     99.21% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect            5      0.22%     99.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect           13      0.57%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total         2274                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted            26846                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken        10315                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect             2470                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss           654                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted         2087                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted          383                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups               31862                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                1782                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                  15574                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.488795                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted           1118                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups            749                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits               113                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             636                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch          365      1.15%      1.15% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return         1356      4.26%      5.40% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect         1486      4.66%     10.07% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect          285      0.89%     10.96% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond        26481     83.11%     94.07% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond         1425      4.47%     98.54% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%     98.54% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond          464      1.46%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total        31862                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch          119      0.73%      0.73% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return         1356      8.33%      9.06% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect          392      2.41%     11.46% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect          285      1.75%     13.21% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond        13337     81.88%     95.09% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond          335      2.06%     97.15% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%     97.15% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond          464      2.85%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total        16288                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect          257     14.42%     14.42% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%     14.42% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond         1276     71.60%     86.03% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond          249     13.97%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total         1782                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect          257     14.42%     14.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond         1276     71.60%     86.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond          249     13.97%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total         1782                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups          749                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits          113                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses          636                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords          235                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords          984                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.ras.pushes                2378                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops                  2373                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes              1624                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used                   749                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct                749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.commit.commitSquashedInsts          90567                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts             2115                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples       293908                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.590770                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.755454                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0         250289     85.16%     85.16% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1          10127      3.45%     88.60% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2           7001      2.38%     90.99% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3           7832      2.66%     93.65% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4           2898      0.99%     94.64% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5           2958      1.01%     95.64% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6            971      0.33%     95.97% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7            857      0.29%     96.27% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8          10975      3.73%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total       293908                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         20                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls                  754                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples        10975                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commitStats0.numInsts               94897                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps                173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP         94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP          173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 4.650295                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.215040                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs             36036                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts              5410                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts           168984                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts           24343                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts          11693                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu5.decode.idleCycles                   74890                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles               187786                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                    34801                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles                 7158                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                  2299                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved               10949                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                  531                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts                286010                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                 2828                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts             232416                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches           21532                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts          35353                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts         15212                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           0.526663                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads        120212                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites        82979                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads         11845                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites         6511                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads       284385                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites       169146                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs            50565                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads        97016                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches             13007                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                       194896                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                   5640                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                 939                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         1261                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles        35748                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                    18943                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                 1131                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples            306934                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             1.015687                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.496356                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                  257132     83.77%     83.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                    3222      1.05%     84.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                    2647      0.86%     85.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                    2677      0.87%     86.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                    3998      1.30%     87.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                    3119      1.02%     88.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                    3548      1.16%     90.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                    2401      0.78%     90.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                   28190      9.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total              306934                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts               168174                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            0.381089                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches             31862                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.072200                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles        71270                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                     2299                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                    107936                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                    3909                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts                265021                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                 318                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                   36872                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                  17184                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   45                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                      708                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                    2787                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents            75                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           465                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect         2020                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                2485                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                  228903                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount                 227463                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                   169298                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                   290406                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.515440                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.582970                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                       2265                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                  12529                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                  13                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                 75                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                  5491                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   5                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                   689                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples             24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            73.646058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          175.394180                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                 18616     76.47%     76.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                  24      0.10%     76.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                  29      0.12%     76.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                 136      0.56%     77.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                  91      0.37%     77.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                  76      0.31%     77.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                  36      0.15%     78.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                  28      0.12%     78.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                  19      0.08%     78.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                  19      0.08%     78.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                17      0.07%     78.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119                25      0.10%     78.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129                40      0.16%     78.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139               173      0.71%     79.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149               243      1.00%     80.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159               277      1.14%     81.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169               300      1.23%     82.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179               267      1.10%     83.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189               246      1.01%     84.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199               271      1.11%     85.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209               244      1.00%     86.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219               280      1.15%     88.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229               170      0.70%     88.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239               157      0.64%     89.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249               138      0.57%     90.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259               139      0.57%     90.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269               128      0.53%     91.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279                99      0.41%     91.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289               119      0.49%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299               101      0.41%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows            1835      7.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2350                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total               24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                  33253                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                  15216                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                      789                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                      137                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                  19128                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      430                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                  2299                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                   78641                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                 138165                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles          2488                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                    37552                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles                47789                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts                277907                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                 1099                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                 11465                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                   894                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents                 35161                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands             511148                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                     976904                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                  363124                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                    18541                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps               324090                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                  187058                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                     89                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                 74                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                    34780                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                          545572                       # The number of ROB reads (Count)
system.cpu5.rob.writes                         541493                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                   94897                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                    173632                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu6.numCycles                          446670                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              4.706893                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.212454                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                         264340                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                      77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                        235755                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                   412                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined               90785                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined           177393                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples             310289                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.759792                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.741400                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                   244222     78.71%     78.71% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                    13450      4.33%     83.04% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                    10877      3.51%     86.55% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                    11230      3.62%     90.17% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                     8662      2.79%     92.96% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                     8440      2.72%     95.68% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                     6549      2.11%     97.79% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                     4153      1.34%     99.13% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                     2706      0.87%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total               310289                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   2804     68.22%     68.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     68.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     68.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     68.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     68.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     68.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     68.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     68.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     68.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     68.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     68.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%     68.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     68.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                    16      0.39%     68.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     68.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     8      0.19%     68.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%     68.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     68.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     68.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%     68.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                  25      0.61%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%     69.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   703     17.10%     86.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                  461     11.22%     97.74% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead               37      0.90%     98.64% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite              56      1.36%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass         2248      0.95%      0.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu       175104     74.27%     75.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           19      0.01%     75.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv         1463      0.62%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd          591      0.25%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt           48      0.02%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd          489      0.21%     76.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu         1407      0.60%     76.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     76.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt         1271      0.54%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc         1054      0.45%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift          427      0.18%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead        34030     14.43%     92.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite        14306      6.07%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead         2090      0.89%     99.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite         1208      0.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total        235755                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.527806                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                               4110                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.017433                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                  768399                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                 338617                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses         218995                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                    17922                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                   16662                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses            8211                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                     228613                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                        9004                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                     3642                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.timesIdled                            993                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                         136381                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads         36786                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores        17164                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads         1062                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores          500                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch          375      1.18%      1.18% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return         1339      4.21%      5.39% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect         1476      4.64%     10.04% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect          286      0.90%     10.94% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond        26435     83.18%     94.12% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond         1423      4.48%     98.60% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%     98.60% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond          445      1.40%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total         31779                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch          351      2.55%      2.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return          590      4.29%      6.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect          808      5.87%     12.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect          200      1.45%     14.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond        10833     78.76%     92.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond          728      5.29%     98.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%     98.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond          244      1.77%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total        13754                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch           65      2.63%      2.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            6      0.24%      2.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect          259     10.48%     13.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect           92      3.72%     17.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond         1659     67.11%     84.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond          249     10.07%     94.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%     94.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond          142      5.74%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total         2472                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect          150      7.49%      8.68% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect           84      4.19%     12.87% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond         1481     73.90%     86.78% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond          135      6.74%     93.51% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.51% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond          130      6.49%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total         2004                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget        18802     59.16%     59.16% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB        11528     36.28%     95.44% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS         1339      4.21%     99.65% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect          110      0.35%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total        31779                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch         1899     83.44%     83.44% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return          358     15.73%     99.17% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            6      0.26%     99.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect           13      0.57%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total         2276                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted            26810                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken        10319                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect             2472                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss           659                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted         2089                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted          383                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups               31779                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                1784                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                  15565                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.489789                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted           1120                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups            731                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits               110                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             621                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch          375      1.18%      1.18% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return         1339      4.21%      5.39% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect         1476      4.64%     10.04% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect          286      0.90%     10.94% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond        26435     83.18%     94.12% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond         1423      4.48%     98.60% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%     98.60% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond          445      1.40%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total        31779                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch          121      0.75%      0.75% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return         1339      8.26%      9.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect          392      2.42%     11.42% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect          286      1.76%     13.19% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond        13300     82.03%     95.21% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond          331      2.04%     97.26% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%     97.26% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond          445      2.74%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total        16214                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect          259     14.52%     14.52% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%     14.52% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond         1276     71.52%     86.04% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond          249     13.96%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total         1784                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect          259     14.52%     14.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond         1276     71.52%     86.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond          249     13.96%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total         1784                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups          731                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits          110                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses          621                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords          234                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords          965                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.ras.pushes                2352                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops                  2347                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes              1598                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used                   749                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct                749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.commit.commitSquashedInsts          89885                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts             2135                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples       297277                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.584075                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.742414                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0         253438     85.25%     85.25% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1          10183      3.43%     88.68% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2           7085      2.38%     91.06% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3           7951      2.67%     93.74% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4           2953      0.99%     94.73% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5           2966      1.00%     95.73% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6            981      0.33%     96.06% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7            862      0.29%     96.35% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8          10858      3.65%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total       297277                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         20                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls                  754                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples        10858                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commitStats0.numInsts               94897                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps                173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP         94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP          173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 4.706893                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.212454                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs             36036                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts              5410                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts           168984                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts           24343                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts          11693                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu6.decode.idleCycles                   76060                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles               189922                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                    35035                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles                 6948                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                  2324                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved               10925                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                  532                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts                285430                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                 2873                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts             232113                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches           21508                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts          35245                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts         15197                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           0.519652                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads        120161                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites        83075                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads         11873                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites         6506                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads       284108                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites       168975                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs            50442                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads        96833                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches             12977                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                       193923                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                   5694                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                 376                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles         1342                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles        38890                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                    18868                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                 1129                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples            310289                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             1.001373                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.481995                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                  260731     84.03%     84.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                    3141      1.01%     85.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                    2586      0.83%     85.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                    2704      0.87%     86.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                    3994      1.29%     88.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                    3088      1.00%     89.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                    3547      1.14%     90.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                    2392      0.77%     90.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                   28106      9.06%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total              310289                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts               167758                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            0.375575                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches             31779                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.071146                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles        72911                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                     2324                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    107972                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                    3557                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts                264417                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                 305                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                   36786                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                  17164                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   45                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                      688                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                    2473                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents            80                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           466                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect         2032                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                2498                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                  228665                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount                 227206                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                   169373                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                   290489                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.508666                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.583062                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                       2238                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                  12443                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                  15                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                 80                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                  5471                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   4                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                   663                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples             24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            75.068110                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          177.131830                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                 18719     76.90%     76.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                  18      0.07%     76.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                  17      0.07%     77.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                  61      0.25%     77.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                  74      0.30%     77.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                  67      0.28%     77.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                  29      0.12%     77.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                  20      0.08%     78.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                  17      0.07%     78.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                  17      0.07%     78.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                15      0.06%     78.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119                18      0.07%     78.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                20      0.08%     78.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139                90      0.37%     78.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149               293      1.20%     80.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159               239      0.98%     80.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169               307      1.26%     82.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179               301      1.24%     83.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189               262      1.08%     84.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199               264      1.08%     85.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209               288      1.18%     86.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219               216      0.89%     87.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229               188      0.77%     88.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239               193      0.79%     89.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249               151      0.62%     89.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259               108      0.44%     90.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269                80      0.33%     90.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279               115      0.47%     91.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289                98      0.40%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299                75      0.31%     91.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows            1983      8.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2250                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total               24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                  33178                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                  15202                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                      803                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                      146                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                  19070                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      470                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                  2324                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                   79712                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                 137282                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles          2464                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                    37675                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles                50832                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts                277376                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                 1070                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                 11178                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                   815                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents                 38792                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands             510409                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                     975337                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                  362418                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                    18340                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps               324090                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                  186319                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                     88                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                 75                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                    33500                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                          548389                       # The number of ROB reads (Count)
system.cpu6.rob.writes                         540123                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                   94897                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                    173632                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu7.numCycles                          454894                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              4.793555                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.208613                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                         264818                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                      77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                        235896                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                   411                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               91263                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined           179154                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples             308732                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.764080                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.745094                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                   242595     78.58%     78.58% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                    13490      4.37%     82.95% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                    10830      3.51%     86.46% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                    11321      3.67%     90.12% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                     8694      2.82%     92.94% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                     8398      2.72%     95.66% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                     6527      2.11%     97.77% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                     4161      1.35%     99.12% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                     2716      0.88%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total               308732                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   2838     68.35%     68.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     68.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     68.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     68.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     68.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     68.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     68.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     68.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     68.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     68.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     68.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     3      0.07%     68.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     68.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                    15      0.36%     68.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     68.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                    18      0.43%     69.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%     69.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                  20      0.48%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%     69.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   703     16.93%     86.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                  458     11.03%     97.66% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead               38      0.92%     98.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite              59      1.42%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass         2270      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu       175141     74.25%     75.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           18      0.01%     75.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv         1463      0.62%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd          592      0.25%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt           48      0.02%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd          494      0.21%     76.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu         1406      0.60%     76.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     76.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt         1295      0.55%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc         1072      0.45%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift          425      0.18%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead        33999     14.41%     92.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite        14305      6.06%     98.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead         2159      0.92%     99.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite         1209      0.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total        235896                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.518574                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                               4152                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.017601                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                  766919                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                 339229                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses         218981                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                    18168                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                   17002                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses            8317                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                     228644                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                        9134                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                     3616                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.timesIdled                           1002                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                         146162                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads         36820                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores        17199                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads         1018                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores          463                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch          344      1.08%      1.08% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return         1332      4.19%      5.28% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect         1467      4.62%      9.89% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect          282      0.89%     10.78% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond        26481     83.35%     94.14% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond         1423      4.48%     98.62% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%     98.62% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond          440      1.38%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total         31769                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch          320      2.33%      2.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return          583      4.24%      6.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect          799      5.81%     12.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect          196      1.43%     13.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond        10879     79.15%     92.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond          728      5.30%     98.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%     98.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond          239      1.74%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total        13744                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch           65      2.65%      2.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            4      0.16%      2.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect          257     10.47%     13.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect           91      3.71%     16.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond         1650     67.24%     84.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond          247     10.07%     94.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%     94.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond          140      5.70%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total         2454                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect          149      7.44%      8.64% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect           84      4.19%     12.83% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond         1478     73.79%     86.62% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond          138      6.89%     93.51% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.51% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond          130      6.49%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total         2003                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget        18826     59.26%     59.26% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB        11503     36.21%     95.47% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS         1332      4.19%     99.66% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect          108      0.34%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total        31769                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch         1892     83.68%     83.68% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return          353     15.61%     99.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            4      0.18%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect           12      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total         2261                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted            26825                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken        10289                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect             2454                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss           656                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted         2075                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted          379                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups               31769                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                1775                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                  15542                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.489219                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted           1117                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups            722                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits               108                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             614                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch          344      1.08%      1.08% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return         1332      4.19%      5.28% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect         1467      4.62%      9.89% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect          282      0.89%     10.78% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond        26481     83.35%     94.14% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond         1423      4.48%     98.62% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%     98.62% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond          440      1.38%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total        31769                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch          117      0.72%      0.72% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return         1332      8.21%      8.93% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect          389      2.40%     11.33% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect          282      1.74%     13.06% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond        13334     82.17%     95.24% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond          333      2.05%     97.29% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%     97.29% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond          440      2.71%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total        16227                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect          257     14.48%     14.48% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%     14.48% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond         1271     71.61%     86.08% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond          247     13.92%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total         1775                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect          257     14.48%     14.48% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.48% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond         1271     71.61%     86.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond          247     13.92%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total         1775                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups          722                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits          108                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses          614                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords          231                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords          953                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.ras.pushes                2332                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops                  2327                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes              1578                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used                   749                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct                749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.commit.commitSquashedInsts          90373                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts             2153                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples       295715                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.587160                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.747335                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0         251924     85.19%     85.19% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1          10164      3.44%     88.63% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2           7062      2.39%     91.02% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3           7945      2.69%     93.70% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4           2943      1.00%     94.70% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5           2953      1.00%     95.70% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6            976      0.33%     96.03% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7            868      0.29%     96.32% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8          10880      3.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total       295715                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         20                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls                  754                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples        10880                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commitStats0.numInsts               94897                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps                173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP         94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP          173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 4.793555                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.208613                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs             36036                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts              5410                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts           168984                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts           24343                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts          11693                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu7.decode.idleCycles                   76002                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles               188445                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                    34939                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles                 7007                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                  2339                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved               10933                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                  526                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts                285723                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                 2829                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts             232280                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches           21467                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts          35277                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts         15207                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           0.510624                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads        119985                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites        83042                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads         12011                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites         6589                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads       284110                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites       169039                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs            50484                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads        96832                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches             12943                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                       192797                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                   5712                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                 422                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles         1528                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles        37768                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                    18823                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                 1138                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples            308732                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             1.006831                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.487434                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                  259136     83.94%     83.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                    3142      1.02%     84.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                    2618      0.85%     85.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                    2680      0.87%     86.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                    4006      1.30%     87.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                    3121      1.01%     88.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                    3522      1.14%     90.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                    2394      0.78%     90.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                   28113      9.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total              308732                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts               167816                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            0.368912                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches             31769                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.069838                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles        73361                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                     2339                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    108777                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                    4008                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts                264895                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                 313                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                   36820                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                  17199                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   45                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                      722                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                    2884                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents            76                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           452                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect         2053                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                2505                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                  228792                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount                 227298                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                   169467                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                   290707                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.499672                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.582948                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                       2234                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                  12477                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                  15                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                 76                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                  5506                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   2                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                   691                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples             24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            74.465637                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          167.261232                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                 18676     76.72%     76.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                  14      0.06%     76.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                  32      0.13%     76.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                  37      0.15%     77.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                 112      0.46%     77.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                  71      0.29%     77.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                  41      0.17%     77.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                  15      0.06%     78.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                  18      0.07%     78.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                  33      0.14%     78.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                27      0.11%     78.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                30      0.12%     78.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                25      0.10%     78.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139                64      0.26%     78.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149               171      0.70%     79.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159               306      1.26%     80.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169               260      1.07%     81.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179               298      1.22%     83.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189               234      0.96%     84.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199               227      0.93%     85.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209               342      1.40%     86.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219               213      0.87%     87.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229               171      0.70%     87.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239               160      0.66%     88.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249               133      0.55%     89.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259               143      0.59%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269               101      0.41%     90.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279               122      0.50%     90.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289               100      0.41%     91.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299                94      0.39%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows            2073      8.52%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            1979                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total               24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                  33212                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                  15212                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                      828                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                      132                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                  19055                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      514                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                  2339                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                   79666                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                 133435                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles          2692                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                    37631                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles                52969                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts                277745                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                 1084                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                 11790                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                   907                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents                 40787                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands             511210                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                     976563                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                  362832                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                    18659                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps               324090                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                  187120                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                     88                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                 74                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                    33910                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                          547293                       # The number of ROB reads (Count)
system.cpu7.rob.writes                         541102                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                   94897                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                    173632                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu8.numCycles                          446686                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              4.707061                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              0.212447                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                         263751                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                      77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                        235085                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                   402                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined               90196                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined           177721                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples             302171                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.777987                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.761030                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                   236592     78.30%     78.30% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                    13182      4.36%     82.66% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                    10719      3.55%     86.21% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                    11160      3.69%     89.90% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                     8710      2.88%     92.78% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                     8362      2.77%     95.55% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                     6517      2.16%     97.71% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                     4199      1.39%     99.10% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                     2730      0.90%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total               302171                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   2811     68.73%     68.73% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%     68.73% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%     68.73% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%     68.73% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%     68.73% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%     68.73% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%     68.73% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%     68.73% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%     68.73% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%     68.73% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%     68.73% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     1      0.02%     68.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%     68.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                    15      0.37%     69.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     69.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                    17      0.42%     69.54% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%     69.54% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%     69.54% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     69.54% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0      0.00%     69.54% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                  21      0.51%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%     70.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                   680     16.63%     86.67% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                  458     11.20%     97.87% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead               37      0.90%     98.78% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite              50      1.22%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass         2245      0.95%      0.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu       174585     74.26%     75.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           19      0.01%     75.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv         1461      0.62%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd          590      0.25%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt           48      0.02%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd          503      0.21%     76.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu         1413      0.60%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt         1309      0.56%     77.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc         1077      0.46%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift          431      0.18%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead        33834     14.39%     92.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite        14276      6.07%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead         2108      0.90%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite         1186      0.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total        235085                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.526287                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                               4090                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.017398                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                  758751                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites                 337317                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses         218323                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                    18082                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                   16778                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses            8308                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                     227846                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                        9084                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                     3575                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.timesIdled                           1016                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                         144515                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.MemDepUnit__0.insertedLoads         36610                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores        17127                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads          973                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores          412                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch          344      1.09%      1.09% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return         1341      4.23%      5.32% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect         1457      4.60%      9.92% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect          289      0.91%     10.83% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond        26384     83.29%     94.12% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond         1432      4.52%     98.64% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0      0.00%     98.64% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond          432      1.36%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total         31679                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch          320      2.34%      2.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return          592      4.34%      6.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect          789      5.78%     12.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect          203      1.49%     13.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond        10782     78.97%     92.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond          737      5.40%     98.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0      0.00%     98.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond          231      1.69%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total        13654                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch           65      2.66%      2.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return            3      0.12%      2.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect          256     10.49%     13.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect           92      3.77%     17.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond         1639     67.14%     84.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond          247     10.12%     94.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0      0.00%     94.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond          139      5.69%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total         2441                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect          148      7.40%      8.60% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect           85      4.25%     12.84% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond         1477     73.81%     86.66% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond          137      6.85%     93.50% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.50% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond          130      6.50%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total         2001                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget        18739     59.15%     59.15% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB        11490     36.27%     95.42% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS         1341      4.23%     99.66% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect          109      0.34%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total        31679                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch         1879     83.59%     83.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return          354     15.75%     99.33% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect            3      0.13%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect           12      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total         2248                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted            26728                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken        10275                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect             2441                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss           653                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted         2061                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted          380                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups               31679                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                1762                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                  15466                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.488210                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted           1113                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups            721                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits               109                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses             612                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch          344      1.09%      1.09% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return         1341      4.23%      5.32% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect         1457      4.60%      9.92% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect          289      0.91%     10.83% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond        26384     83.29%     94.12% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond         1432      4.52%     98.64% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0      0.00%     98.64% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond          432      1.36%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total        31679                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch          117      0.72%      0.72% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return         1341      8.27%      8.99% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect          370      2.28%     11.27% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect          289      1.78%     13.06% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond        13330     82.22%     95.28% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond          334      2.06%     97.34% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0      0.00%     97.34% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond          432      2.66%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total        16213                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect          256     14.53%     14.53% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0      0.00%     14.53% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond         1259     71.45%     85.98% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond          247     14.02%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total         1762                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect          256     14.53%     14.53% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.53% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond         1259     71.45%     85.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond          247     14.02%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total         1762                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups          721                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits          109                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses          612                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords          231                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords          952                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.ras.pushes                2338                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops                  2333                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes              1584                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used                   749                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct                749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.commit.commitSquashedInsts          89201                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts             2124                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples       289348                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.600080                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.765992                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0         245686     84.91%     84.91% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1          10082      3.48%     88.39% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2           7028      2.43%     90.82% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3           7903      2.73%     93.55% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4           2935      1.01%     94.57% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5           2939      1.02%     95.58% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6            991      0.34%     95.93% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7            868      0.30%     96.23% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8          10916      3.77%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total       289348                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         20                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls                  754                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples        10916                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commitStats0.numInsts               94897                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps                173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP         94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP          173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 4.707061                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 0.212447                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs             36036                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts              5410                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts           168984                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts           24343                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts          11693                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu8.decode.idleCycles                   74174                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles               183863                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                    34918                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles                 6909                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                  2307                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved               10913                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                  525                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts                284704                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                 2823                       # Number of squashed instructions handled by decode (Count)
system.cpu8.executeStats0.numInsts             231510                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches           21442                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts          35068                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts         15157                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate           0.518284                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numCCRegReads        119761                       # Number of times the CC registers were read (Count)
system.cpu8.executeStats0.numCCRegWrites        82844                       # Number of times the CC registers were written (Count)
system.cpu8.executeStats0.numFpRegReads         12061                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites         6593                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntRegReads       283194                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites       168474                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs            50225                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads        96454                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.predictedBranches             12940                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                       189531                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                   5646                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                 579                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles         1441                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles        36785                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                    18763                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                 1112                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples            302171                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             1.025065                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.506078                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                  252745     83.64%     83.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                    3130      1.04%     84.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                    2615      0.87%     85.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                    2660      0.88%     86.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                    4026      1.33%     87.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                    3081      1.02%     88.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                    3519      1.16%     89.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                    2378      0.79%     90.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                   28017      9.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total              302171                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetchStats0.numInsts               167287                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            0.374507                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches             31679                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.070920                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.icacheStallCycles        71012                       # ICache total stall cycles (Cycle)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                     2307                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                    103200                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                    3486                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts                263828                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                 303                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                   36610                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                  17127                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                   45                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                      680                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                    2446                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents            74                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect           451                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect         2020                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                2471                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                  228096                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount                 226631                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                   168960                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                   289932                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.507361                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.582757                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                       2221                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                  12267                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                  14                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                 74                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                  5434                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   2                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                   679                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples             24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            74.464076                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          172.917093                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9                 18750     77.02%     77.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                  28      0.12%     77.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29                  17      0.07%     77.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                  82      0.34%     77.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49                  77      0.32%     77.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                  50      0.21%     78.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                  29      0.12%     78.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                  29      0.12%     78.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                  15      0.06%     78.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                  11      0.05%     78.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109                31      0.13%     78.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119                28      0.12%     78.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129                41      0.17%     78.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139               151      0.62%     79.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149               240      0.99%     80.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159               299      1.23%     81.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169               273      1.12%     82.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179               268      1.10%     83.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189               218      0.90%     84.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199               276      1.13%     85.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209               263      1.08%     86.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219               224      0.92%     87.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229               130      0.53%     88.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239               158      0.65%     89.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249               159      0.65%     89.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259               133      0.55%     90.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269               129      0.53%     90.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279               104      0.43%     91.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289               106      0.44%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299                84      0.35%     92.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows            1940      7.97%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            1626                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total               24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                  33061                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                  15162                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                      795                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                      140                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                  18979                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                      487                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                  2307                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                   77824                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                 131763                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles          2446                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                    37544                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles                50287                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts                276758                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                 1178                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                 11729                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                  1013                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents                 38255                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.renamedOperands             509471                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                     973337                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                  361610                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                    18523                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps               324090                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                  185381                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                     88                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                 75                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                    33218                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                          539718                       # The number of ROB reads (Count)
system.cpu8.rob.writes                         538557                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                   94897                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                    173632                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu9.numCycles                          449226                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                              4.733827                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                              0.211246                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                         262913                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                      77                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                        234466                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                   407                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined               89358                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined           176790                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples             307732                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.761916                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.742758                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                   241957     78.63%     78.63% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                    13432      4.36%     82.99% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                    10831      3.52%     86.51% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                    11176      3.63%     90.14% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                     8662      2.81%     92.96% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                     8356      2.72%     95.67% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                     6511      2.12%     97.79% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                     4106      1.33%     99.12% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                     2701      0.88%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total               307732                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                   2754     67.88%     67.88% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%     67.88% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%     67.88% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%     67.88% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%     67.88% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%     67.88% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%     67.88% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%     67.88% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%     67.88% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%     67.88% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%     67.88% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%     67.88% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%     67.88% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                    16      0.39%     68.28% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                    14      0.35%     68.62% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%     68.62% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%     68.62% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%     68.62% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0      0.00%     68.62% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                  21      0.52%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0      0.00%     69.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                   697     17.18%     86.32% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                  465     11.46%     97.78% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead               38      0.94%     98.72% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite              52      1.28%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass         2219      0.95%      0.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu       174015     74.22%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           19      0.01%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv         1476      0.63%     75.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd          588      0.25%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt           48      0.02%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd          493      0.21%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu         1426      0.61%     76.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt         1291      0.55%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc         1059      0.45%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift          427      0.18%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead        33918     14.47%     92.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite        14206      6.06%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead         2092      0.89%     99.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite         1189      0.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total        234466                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.521933                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                               4057                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.017303                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                  763150                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                 335657                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses         217664                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                    17978                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                   16766                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses            8256                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                     227274                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                        9030                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                     3585                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.timesIdled                           1016                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                         141494                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.MemDepUnit__0.insertedLoads         36604                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores        17045                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads          915                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores          336                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch          343      1.09%      1.09% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return         1336      4.24%      5.33% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect         1453      4.61%      9.94% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect          279      0.89%     10.82% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond        26263     83.34%     94.16% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond         1413      4.48%     98.65% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0      0.00%     98.65% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond          426      1.35%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total         31513                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch          319      2.37%      2.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return          587      4.35%      6.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect          785      5.82%     12.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect          193      1.43%     13.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond        10661     79.04%     93.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond          718      5.32%     98.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0      0.00%     98.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond          225      1.67%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total        13488                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch           65      2.67%      2.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return            4      0.16%      2.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect          253     10.39%     13.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect           91      3.74%     16.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond         1635     67.15%     84.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond          247     10.14%     94.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0      0.00%     94.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond          140      5.75%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total         2435                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch           24      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return          749      4.16%      4.29% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect          668      3.71%      7.99% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect           86      0.48%      8.47% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond        15602     86.56%     95.03% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond          695      3.86%     98.88% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0      0.00%     98.88% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond          201      1.12%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total        18025                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch           24      1.20%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0      0.00%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect          152      7.59%      8.79% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect           84      4.19%     12.98% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond         1478     73.79%     86.77% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond          135      6.74%     93.51% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.51% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond          130      6.49%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total         2003                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget        18624     59.10%     59.10% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB        11447     36.32%     95.42% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS         1336      4.24%     99.66% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect          106      0.34%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total        31513                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch         1870     83.44%     83.44% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return          355     15.84%     99.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect            4      0.18%     99.46% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect           12      0.54%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total         2241                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted            26606                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken        10250                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect             2435                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss           650                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted         2054                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted          381                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups               31513                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                1754                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                  15411                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.489036                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted           1106                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups            705                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits               106                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses             599                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch          343      1.09%      1.09% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return         1336      4.24%      5.33% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect         1453      4.61%      9.94% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect          279      0.89%     10.82% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond        26263     83.34%     94.16% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond         1413      4.48%     98.65% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0      0.00%     98.65% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond          426      1.35%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total        31513                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch          116      0.72%      0.72% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return         1336      8.30%      9.02% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect          383      2.38%     11.40% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect          279      1.73%     13.13% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond        13231     82.17%     95.30% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond          331      2.06%     97.35% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0      0.00%     97.35% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond          426      2.65%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total        16102                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect          253     14.42%     14.42% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0      0.00%     14.42% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond         1254     71.49%     85.92% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond          247     14.08%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total         1754                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect          253     14.42%     14.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond         1254     71.49%     85.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond          247     14.08%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total         1754                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups          705                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits          106                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses          599                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords          231                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords          936                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.ras.pushes                2319                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                  2314                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes              1565                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                   749                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct                749                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.commit.commitSquashedInsts          88388                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts             2120                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples       294970                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.588643                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.751271                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0         251301     85.20%     85.20% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1          10074      3.42%     88.61% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2           7078      2.40%     91.01% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3           7889      2.67%     93.68% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4           2922      0.99%     94.68% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5           2942      1.00%     95.67% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6            951      0.32%     96.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7            873      0.30%     96.29% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8          10940      3.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total       294970                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         20                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls                  754                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass         1017      0.59%      0.59% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu       131955     76.00%     76.58% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           15      0.01%     76.59% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv         1347      0.78%     77.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd          295      0.17%     77.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt           48      0.03%     77.56% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd          350      0.20%     77.77% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu          782      0.45%     78.22% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt          810      0.47%     78.68% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc          803      0.46%     79.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift          174      0.10%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0      0.00%     79.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead        23318     13.43%     92.68% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite        10770      6.20%     98.88% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total       173632                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples        10940                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commitStats0.numInsts               94897                       # Number of instructions committed (thread level) (Count)
system.cpu9.commitStats0.numOps                173632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP         94897                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP          173632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                 4.733827                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                 0.211246                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs             36036                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts              5410                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts           168984                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts           24343                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts          11693                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass         1017      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu       131955     76.00%     76.58% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult           15      0.01%     76.59% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv         1347      0.78%     77.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd          295      0.17%     77.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt           48      0.03%     77.56% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.56% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd          350      0.20%     77.77% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu          782      0.45%     78.22% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt          810      0.47%     78.68% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc          803      0.46%     79.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift          174      0.10%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0      0.00%     79.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead        23318     13.43%     92.68% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite        10770      6.20%     98.88% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead         1025      0.59%     99.47% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite          923      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total       173632                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedControl::IsControl        18025                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsDirectControl        16965                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsIndirectControl         1036                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCondControl        15602                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsUncondControl         2399                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCall          754                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsReturn          749                       # Class of control type instructions committed (Count)
system.cpu9.decode.idleCycles                   76199                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles               187609                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                    34552                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles                 7064                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                  2308                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved               10890                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                  523                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts                283491                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                 2800                       # Number of squashed instructions handled by decode (Count)
system.cpu9.executeStats0.numInsts             230881                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches           21376                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts          35138                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts         15096                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate           0.513953                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numCCRegReads        119658                       # Number of times the CC registers were read (Count)
system.cpu9.executeStats0.numCCRegWrites        82717                       # Number of times the CC registers were written (Count)
system.cpu9.executeStats0.numFpRegReads         11971                       # Number of times the floating registers were read (Count)
system.cpu9.executeStats0.numFpRegWrites         6562                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numIntRegReads       282703                       # Number of times the integer registers were read (Count)
system.cpu9.executeStats0.numIntRegWrites       168024                       # Number of times the integer registers were written (Count)
system.cpu9.executeStats0.numMemRefs            50234                       # Number of memory refs (Count)
system.cpu9.executeStats0.numMiscRegReads        96315                       # Number of times the Misc registers were read (Count)
system.cpu9.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.predictedBranches             12889                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                       191540                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                   5642                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                 471                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles         1424                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.icacheWaitRetryStallCycles        39609                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu9.fetch.cacheLines                    18714                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                 1120                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples            307732                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             1.002301                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            2.482174                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                  258512     84.01%     84.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                    3101      1.01%     85.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                    2589      0.84%     85.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                    2653      0.86%     86.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                    4014      1.30%     88.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                    3115      1.01%     89.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                    3514      1.14%     90.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                    2385      0.78%     90.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                   27849      9.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total              307732                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetchStats0.numInsts               166534                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate            0.370713                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.numBranches             31513                       # Number of branches fetched (Count)
system.cpu9.fetchStats0.branchRate           0.070150                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.icacheStallCycles        71867                       # ICache total stall cycles (Cycle)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                     2308                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                    109607                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                    3854                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts                262990                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                 315                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                   36604                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                  17045                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   45                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                      697                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                    2758                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents            79                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect           455                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect         2007                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                2462                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                  227388                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount                 225920                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                   168438                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                   289308                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.502909                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.582210                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                       2196                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                  12261                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                  15                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                 79                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                  5352                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   2                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                   689                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples             24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean            77.268126                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          182.311722                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9                 18642     76.58%     76.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19                  31      0.13%     76.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29                  29      0.12%     76.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                 104      0.43%     77.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                  93      0.38%     77.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                  72      0.30%     77.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                  41      0.17%     78.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                  38      0.16%     78.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                  23      0.09%     78.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                  18      0.07%     78.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109                29      0.12%     78.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119                34      0.14%     78.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129                19      0.08%     78.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139                90      0.37%     79.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149               241      0.99%     80.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159               297      1.22%     81.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169               300      1.23%     82.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179               277      1.14%     83.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189               206      0.85%     84.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199               194      0.80%     85.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209               236      0.97%     86.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219               242      0.99%     87.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229               159      0.65%     87.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239               172      0.71%     88.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249               127      0.52%     89.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259               118      0.48%     89.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269                91      0.37%     90.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279               118      0.48%     90.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289               112      0.46%     91.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299                77      0.32%     91.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows            2113      8.68%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            2139                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total               24343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                  33037                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                  15101                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                      779                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                      145                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                  18930                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                      461                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                  2308                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                   79844                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                 139639                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles          2616                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                    37335                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles                45990                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts                275697                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                 1014                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                 11111                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                   892                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents                 33754                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.renamedOperands             507905                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                     970413                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                  360394                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                    18488                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps               324090                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                  183815                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                     88                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                 75                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                    33736                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                          544503                       # The number of ROB reads (Count)
system.cpu9.rob.writes                         536872                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                   94897                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                    173632                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_ruby.dir_cntrl0::samples      2859.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000653750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState               5678                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                       2848                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                        15                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                     2848                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                      15                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.45                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      2.20                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                 2848                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                  15                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                   1828                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                    748                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                    207                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                     51                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                    256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                 182272                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                 960                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             771650709.85413432                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             4064171.57577669                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                    235010000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     82085.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::ruby.dir_cntrl0       182016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::ruby.dir_cntrl0 770566930.767260551453                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::ruby.dir_cntrl0         2848                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::ruby.dir_cntrl0           15                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::ruby.dir_cntrl0     95073000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::ruby.dir_cntrl0     33382.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::ruby.dir_cntrl0         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::ruby.dir_cntrl0       182272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total        182272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::ruby.dir_cntrl0          960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total          960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::ruby.dir_cntrl0         2848                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total           2848                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::ruby.dir_cntrl0           15                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total            15                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::ruby.dir_cntrl0    771650710                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        771650710                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::ruby.dir_cntrl0      4064172                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total         4064172                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::ruby.dir_cntrl0    775714881                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       775714881                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                2844                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0          191                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1          164                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2          177                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3          174                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4          125                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5          112                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6          111                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7          209                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8          183                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9          180                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10          167                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11          188                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12          191                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13          225                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14          217                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15          230                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat               41748000                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat             14220000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat          95073000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               14679.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          33429.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits               1683                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           59.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples         1159                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   156.935289                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   108.438343                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   196.705425                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127          654     56.43%     56.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255          329     28.39%     84.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383           82      7.08%     91.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511           25      2.16%     94.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639           19      1.64%     95.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767            4      0.35%     96.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895            5      0.43%     96.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            5      0.43%     96.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151           36      3.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total         1159                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.dramBytesRead           182016                       # Total bytes read (Byte)
system.mem_ctrls0.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             770.566931                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   6.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               6.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              59.18                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy        4383960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy        2330130                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy       9017820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy     94696950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy     10960320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy    139828380                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   591.965133                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE     27736250                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT    200674250                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy        3905580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy        2068275                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy      11288340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy    104429700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy      2764320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy    142895415                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   604.949462                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE      6326750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT    222083750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_ruby.dir_cntrl1::samples      2924.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000616500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState               5811                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                       2918                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         7                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                     2918                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       7                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.46                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      0.86                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                 2918                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   7                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                   1884                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                    776                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                    203                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                     46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                     64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                 186752                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                 448                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             790616843.87442553                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             1896613.40202912                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                    235525500                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     80521.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::ruby.dir_cntrl1       186688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::ruby.dir_cntrl1 790345899.102707147598                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::ruby.dir_cntrl1         2918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::ruby.dir_cntrl1            7                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::ruby.dir_cntrl1     99380500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::ruby.dir_cntrl1     34057.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::ruby.dir_cntrl1         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::ruby.dir_cntrl1       186752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total        186752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::ruby.dir_cntrl1          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::ruby.dir_cntrl1         2918                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total           2918                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::ruby.dir_cntrl1            7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total             7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::ruby.dir_cntrl1    790616844                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        790616844                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::ruby.dir_cntrl1      1896613                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total         1896613                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::ruby.dir_cntrl1    792513457                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       792513457                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                2917                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0          193                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1          175                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2          178                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3          178                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4          140                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5          110                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6          121                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7          217                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8          186                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9          227                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10          158                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11          184                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12          182                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13          227                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14          210                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15          231                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat               44686750                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat             14585000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat          99380500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               15319.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          34069.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits               1701                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           58.31                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples         1214                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   153.621087                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   107.428171                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   190.662579                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127          687     56.59%     56.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255          342     28.17%     84.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383           97      7.99%     92.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511           22      1.81%     94.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639           14      1.15%     95.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767            8      0.66%     96.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895            4      0.33%     96.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023            7      0.58%     97.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151           33      2.72%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total         1214                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.dramBytesRead           186688                       # Total bytes read (Byte)
system.mem_ctrls1.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             790.345899                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   6.17                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               6.17                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              58.31                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy        4798080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy        2546445                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy       9367680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy     97863870                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy      8293440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy    141308715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   598.232149                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE     20766250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT    207644250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy        3884160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy        2060685                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy      11459700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy    105367920                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy      1974240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy    143185905                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   606.179255                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE      4295000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT    224115500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_ruby.dir_cntrl10::samples      2929.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.000000559500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState              5803                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                      2921                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                       14                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                    2921                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                     14                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                    6                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     1.48                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                     2.02                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6                2921                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                 14                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                  1848                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                   761                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                   225                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                    66                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                    14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.bytesReadWrQ                   384                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys                186944                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys                896                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            791429678.18958092                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys            3793226.80405824                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                   235376500                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                    80196.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::ruby.dir_cntrl10       186560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadRate::ruby.dir_cntrl10 789804009.559270262718                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::ruby.dir_cntrl10         2921                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorWriteAccesses::ruby.dir_cntrl10           14                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::ruby.dir_cntrl10    101468750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::ruby.dir_cntrl10     34737.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorWriteAvgLat::ruby.dir_cntrl10         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::ruby.dir_cntrl10       186944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total       186944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::ruby.dir_cntrl10          896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::total          896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.numReads::ruby.dir_cntrl10         2921                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total          2921                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::ruby.dir_cntrl10           14                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::total           14                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::ruby.dir_cntrl10    791429678                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       791429678                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::ruby.dir_cntrl10      3793227                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::total        3793227                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::ruby.dir_cntrl10    795222905                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total      795222905                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts               2915                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0          195                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1          162                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2          163                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3          169                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4          131                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5          120                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6          102                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7          227                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::8          222                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::9          222                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::10          164                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::11          199                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::12          189                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::13          224                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::14          203                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::15          223                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat              46812500                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat            14575000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat        101468750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat              16059.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         34809.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits              1722                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          59.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples         1191                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean   156.534005                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean   109.342911                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev   190.851529                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::0-127          656     55.08%     55.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-255          355     29.81%     84.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-383           76      6.38%     91.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::384-511           37      3.11%     94.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::512-639           12      1.01%     95.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::640-767           12      1.01%     96.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::768-895            6      0.50%     96.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::896-1023            7      0.59%     97.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::1024-1151           30      2.52%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total         1191                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.dramBytesRead          186560                       # Total bytes read (Byte)
system.mem_ctrls10.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW            789.804010                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  6.17                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              6.17                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             59.07                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy       4448220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy       2360490                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy      9060660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy     96355650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy      9563520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy    140227740                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower   593.655828                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE     24085500                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT    204325000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.actEnergy       4069800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preEnergy       2159355                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.readEnergy     11752440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actBackEnergy    106263960                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preBackEnergy      1219680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.totalEnergy    143904435                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.averagePower   609.221161                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::IDLE      2303000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT    226107500                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_ruby.dir_cntrl11::samples      2961.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.000000676500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState              5874                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                      2957                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                        7                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                    2957                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                      7                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                    3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     1.47                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                     1.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6                2957                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                  7                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                  1867                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                   788                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                   231                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                    56                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                    10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.bytesReadWrQ                   192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys                189248                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys                448                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            801183689.97144496                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys            1896613.40202912                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                   232940500                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                    78589.91                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::ruby.dir_cntrl11       189056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadRate::ruby.dir_cntrl11 800370855.656289577484                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::ruby.dir_cntrl11         2957                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorWriteAccesses::ruby.dir_cntrl11            7                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::ruby.dir_cntrl11    101586500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::ruby.dir_cntrl11     34354.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorWriteAvgLat::ruby.dir_cntrl11         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::ruby.dir_cntrl11       189248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total       189248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::ruby.dir_cntrl11          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::total          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.numReads::ruby.dir_cntrl11         2957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total          2957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::ruby.dir_cntrl11            7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::total            7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::ruby.dir_cntrl11    801183690                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       801183690                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::ruby.dir_cntrl11      1896613                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::total        1896613                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::ruby.dir_cntrl11    803080303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total      803080303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts               2954                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0          194                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1          164                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2          178                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3          195                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4          151                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5          146                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6          110                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7          247                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::8          202                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::9          199                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::10          149                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::11          182                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::12          174                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::13          222                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::14          214                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::15          227                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat              46199000                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat            14770000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat        101586500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              15639.47                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         34389.47                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits              1747                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          59.14                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples         1207                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean   156.632974                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean   109.244626                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev   192.198100                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::0-127          667     55.26%     55.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-255          356     29.49%     84.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-383           87      7.21%     91.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::384-511           24      1.99%     93.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::512-639           21      1.74%     95.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::640-767           11      0.91%     96.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::768-895            2      0.17%     96.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::896-1023            3      0.25%     97.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::1024-1151           36      2.98%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total         1207                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.dramBytesRead          189056                       # Total bytes read (Byte)
system.mem_ctrls11.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW            800.370856                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  6.25                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              6.25                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             59.14                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy       4790940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy       2546445                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy      9888900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy     93019440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy     12372960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy    141057885                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower   597.170257                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE     31373750                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT    197036750                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.actEnergy       3827040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preEnergy       2034120                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.readEnergy     11202660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actBackEnergy    104588160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preBackEnergy      2630880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.totalEnergy    142722060                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.averagePower   604.215562                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::IDLE      5992250                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT    222418250                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_ruby.dir_cntrl12::samples      2751.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.000000633750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState              5460                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                      2737                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                       17                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                    2737                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                     17                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                    3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     1.45                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                     2.18                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6                2737                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                 17                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                  1767                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                   719                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                   185                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                    45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                    15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.bytesReadWrQ                   192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys                175168                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys               1088                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            741575840.19338679                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys            4606061.11921358                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                   235759500                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                    85606.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::ruby.dir_cntrl12       174976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadRate::ruby.dir_cntrl12 740763005.878231525421                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::ruby.dir_cntrl12         2737                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorWriteAccesses::ruby.dir_cntrl12           17                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::ruby.dir_cntrl12     88224250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::ruby.dir_cntrl12     32233.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorWriteAvgLat::ruby.dir_cntrl12         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::ruby.dir_cntrl12       175168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total       175168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::ruby.dir_cntrl12         1088                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::total         1088                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.numReads::ruby.dir_cntrl12         2737                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total          2737                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::ruby.dir_cntrl12           17                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::total           17                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::ruby.dir_cntrl12    741575840                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       741575840                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::ruby.dir_cntrl12      4606061                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::total        4606061                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::ruby.dir_cntrl12    746181901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total      746181901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts               2734                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0          194                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1          146                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2          176                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3          172                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4          123                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5          113                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6           92                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7          230                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::8          179                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::9          196                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::10          148                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::11          179                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::12          181                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::13          209                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::14          186                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::15          210                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat              36961750                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat            13670000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat         88224250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              13519.29                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         32269.29                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits              1629                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          59.58                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples         1103                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean   158.462375                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean   108.760986                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev   201.198767                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::0-127          618     56.03%     56.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-255          323     29.28%     85.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-383           73      6.62%     91.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-511           21      1.90%     93.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::512-639           14      1.27%     95.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::640-767            7      0.63%     95.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::768-895            5      0.45%     96.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::896-1023            6      0.54%     96.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::1024-1151           36      3.26%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total         1103                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.dramBytesRead          174976                       # Total bytes read (Byte)
system.mem_ctrls12.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW            740.763006                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  5.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              5.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             59.58                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy       4284000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy       2277000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy      8896440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy     95593560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy     10205280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy    139695480                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower   591.402499                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE     25727250                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT    202683250                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.actEnergy       3605700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preEnergy       1908885                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.readEnergy     10624320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actBackEnergy    103466970                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preBackEnergy      3575040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.totalEnergy    141620115                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.averagePower   599.550465                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::IDLE      8448250                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT    219962250                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_ruby.dir_cntrl13::samples      2780.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.000000572000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState              5538                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                      2769                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                       14                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                    2769                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                     14                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                    3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     1.44                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                     2.42                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6                2769                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                 14                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                  1813                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                   693                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                   203                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                    48                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                     9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.bytesReadWrQ                   192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys                177216                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys                896                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            750246072.88837707                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys            3793226.80405824                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                   235807000                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                    84731.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::ruby.dir_cntrl13       177024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadRate::ruby.dir_cntrl13 749433238.573221802711                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::ruby.dir_cntrl13         2769                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorWriteAccesses::ruby.dir_cntrl13           14                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::ruby.dir_cntrl13     91008250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::ruby.dir_cntrl13     32866.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorWriteAvgLat::ruby.dir_cntrl13         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::ruby.dir_cntrl13       177216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total       177216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::ruby.dir_cntrl13          896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::total          896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.numReads::ruby.dir_cntrl13         2769                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total          2769                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::ruby.dir_cntrl13           14                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::total           14                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::ruby.dir_cntrl13    750246073                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       750246073                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::ruby.dir_cntrl13      3793227                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::total        3793227                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::ruby.dir_cntrl13    754039300                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total      754039300                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts               2766                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0          197                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1          168                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2          179                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3          162                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4          131                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5          124                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6           93                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7          226                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::8          186                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::9          194                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::10          134                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::11          169                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::12          173                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::13          213                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::14          200                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::15          217                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat              39145750                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat            13830000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat         91008250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              14152.48                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         32902.48                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits              1713                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          61.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples         1050                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean   168.350476                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean   115.342379                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev   205.398409                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::0-127          542     51.62%     51.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-255          335     31.90%     83.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-383           76      7.24%     90.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::384-511           29      2.76%     93.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::512-639           12      1.14%     94.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::640-767            6      0.57%     95.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::768-895           13      1.24%     96.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::896-1023            4      0.38%     96.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::1024-1151           33      3.14%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total         1050                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.dramBytesRead          177024                       # Total bytes read (Byte)
system.mem_ctrls13.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW            749.433239                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  5.85                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              5.85                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             61.93                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy       4048380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy       2147970                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy      9139200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy     96775740                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy      9209760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy    139760250                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower   591.676704                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE     23155000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT    205255500                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.actEnergy       3470040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preEnergy       1836780                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.readEnergy     10610040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actBackEnergy    104509500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preBackEnergy      2697120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.totalEnergy    141562680                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.averagePower   599.307313                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::IDLE      6166000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT    222244500                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_ruby.dir_cntrl14::samples      2800.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.000000631500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState              5535                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                      2792                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                       12                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                    2792                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                     12                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                    4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     1.46                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                     1.73                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6                2792                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                 12                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                  1788                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                   686                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                   221                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                    57                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                    22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                     9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.bytesReadWrQ                   256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys                178688                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys                768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            756477802.63790143                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys            3251337.26062135                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                   235393500                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                    83949.18                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::ruby.dir_cntrl14       178432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadRate::ruby.dir_cntrl14 755394023.551027536392                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::ruby.dir_cntrl14         2792                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorWriteAccesses::ruby.dir_cntrl14           12                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::ruby.dir_cntrl14     95410250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::ruby.dir_cntrl14     34172.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorWriteAvgLat::ruby.dir_cntrl14         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::ruby.dir_cntrl14       178688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total       178688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::ruby.dir_cntrl14          768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::total          768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.numReads::ruby.dir_cntrl14         2792                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total          2792                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::ruby.dir_cntrl14           12                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::total           12                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::ruby.dir_cntrl14    756477803                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       756477803                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::ruby.dir_cntrl14      3251337                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::total        3251337                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::ruby.dir_cntrl14    759729140                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total      759729140                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts               2788                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0          198                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1          171                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2          174                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3          152                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4          118                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5          116                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6           97                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7          206                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::8          176                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::9          211                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::10          169                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::11          186                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::12          191                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::13          221                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::14          193                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::15          209                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat              43135250                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat            13940000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat         95410250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              15471.75                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         34221.75                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits              1653                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          59.29                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples         1133                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean   157.373345                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean   109.793857                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev   192.952564                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::0-127          617     54.46%     54.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-255          349     30.80%     85.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-383           72      6.35%     91.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-511           24      2.12%     93.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::512-639           19      1.68%     95.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::640-767           12      1.06%     96.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::768-895            4      0.35%     96.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::896-1023            4      0.35%     97.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::1024-1151           32      2.82%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total         1133                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.dramBytesRead          178432                       # Total bytes read (Byte)
system.mem_ctrls14.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW            755.394024                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  5.90                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              5.90                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             59.29                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy       4312560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy       2288385                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy      8796480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy     94213590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy     11367360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy    139417575                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower   590.225985                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE     28756250                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT    199654250                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.actEnergy       3791340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preEnergy       2011350                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.readEnergy     11109840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actBackEnergy    104062050                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preBackEnergy      3073920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.totalEnergy    142487700                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.averagePower   603.223396                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::IDLE      7075750                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT    221334750                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_ruby.dir_cntrl15::samples      2879.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.000000628500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState              5705                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                      2871                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                       13                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                    2871                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                     13                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                    5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     1.44                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                     2.41                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6                2871                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                 13                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                  1841                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                   728                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                   206                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                    61                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                    19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                     8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.bytesReadWrQ                   320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys                183744                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys                832                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            777882439.60365856                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys            3522282.03233980                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                   234578500                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                    81337.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::ruby.dir_cntrl15       183424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadRate::ruby.dir_cntrl15 776527715.745066404343                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::ruby.dir_cntrl15         2871                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorWriteAccesses::ruby.dir_cntrl15           13                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::ruby.dir_cntrl15     96322250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::ruby.dir_cntrl15     33550.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorWriteAvgLat::ruby.dir_cntrl15         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::ruby.dir_cntrl15       183744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total       183744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::ruby.dir_cntrl15          832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::total          832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.numReads::ruby.dir_cntrl15         2871                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total          2871                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::ruby.dir_cntrl15           13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::total           13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::ruby.dir_cntrl15    777882440                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       777882440                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::ruby.dir_cntrl15      3522282                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::total        3522282                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::ruby.dir_cntrl15    781404722                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total      781404722                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts               2866                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0          200                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1          156                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2          173                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3          169                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4          119                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5          123                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6           94                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7          216                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::8          170                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::9          231                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::10          173                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::11          207                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::12          197                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::13          219                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::14          200                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::15          219                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat              42584750                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat            14330000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat         96322250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              14858.60                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         33608.60                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits              1717                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          59.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples         1145                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean   159.972052                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean   111.103293                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev   195.421722                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::0-127          620     54.15%     54.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-255          349     30.48%     84.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-383           78      6.81%     91.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-511           27      2.36%     93.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::512-639           16      1.40%     95.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::640-767           12      1.05%     96.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::768-895            6      0.52%     96.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::896-1023            5      0.44%     97.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::1024-1151           32      2.79%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total         1145                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.dramBytesRead          183424                       # Total bytes read (Byte)
system.mem_ctrls15.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW            776.527716                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  6.07                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              6.07                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             59.91                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy       4262580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy       2258025                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy      8925000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy     96668010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy      9300480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy    139853295                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower   592.070611                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE     23402750                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT    205007750                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.actEnergy       3941280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preEnergy       2087250                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.readEnergy     11538240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actBackEnergy    104832120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preBackEnergy      2425440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.totalEnergy    143263530                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.averagePower   606.507882                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::IDLE      5472000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT    222938500                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_ruby.dir_cntrl2::samples      2846.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000000583500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState               5654                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                       2836                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                        14                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                     2836                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                      14                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                     4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      1.42                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                      1.98                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                 2836                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                  14                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                   1828                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                    712                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                    216                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                     60                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.bytesReadWrQ                    256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys                 181504                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys                 896                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             768399372.59351301                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             3793226.80405824                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                    235419000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     82603.16                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::ruby.dir_cntrl2       181248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadRate::ruby.dir_cntrl2 767315593.506639242172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::ruby.dir_cntrl2         2836                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::ruby.dir_cntrl2           14                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::ruby.dir_cntrl2     92179500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::ruby.dir_cntrl2     32503.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::ruby.dir_cntrl2         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::ruby.dir_cntrl2       181504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total        181504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::ruby.dir_cntrl2          896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total          896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::ruby.dir_cntrl2         2836                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total           2836                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::ruby.dir_cntrl2           14                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total            14                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::ruby.dir_cntrl2    768399373                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        768399373                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::ruby.dir_cntrl2      3793227                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total         3793227                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::ruby.dir_cntrl2    772192599                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       772192599                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts                2832                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0          199                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1          171                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2          179                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3          160                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4          133                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5          115                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6           98                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7          226                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8          180                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9          216                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10          144                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11          184                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12          190                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13          220                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14          192                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15          225                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat               39079500                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat             14160000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat          92179500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               13799.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          32549.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits               1707                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           60.28                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples         1124                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean   161.195730                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   112.655577                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev   195.199067                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-127          590     52.49%     52.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-255          350     31.14%     83.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-383           90      8.01%     91.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-511           31      2.76%     94.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-639           12      1.07%     95.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::640-767            8      0.71%     96.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::768-895            5      0.44%     96.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::896-1023            4      0.36%     96.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::1024-1151           34      3.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total         1124                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.dramBytesRead           181248                       # Total bytes read (Byte)
system.mem_ctrls2.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             767.315594                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   5.99                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               5.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              60.28                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy        4291140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy        2280795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy       9146340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy     96755790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy      9226560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy    140139825                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   593.283639                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE     23217750                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT    205192750                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.actEnergy        3741360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preEnergy        1984785                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.readEnergy      11074140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actBackEnergy    104616660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preBackEnergy      2606880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.totalEnergy    142463025                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.averagePower   603.118934                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::IDLE      5939250                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT    222471250                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_ruby.dir_cntrl3::samples      2931.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000000587250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState               5829                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                       2922                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                        14                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                     2922                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                      14                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                     5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      1.45                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                      2.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                 2922                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                  14                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                   1890                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                    734                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                    230                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                     54                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.bytesReadWrQ                    320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys                 187008                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys                 896                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             791700622.96129930                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             3793226.80405824                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                    235086000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     80070.16                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::ruby.dir_cntrl3       186688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadRate::ruby.dir_cntrl3 790345899.102707147598                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::ruby.dir_cntrl3         2922                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::ruby.dir_cntrl3           14                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::ruby.dir_cntrl3     97491000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::ruby.dir_cntrl3     33364.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::ruby.dir_cntrl3         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::ruby.dir_cntrl3       187008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total        187008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::ruby.dir_cntrl3          896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total          896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::ruby.dir_cntrl3         2922                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total           2922                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::ruby.dir_cntrl3           14                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total            14                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::ruby.dir_cntrl3    791700623                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        791700623                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::ruby.dir_cntrl3      3793227                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total         3793227                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::ruby.dir_cntrl3    795493850                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       795493850                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts                2917                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0          207                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1          171                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2          194                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3          168                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4          148                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5          134                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6          108                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7          226                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8          200                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9          212                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10          145                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11          197                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12          193                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13          219                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14          189                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15          206                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat               42797250                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat             14585000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat          97491000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               14671.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          33421.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits               1703                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           58.38                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples         1213                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean   153.853256                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   106.896604                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev   190.959212                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-127          704     58.04%     58.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-255          320     26.38%     84.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-383           91      7.50%     91.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-511           31      2.56%     94.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-639           15      1.24%     95.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::640-767            6      0.49%     96.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::768-895            8      0.66%     96.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::896-1023            7      0.58%     97.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::1024-1151           31      2.56%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total         1213                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.dramBytesRead           186688                       # Total bytes read (Byte)
system.mem_ctrls3.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             790.345899                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   6.17                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               6.17                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              58.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy        4826640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy        2565420                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy       9681840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy     95779380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy     10048800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy    141341280                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   598.370013                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE     25362750                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT    203047750                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.actEnergy        3841320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preEnergy        2037915                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.readEnergy      11145540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actBackEnergy    105358800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preBackEnergy      1981920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.totalEnergy    142804695                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.averagePower   604.565398                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::IDLE      4222000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT    224188500                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_ruby.dir_cntrl4::samples      2939.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.000000611500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState               5823                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                       2933                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                         9                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                     2933                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                       9                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                     3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      1.46                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                      1.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                 2933                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   9                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                   1864                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                    754                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                    220                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                     67                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                     22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.bytesReadWrQ                    192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys                 187712                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys                 576                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             794681015.45020223                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys             2438502.94546601                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                    234425000                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                     79682.19                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::ruby.dir_cntrl4       187520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadRate::ruby.dir_cntrl4 793868181.135046958923                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::ruby.dir_cntrl4         2933                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorWriteAccesses::ruby.dir_cntrl4            9                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::ruby.dir_cntrl4     99746500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::ruby.dir_cntrl4     34008.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorWriteAvgLat::ruby.dir_cntrl4         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::ruby.dir_cntrl4       187712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total        187712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::ruby.dir_cntrl4          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::total          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.numReads::ruby.dir_cntrl4         2933                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total           2933                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::ruby.dir_cntrl4            9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::total             9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::ruby.dir_cntrl4    794681015                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        794681015                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::ruby.dir_cntrl4      2438503                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::total         2438503                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::ruby.dir_cntrl4    797119518                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       797119518                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts                2930                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0          196                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1          163                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2          187                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3          177                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4          136                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5          125                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6          125                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7          189                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8          194                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9          247                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10          159                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11          191                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12          186                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13          232                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14          207                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15          216                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat               44809000                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat             14650000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat          99746500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               15293.17                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          34043.17                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits               1756                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           59.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples         1173                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean   159.754476                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean   110.436096                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev   194.075091                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-127          646     55.07%     55.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-255          341     29.07%     84.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-383           74      6.31%     90.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-511           38      3.24%     93.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-639           17      1.45%     95.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::640-767           14      1.19%     96.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::768-895            9      0.77%     97.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::896-1023            6      0.51%     97.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::1024-1151           28      2.39%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total         1173                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.dramBytesRead           187520                       # Total bytes read (Byte)
system.mem_ctrls4.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             793.868181                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   6.20                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               6.20                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              59.93                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy        4505340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy        2394645                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy       9267720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy     92920830                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy     12456000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy    139983735                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower   592.622830                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE     31604000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT    196806500                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.actEnergy        3877020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preEnergy        2056890                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.readEnergy      11652480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actBackEnergy    105171840                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preBackEnergy      2139360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.totalEnergy    143336790                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.averagePower   606.818029                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::IDLE      4726000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT    223684500                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_ruby.dir_cntrl5::samples      2853.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.000000589500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState               5648                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                       2847                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                         9                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                     2847                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                       9                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                     3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      1.46                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                      2.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                 2847                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   9                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                   1797                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                    756                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                    217                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                     56                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.bytesReadWrQ                    192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys                 182208                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys                 576                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             771379765.08241594                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys             2438502.94546601                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                    233305500                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                     81689.60                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::ruby.dir_cntrl5       182016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadRate::ruby.dir_cntrl5 770566930.767260551453                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::ruby.dir_cntrl5         2847                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorWriteAccesses::ruby.dir_cntrl5            9                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::ruby.dir_cntrl5     98921250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::ruby.dir_cntrl5     34745.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorWriteAvgLat::ruby.dir_cntrl5         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::ruby.dir_cntrl5       182208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total        182208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::ruby.dir_cntrl5          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::total          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.numReads::ruby.dir_cntrl5         2847                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total           2847                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::ruby.dir_cntrl5            9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::total             9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::ruby.dir_cntrl5    771379765                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        771379765                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::ruby.dir_cntrl5      2438503                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::total         2438503                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::ruby.dir_cntrl5    773818268                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       773818268                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts                2844                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0          194                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1          162                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2          184                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3          182                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4          116                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5          121                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6           99                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7          206                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8          213                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9          196                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10          160                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11          187                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12          180                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13          224                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14          200                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15          220                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat               45596250                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat             14220000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat          98921250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               16032.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          34782.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits               1659                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           58.33                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples         1185                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean   153.600000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean   107.818550                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev   188.126697                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::0-127          667     56.29%     56.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-255          346     29.20%     85.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-383           77      6.50%     91.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-511           30      2.53%     94.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::512-639           18      1.52%     96.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::640-767            4      0.34%     96.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::768-895            6      0.51%     96.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::896-1023            8      0.68%     97.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::1024-1151           29      2.45%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total         1185                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.dramBytesRead           182016                       # Total bytes read (Byte)
system.mem_ctrls5.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             770.566931                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   6.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               6.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              58.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy        4726680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy        2512290                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy       9024960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy     96131640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy      9752160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy    140586930                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower   595.176463                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE     24537000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT    203873500                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.actEnergy        3734220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preEnergy        1984785                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.readEnergy      11281200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actBackEnergy    103298250                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preBackEnergy      3717120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.totalEnergy    142454775                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.averagePower   603.084008                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::IDLE      8794250                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT    219616250                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_ruby.dir_cntrl6::samples      2823.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.000000569000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState               5601                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                       2816                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                        11                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                     2816                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                      11                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                     4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      1.44                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                      1.55                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                 2816                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                  11                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                   1782                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                    749                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                    203                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                     53                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                     21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.bytesReadWrQ                    256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys                 180224                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys                 704                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             762980477.15914404                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys             2980392.48890291                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                    235409000                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                     83271.67                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::ruby.dir_cntrl6       179968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadRate::ruby.dir_cntrl6 761896698.072270274162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::ruby.dir_cntrl6         2816                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorWriteAccesses::ruby.dir_cntrl6           11                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::ruby.dir_cntrl6     94113500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::ruby.dir_cntrl6     33420.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorWriteAvgLat::ruby.dir_cntrl6         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::ruby.dir_cntrl6       180224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total        180224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::ruby.dir_cntrl6          704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total          704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::ruby.dir_cntrl6         2816                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total           2816                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::ruby.dir_cntrl6           11                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total            11                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::ruby.dir_cntrl6    762980477                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        762980477                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::ruby.dir_cntrl6      2980392                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total         2980392                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::ruby.dir_cntrl6    765960870                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       765960870                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts                2812                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0          182                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1          168                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2          169                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3          177                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4          136                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5          124                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6          103                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7          185                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8          178                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9          210                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10          155                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11          173                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12          191                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13          228                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14          214                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15          219                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat               41388500                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat             14060000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat          94113500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               14718.53                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          33468.53                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits               1668                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           59.32                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples         1143                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean   157.396325                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean   109.021950                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev   194.264366                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-127          640     55.99%     55.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-255          327     28.61%     84.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-383           72      6.30%     90.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-511           36      3.15%     94.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-639           18      1.57%     95.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::640-767            9      0.79%     96.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::768-895            4      0.35%     96.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::896-1023            4      0.35%     97.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::1024-1151           33      2.89%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total         1143                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.dramBytesRead           179968                       # Total bytes read (Byte)
system.mem_ctrls6.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             761.896698                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   5.95                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               5.95                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              59.32                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy        4391100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy        2333925                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy       8882160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy     93960510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy     11580480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy    139587375                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower   590.944835                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE     29339750                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT    199070750                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.actEnergy        3777060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preEnergy        2003760                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.readEnergy      11195520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actBackEnergy    103840890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preBackEnergy      3260160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.totalEnergy    142516590                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.averagePower   603.345702                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::IDLE      7646000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT    220764500                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_ruby.dir_cntrl7::samples      2855.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.000000691750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState               5655                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                       2848                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                         9                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                     2848                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                       9                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                     2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      1.47                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                      1.64                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                 2848                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   9                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                   1802                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                    722                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                    199                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                     76                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                     24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.bytesReadWrQ                    128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys                 182272                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys                 576                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             771650709.85413432                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys             2438502.94546601                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                    234321000                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                     82016.45                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::ruby.dir_cntrl7       182144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadRate::ruby.dir_cntrl7 771108820.310697436333                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::ruby.dir_cntrl7         2848                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorWriteAccesses::ruby.dir_cntrl7            9                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::ruby.dir_cntrl7     96377500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::ruby.dir_cntrl7     33840.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorWriteAvgLat::ruby.dir_cntrl7         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::ruby.dir_cntrl7       182272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total        182272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::ruby.dir_cntrl7          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::total          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.numReads::ruby.dir_cntrl7         2848                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total           2848                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::ruby.dir_cntrl7            9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::total             9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::ruby.dir_cntrl7    771650710                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        771650710                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::ruby.dir_cntrl7      2438503                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::total         2438503                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::ruby.dir_cntrl7    774089213                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       774089213                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts                2846                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0          195                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1          175                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2          175                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3          186                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4          135                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5          116                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6           99                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7          221                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8          143                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9          212                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10          149                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11          170                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12          189                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13          235                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14          221                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15          225                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat               43015000                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat             14230000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat          96377500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               15114.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          33864.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits               1705                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           59.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples         1140                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean   159.719298                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean   110.604653                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev   195.562874                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-127          627     55.00%     55.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-255          327     28.68%     83.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-383           84      7.37%     91.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-511           37      3.25%     94.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-639           16      1.40%     95.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::640-767            6      0.53%     96.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::768-895            4      0.35%     96.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::896-1023            5      0.44%     97.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::1024-1151           34      2.98%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total         1140                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.dramBytesRead           182144                       # Total bytes read (Byte)
system.mem_ctrls7.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             771.108820                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   6.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               6.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              59.91                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy        4405380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy        2341515                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy       9296280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy     97044780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy      8983200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy    140510355                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower   594.852282                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE     22559250                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT    205851250                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.actEnergy        3741360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preEnergy        1984785                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.readEnergy      11024160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actBackEnergy    104993430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preBackEnergy      2289600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.totalEnergy    142472535                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.averagePower   603.159195                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::IDLE      5104500                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT    223306000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_ruby.dir_cntrl8::samples      3021.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.000000648000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState               5988                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                       3014                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                        12                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                     3014                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                      12                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                     5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      1.51                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                      1.81                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                 3014                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                  12                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                   1889                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                    797                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                    248                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                     61                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.bytesReadWrQ                    320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys                 192896                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys                 768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             816627541.95939636                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys             3251337.26062135                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                    236187000                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                     78052.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::ruby.dir_cntrl8       192576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadRate::ruby.dir_cntrl8 815272818.100804209709                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::ruby.dir_cntrl8         3014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorWriteAccesses::ruby.dir_cntrl8           12                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::ruby.dir_cntrl8    104615500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::ruby.dir_cntrl8     34709.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorWriteAvgLat::ruby.dir_cntrl8         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::ruby.dir_cntrl8       192832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total        192832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::ruby.dir_cntrl8          768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::total          768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.numReads::ruby.dir_cntrl8         3013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total           3013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::ruby.dir_cntrl8           12                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::total            12                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::ruby.dir_cntrl8    816356597                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        816356597                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::ruby.dir_cntrl8      3251337                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::total         3251337                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::ruby.dir_cntrl8    819607934                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total       819607934                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts                3009                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0          203                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1          179                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2          184                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3          193                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4          146                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5          128                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6          113                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7          230                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::8          187                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::9          210                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::10          172                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::11          199                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::12          207                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::13          228                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::14          210                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::15          220                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat               48196750                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat             15045000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat         104615500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               16017.53                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          34767.53                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits               1774                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           58.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples         1234                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean   155.954619                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean   108.534006                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev   192.661265                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::0-127          691     56.00%     56.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-255          359     29.09%     85.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-383           83      6.73%     91.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::384-511           28      2.27%     94.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::512-639           15      1.22%     95.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::640-767           12      0.97%     96.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::768-895            8      0.65%     96.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::896-1023            4      0.32%     97.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::1024-1151           34      2.76%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total         1234                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.dramBytesRead           192576                       # Total bytes read (Byte)
system.mem_ctrls8.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW             815.272818                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   6.37                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               6.37                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              58.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy        4740960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy        2519880                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy       9824640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy     96599040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy      9358560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy    141482280                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower   598.966938                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE     23526500                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT    204884000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.actEnergy        4076940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preEnergy        2163150                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.readEnergy      11659620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actBackEnergy    105261330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preBackEnergy      2064000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.totalEnergy    143664240                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.averagePower   608.204292                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::IDLE      4546250                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT    223864250                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_ruby.dir_cntrl9::samples      2959.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.000000629500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState               5862                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                       2945                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                        18                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                     2945                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                      18                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                     4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      1.47                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                      2.93                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                 2945                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                  18                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                   1885                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                    763                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                    212                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                     63                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                     16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.bytesReadWrQ                    256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys                 188480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys                1152                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             797932352.71082366                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys             4877005.89093203                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                    236103500                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                     79683.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::ruby.dir_cntrl9       188224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadRate::ruby.dir_cntrl9 796848573.623949885368                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::ruby.dir_cntrl9         2945                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorWriteAccesses::ruby.dir_cntrl9           18                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::ruby.dir_cntrl9    101397250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::ruby.dir_cntrl9     34430.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorWriteAvgLat::ruby.dir_cntrl9         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::ruby.dir_cntrl9       188480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total        188480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::ruby.dir_cntrl9         1152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::total         1152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.numReads::ruby.dir_cntrl9         2945                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total           2945                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::ruby.dir_cntrl9           18                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::total            18                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::ruby.dir_cntrl9    797932353                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        797932353                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::ruby.dir_cntrl9      4877006                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::total         4877006                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::ruby.dir_cntrl9    802809359                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total       802809359                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts                2941                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0          201                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1          173                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2          176                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3          185                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4          133                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5          135                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6          107                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7          232                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::8          198                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::9          216                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::10          163                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::11          187                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::12          194                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::13          219                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::14          206                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::15          216                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat               46253500                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat             14705000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat         101397250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat               15727.13                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          34477.13                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits               1709                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           58.11                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples         1230                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean   152.871545                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean   106.350479                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev   190.844284                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::0-127          712     57.89%     57.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-255          342     27.80%     85.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-383           78      6.34%     92.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::384-511           30      2.44%     94.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::512-639           12      0.98%     95.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::640-767           12      0.98%     96.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::768-895            7      0.57%     96.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::896-1023            4      0.33%     97.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::1024-1151           33      2.68%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total         1230                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.dramBytesRead           188224                       # Total bytes read (Byte)
system.mem_ctrls9.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW             796.848574                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   6.23                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               6.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              58.11                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy        4748100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy        2519880                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy       9581880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy     92564010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy     12756480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy    140609550                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower   595.272225                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE     32357500                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT    196053000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.actEnergy        4048380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preEnergy        2147970                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.readEnergy      11416860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actBackEnergy    104298030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preBackEnergy      2875200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.totalEnergy    143225640                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.averagePower   606.347474                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::IDLE      6585000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT    221825500                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           256                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           2559                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples            236869                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean            29.133268                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean           18.496722                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           62.684253                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |      234466     98.99%     98.99% |        1527      0.64%     99.63% |         500      0.21%     99.84% |         224      0.09%     99.94% |          98      0.04%     99.98% |          33      0.01%     99.99% |          10      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total              236869                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples       837844                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      3.419995                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     2.349812                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     3.518668                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |      290290     34.65%     34.65% |      314096     37.49%     72.14% |       98920     11.81%     83.94% |       33440      3.99%     87.93% |       23001      2.75%     90.68% |       28637      3.42%     94.10% |       19783      2.36%     96.46% |       13037      1.56%     98.01% |       16640      1.99%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total       837844                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          512                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         5119                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples         840630                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean         14.613140                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.391679                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        65.004431                       (Unspecified)
system.ruby.m_latencyHistSeqr            |      838299     99.72%     99.72% |        2039      0.24%     99.97% |         245      0.03%     99.99% |          37      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total           840630                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples       787656                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.018419                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.003297                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      1.843135                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |      787612     99.99%     99.99% |          35      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total        787656                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          512                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         5119                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples        52974                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean    216.749349                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean   180.521588                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev   152.961880                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |       50644     95.60%     95.60% |        2038      3.85%     99.45% |         245      0.46%     99.91% |          37      0.07%     99.98% |           8      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total        52974                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           64                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          639                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples        111216                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean        18.539356                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean       14.236433                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev       19.480705                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |      107187     96.38%     96.38% |        3493      3.14%     99.52% |         411      0.37%     99.89% |          90      0.08%     99.97% |          19      0.02%     99.99% |           9      0.01%     99.99% |           5      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total          111216                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size          256                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket         2559                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples        125264                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean        38.596652                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean       23.381816                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       83.084026                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |      122896     98.11%     98.11% |        1493      1.19%     99.30% |         499      0.40%     99.70% |         224      0.18%     99.88% |          98      0.08%     99.96% |          33      0.03%     99.98% |          10      0.01%     99.99% |           7      0.01%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total          125264                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples           389                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean        10.601542                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::gmean        9.919971                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        3.522110                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |           0      0.00%      0.00% |          33      8.48%      8.48% |          43     11.05%     19.54% |          54     13.88%     33.42% |          87     22.37%     55.78% |          70     17.99%     73.78% |          70     17.99%     91.77% |          29      7.46%     99.23% |           3      0.77%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total             389                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch   |        2848      6.19%      6.19% |        2918      6.35%     12.54% |        2836      6.17%     18.71% |        2922      6.36%     25.07% |        2933      6.38%     31.45% |        2847      6.19%     37.64% |        2816      6.13%     43.76% |        2848      6.19%     49.96% |        3014      6.56%     56.51% |        2945      6.41%     62.92% |        2921      6.35%     69.27% |        2957      6.43%     75.71% |        2737      5.95%     81.66% |        2769      6.02%     87.68% |        2792      6.07%     93.76% |        2871      6.24%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total        45974                       (Unspecified)
system.ruby.Directory_Controller.Data    |          15      7.69%      7.69% |           7      3.59%     11.28% |          14      7.18%     18.46% |          14      7.18%     25.64% |           9      4.62%     30.26% |           9      4.62%     34.87% |          11      5.64%     40.51% |           9      4.62%     45.13% |          12      6.15%     51.28% |          18      9.23%     60.51% |          14      7.18%     67.69% |           7      3.59%     71.28% |          17      8.72%     80.00% |          14      7.18%     87.18% |          12      6.15%     93.33% |          13      6.67%    100.00% (Unspecified)
system.ruby.Directory_Controller.Data::total          195                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |        2848      6.19%      6.19% |        2918      6.35%     12.54% |        2836      6.17%     18.71% |        2922      6.36%     25.07% |        2933      6.38%     31.45% |        2847      6.19%     37.64% |        2816      6.13%     43.76% |        2848      6.19%     49.96% |        3013      6.55%     56.51% |        2945      6.41%     62.92% |        2921      6.35%     69.27% |        2957      6.43%     75.71% |        2737      5.95%     81.66% |        2769      6.02%     87.68% |        2792      6.07%     93.76% |        2871      6.24%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total        45973                       (Unspecified)
system.ruby.Directory_Controller.Memory_Ack |          15      7.69%      7.69% |           7      3.59%     11.28% |          14      7.18%     18.46% |          14      7.18%     25.64% |           9      4.62%     30.26% |           9      4.62%     34.87% |          11      5.64%     40.51% |           9      4.62%     45.13% |          12      6.15%     51.28% |          18      9.23%     60.51% |          14      7.18%     67.69% |           7      3.59%     71.28% |          17      8.72%     80.00% |          14      7.18%     87.18% |          12      6.15%     93.33% |          13      6.67%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack::total          195                       (Unspecified)
system.ruby.Directory_Controller.CleanReplacement |          35      5.12%      5.12% |          48      7.03%     12.15% |          41      6.00%     18.16% |          32      4.69%     22.84% |          40      5.86%     28.70% |          57      8.35%     37.04% |          39      5.71%     42.75% |          48      7.03%     49.78% |          48      7.03%     56.81% |          57      8.35%     65.15% |          52      7.61%     72.77% |          45      6.59%     79.36% |          36      5.27%     84.63% |          38      5.56%     90.19% |          41      6.00%     96.19% |          26      3.81%    100.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement::total          683                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |        2848      6.19%      6.19% |        2918      6.35%     12.54% |        2836      6.17%     18.71% |        2922      6.36%     25.07% |        2933      6.38%     31.45% |        2847      6.19%     37.64% |        2816      6.13%     43.76% |        2848      6.19%     49.96% |        3014      6.56%     56.51% |        2945      6.41%     62.92% |        2921      6.35%     69.27% |        2957      6.43%     75.71% |        2737      5.95%     81.66% |        2769      6.02%     87.68% |        2792      6.07%     93.76% |        2871      6.24%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total        45974                       (Unspecified)
system.ruby.Directory_Controller.M.Data  |          15      7.69%      7.69% |           7      3.59%     11.28% |          14      7.18%     18.46% |          14      7.18%     25.64% |           9      4.62%     30.26% |           9      4.62%     34.87% |          11      5.64%     40.51% |           9      4.62%     45.13% |          12      6.15%     51.28% |          18      9.23%     60.51% |          14      7.18%     67.69% |           7      3.59%     71.28% |          17      8.72%     80.00% |          14      7.18%     87.18% |          12      6.15%     93.33% |          13      6.67%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.Data::total          195                       (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement |          35      5.12%      5.12% |          48      7.03%     12.15% |          41      6.00%     18.16% |          32      4.69%     22.84% |          40      5.86%     28.70% |          57      8.35%     37.04% |          39      5.71%     42.75% |          48      7.03%     49.78% |          48      7.03%     56.81% |          57      8.35%     65.15% |          52      7.61%     72.77% |          45      6.59%     79.36% |          36      5.27%     84.63% |          38      5.56%     90.19% |          41      6.00%     96.19% |          26      3.81%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement::total          683                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |        2848      6.19%      6.19% |        2918      6.35%     12.54% |        2836      6.17%     18.71% |        2922      6.36%     25.07% |        2933      6.38%     31.45% |        2847      6.19%     37.64% |        2816      6.13%     43.76% |        2848      6.19%     49.96% |        3013      6.55%     56.51% |        2945      6.41%     62.92% |        2921      6.35%     69.27% |        2957      6.43%     75.71% |        2737      5.95%     81.66% |        2769      6.02%     87.68% |        2792      6.07%     93.76% |        2871      6.24%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total        45973                       (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack |          15      7.69%      7.69% |           7      3.59%     11.28% |          14      7.18%     18.46% |          14      7.18%     25.64% |           9      4.62%     30.26% |           9      4.62%     34.87% |          11      5.64%     40.51% |           9      4.62%     45.13% |          12      6.15%     51.28% |          18      9.23%     60.51% |          14      7.18%     67.69% |           7      3.59%     71.28% |          17      8.72%     80.00% |          14      7.18%     87.18% |          12      6.15%     93.33% |          13      6.67%    100.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack::total          195                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |       22150      6.25%      6.25% |       22131      6.24%     12.49% |       22217      6.27%     18.76% |       22206      6.27%     25.03% |       22130      6.24%     31.27% |       22140      6.25%     37.52% |       22157      6.25%     43.77% |       22153      6.25%     50.02% |       22131      6.24%     56.26% |       22048      6.22%     62.49% |       22143      6.25%     68.73% |       22242      6.28%     75.01% |       22153      6.25%     81.26% |       22202      6.26%     87.52% |       22105      6.24%     93.76% |       22114      6.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total       354422                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |       18383      6.25%      6.25% |       18444      6.27%     12.53% |       18510      6.30%     18.82% |       18352      6.24%     25.06% |       18358      6.24%     31.31% |       18468      6.28%     37.59% |       18399      6.26%     43.85% |       18349      6.24%     50.09% |       18294      6.22%     56.31% |       18247      6.21%     62.51% |       18402      6.26%     68.77% |       18386      6.25%     75.03% |       18399      6.26%     81.28% |       18335      6.24%     87.52% |       18308      6.23%     93.75% |       18383      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total       294017                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |       12015      6.25%      6.25% |       12018      6.25%     12.50% |       12017      6.25%     18.75% |       12018      6.25%     25.00% |       12019      6.25%     31.25% |       12018      6.25%     37.50% |       12016      6.25%     43.75% |       12016      6.25%     50.00% |       12017      6.25%     56.25% |       12021      6.25%     62.51% |       12019      6.25%     68.76% |       12014      6.25%     75.01% |       12013      6.25%     81.25% |       12015      6.25%     87.50% |       12013      6.25%     93.75% |       12012      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total       192261                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |          44     11.31%     11.31% |          27      6.94%     18.25% |          26      6.68%     24.94% |          29      7.46%     32.39% |          13      3.34%     35.73% |          24      6.17%     41.90% |           7      1.80%     43.70% |          30      7.71%     51.41% |          10      2.57%     53.98% |          25      6.43%     60.41% |          31      7.97%     68.38% |          28      7.20%     75.58% |          36      9.25%     84.83% |          15      3.86%     88.69% |          34      8.74%     97.43% |          10      2.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total          389                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |        2294      6.23%      6.23% |        2335      6.34%     12.57% |        2314      6.28%     18.85% |        2331      6.33%     25.18% |        2291      6.22%     31.40% |        2353      6.39%     37.78% |        2263      6.14%     43.93% |        2293      6.22%     50.15% |        2275      6.18%     56.33% |        2291      6.22%     62.55% |        2283      6.20%     68.75% |        2302      6.25%     74.99% |        2310      6.27%     81.27% |        2285      6.20%     87.47% |        2294      6.23%     93.70% |        2322      6.30%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total        36836                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |        1502      6.19%      6.19% |        1545      6.37%     12.56% |        1532      6.32%     18.88% |        1525      6.29%     25.16% |        1497      6.17%     31.34% |        1575      6.49%     37.83% |        1489      6.14%     43.97% |        1511      6.23%     50.20% |        1494      6.16%     56.35% |        1505      6.20%     62.56% |        1511      6.23%     68.79% |        1505      6.20%     74.99% |        1507      6.21%     81.21% |        1501      6.19%     87.39% |        1517      6.25%     93.65% |        1541      6.35%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total        24257                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |        1789      6.23%      6.23% |        1802      6.28%     12.51% |        1788      6.23%     18.74% |        1811      6.31%     25.05% |        1792      6.24%     31.29% |        1781      6.20%     37.50% |        1791      6.24%     43.73% |        1792      6.24%     49.98% |        1788      6.23%     56.21% |        1786      6.22%     62.43% |        1790      6.24%     68.66% |        1806      6.29%     74.96% |        1811      6.31%     81.26% |        1794      6.25%     87.51% |        1792      6.24%     93.76% |        1792      6.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total        28705                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      8.33%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           0      0.00%     25.00% |           1      8.33%     33.33% |           1      8.33%     41.67% |           0      0.00%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           1      8.33%     66.67% |           1      8.33%     75.00% |           1      8.33%     83.33% |           1      8.33%     91.67% |           1      8.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total           12                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |        1549      6.18%      6.18% |        1600      6.39%     12.57% |        1580      6.31%     18.88% |        1578      6.30%     25.18% |        1545      6.17%     31.35% |        1625      6.49%     37.83% |        1539      6.14%     43.98% |        1558      6.22%     50.20% |        1539      6.14%     56.34% |        1565      6.25%     62.59% |        1556      6.21%     68.80% |        1558      6.22%     75.02% |        1555      6.21%     81.23% |        1546      6.17%     87.40% |        1567      6.26%     93.65% |        1590      6.35%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total        25050                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |        1504      6.19%      6.19% |        1547      6.37%     12.56% |        1535      6.32%     18.87% |        1528      6.29%     25.16% |        1500      6.17%     31.34% |        1577      6.49%     37.83% |        1491      6.14%     43.96% |        1514      6.23%     50.20% |        1495      6.15%     56.35% |        1507      6.20%     62.55% |        1514      6.23%     68.78% |        1508      6.21%     74.99% |        1510      6.21%     81.20% |        1504      6.19%     87.39% |        1520      6.26%     93.65% |        1543      6.35%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total        24297                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |        1231      6.24%      6.24% |        1236      6.26%     12.50% |        1230      6.23%     18.73% |        1246      6.31%     25.05% |        1232      6.24%     31.29% |        1220      6.18%     37.47% |        1228      6.22%     43.69% |        1233      6.25%     49.94% |        1230      6.23%     56.17% |        1221      6.19%     62.36% |        1232      6.24%     68.60% |        1242      6.29%     74.89% |        1252      6.34%     81.24% |        1242      6.29%     87.53% |        1229      6.23%     93.76% |        1232      6.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total        19736                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |         556      6.23%      6.23% |         564      6.32%     12.55% |         555      6.22%     18.77% |         562      6.30%     25.07% |         557      6.24%     31.31% |         559      6.26%     37.58% |         560      6.28%     43.85% |         556      6.23%     50.08% |         556      6.23%     56.32% |         561      6.29%     62.60% |         555      6.22%     68.82% |         561      6.29%     75.11% |         556      6.23%     81.34% |         549      6.15%     87.49% |         558      6.25%     93.75% |         558      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total         8923                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |          32     11.27%     11.27% |          21      7.39%     18.66% |          20      7.04%     25.70% |          25      8.80%     34.51% |           9      3.17%     37.68% |          19      6.69%     44.37% |           4      1.41%     45.77% |          24      8.45%     54.23% |           5      1.76%     55.99% |          18      6.34%     62.32% |          26      9.15%     71.48% |          24      8.45%     79.93% |          25      8.80%     88.73% |           9      3.17%     91.90% |          20      7.04%     98.94% |           3      1.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total          284                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total            4                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |           4      7.84%      7.84% |           4      7.84%     15.69% |           2      3.92%     19.61% |           4      7.84%     27.45% |           2      3.92%     31.37% |           1      1.96%     33.33% |           1      1.96%     35.29% |           2      3.92%     39.22% |           1      1.96%     41.18% |           3      5.88%     47.06% |           4      7.84%     54.90% |           2      3.92%     58.82% |           4      7.84%     66.67% |           4      7.84%     74.51% |          11     21.57%     96.08% |           2      3.92%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total           51                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |          12      4.53%      4.53% |          13      4.91%      9.43% |          18      6.79%     16.23% |          19      7.17%     23.40% |          18      6.79%     30.19% |          11      4.15%     34.34% |          19      7.17%     41.51% |          19      7.17%     48.68% |          11      4.15%     52.83% |          17      6.42%     59.25% |          18      6.79%     66.04% |          18      6.79%     72.83% |          18      6.79%     79.62% |          18      6.79%     86.42% |          19      7.17%     93.58% |          17      6.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total          265                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |       17149      6.25%      6.25% |       17205      6.27%     12.53% |       17277      6.30%     18.83% |       17102      6.24%     25.06% |       17122      6.24%     31.31% |       17245      6.29%     37.60% |       17167      6.26%     43.86% |       17112      6.24%     50.10% |       17061      6.22%     56.32% |       17022      6.21%     62.53% |       17167      6.26%     68.79% |       17140      6.25%     75.04% |       17143      6.25%     81.29% |       17089      6.23%     87.52% |       17073      6.23%     93.75% |       17147      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total       274221                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      8.33%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           0      0.00%     25.00% |           1      8.33%     33.33% |           1      8.33%     41.67% |           0      0.00%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           1      8.33%     66.67% |           1      8.33%     75.00% |           1      8.33%     83.33% |           1      8.33%     91.67% |           1      8.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total           12                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |           7      8.86%      8.86% |           6      7.59%     16.46% |           3      3.80%     20.25% |           4      5.06%     25.32% |           2      2.53%     27.85% |           4      5.06%     32.91% |           0      0.00%     32.91% |           5      6.33%     39.24% |           2      2.53%     41.77% |           5      6.33%     48.10% |           3      3.80%     51.90% |           4      5.06%     56.96% |           8     10.13%     67.09% |           6      7.59%     74.68% |          14     17.72%     92.41% |           6      7.59%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total           79                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |         741      6.32%      6.32% |         731      6.23%     12.55% |         732      6.24%     18.79% |         749      6.38%     25.17% |         744      6.34%     31.51% |         725      6.18%     37.69% |         723      6.16%     43.86% |         731      6.23%     50.09% |         735      6.27%     56.35% |         723      6.16%     62.52% |         723      6.16%     68.68% |         742      6.33%     75.01% |         751      6.40%     81.41% |         735      6.27%     87.67% |         716      6.10%     93.78% |         730      6.22%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total        11731                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |        7570      5.07%      5.07% |        9847      6.60%     11.67% |        9451      6.33%     18.00% |       10188      6.82%     24.82% |        9824      6.58%     31.40% |       10090      6.76%     38.16% |        9712      6.51%     44.67% |        7724      5.17%     49.84% |        8852      5.93%     55.77% |        9458      6.34%     62.11% |        8769      5.87%     67.98% |        9920      6.65%     74.63% |        9885      6.62%     81.25% |        9552      6.40%     87.65% |        9309      6.24%     93.89% |        9127      6.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total       149278                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |          73      5.95%      5.95% |          79      6.44%     12.40% |          74      6.04%     18.43% |          82      6.69%     25.12% |          77      6.28%     31.40% |          74      6.04%     37.44% |          77      6.28%     43.72% |          74      6.04%     49.76% |          76      6.20%     55.95% |          80      6.53%     62.48% |          76      6.20%     68.68% |          79      6.44%     75.12% |          76      6.20%     81.32% |          75      6.12%     87.44% |          80      6.53%     93.96% |          74      6.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total         1226                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |           4     22.22%     22.22% |           0      0.00%     22.22% |           1      5.56%     27.78% |           0      0.00%     27.78% |           2     11.11%     38.89% |           1      5.56%     44.44% |           2     11.11%     55.56% |           1      5.56%     61.11% |           1      5.56%     66.67% |           1      5.56%     72.22% |           2     11.11%     83.33% |           0      0.00%     83.33% |           2     11.11%     94.44% |           0      0.00%     94.44% |           0      0.00%     94.44% |           1      5.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total           18                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |        1027      6.15%      6.15% |        1060      6.35%     12.50% |        1083      6.49%     18.99% |        1031      6.18%     25.16% |        1013      6.07%     31.23% |        1096      6.56%     37.80% |        1025      6.14%     43.94% |        1027      6.15%     50.09% |        1030      6.17%     56.26% |        1026      6.15%     62.40% |        1034      6.19%     68.60% |        1038      6.22%     74.81% |        1055      6.32%     81.13% |        1038      6.22%     87.35% |        1032      6.18%     93.53% |        1080      6.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total        16695                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |       13064      7.23%      7.23% |       10724      5.94%     13.17% |       11213      6.21%     19.38% |       10471      5.80%     25.18% |       10788      5.97%     31.16% |       10460      5.79%     36.95% |       10934      6.06%     43.01% |       12894      7.14%     50.15% |       11772      6.52%     56.67% |       11063      6.13%     62.79% |       11841      6.56%     69.35% |       10795      5.98%     75.33% |       10740      5.95%     81.28% |       11127      6.16%     87.44% |       11256      6.23%     93.67% |       11426      6.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total       180568                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |       11386      6.25%      6.25% |       11374      6.25%     12.50% |       11387      6.25%     18.75% |       11373      6.25%     25.00% |       11384      6.25%     31.25% |       11385      6.25%     37.50% |       11378      6.25%     43.75% |       11385      6.25%     50.00% |       11385      6.25%     56.25% |       11378      6.25%     62.50% |       11387      6.25%     68.76% |       11373      6.25%     75.00% |       11380      6.25%     81.25% |       11390      6.25%     87.51% |       11374      6.25%     93.75% |       11379      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total       182098                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |           1     16.67%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           2     33.33%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total            6                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |         522      6.25%      6.25% |         540      6.46%     12.71% |         497      5.95%     18.66% |         547      6.55%     25.21% |         532      6.37%     31.57% |         529      6.33%     37.91% |         514      6.15%     44.06% |         531      6.36%     50.41% |         509      6.09%     56.51% |         539      6.45%     62.96% |         522      6.25%     69.20% |         520      6.22%     75.43% |         500      5.98%     81.41% |         508      6.08%     87.49% |         535      6.40%     93.90% |         510      6.10%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total         8355                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            4                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1502      6.19%      6.19% |        1545      6.37%     12.56% |        1532      6.32%     18.88% |        1525      6.29%     25.16% |        1497      6.17%     31.34% |        1575      6.49%     37.83% |        1489      6.14%     43.97% |        1511      6.23%     50.20% |        1494      6.16%     56.35% |        1505      6.20%     62.56% |        1511      6.23%     68.79% |        1505      6.20%     74.99% |        1507      6.21%     81.21% |        1501      6.19%     87.39% |        1517      6.25%     93.65% |        1541      6.35%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total        24257                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1233      6.23%      6.23% |        1238      6.26%     12.49% |        1233      6.23%     18.72% |        1249      6.31%     25.04% |        1235      6.24%     31.28% |        1222      6.18%     37.46% |        1231      6.22%     43.68% |        1236      6.25%     49.93% |        1232      6.23%     56.16% |        1225      6.19%     62.35% |        1235      6.24%     68.59% |        1245      6.29%     74.89% |        1255      6.34%     81.23% |        1245      6.29%     87.52% |        1234      6.24%     93.76% |        1234      6.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        19782                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         556      6.23%      6.23% |         564      6.32%     12.55% |         555      6.22%     18.77% |         562      6.30%     25.07% |         557      6.24%     31.31% |         559      6.26%     37.58% |         560      6.28%     43.85% |         556      6.23%     50.08% |         556      6.23%     56.32% |         561      6.29%     62.60% |         555      6.22%     68.82% |         561      6.29%     75.11% |         556      6.23%     81.34% |         549      6.15%     87.49% |         558      6.25%     93.75% |         558      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         8923                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      8.33%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           0      0.00%     25.00% |           1      8.33%     33.33% |           1      8.33%     41.67% |           0      0.00%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           1      8.33%     66.67% |           1      8.33%     75.00% |           1      8.33%     83.33% |           1      8.33%     91.67% |           1      8.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total           12                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     20.00%     20.00% |           0      0.00%     20.00% |           2     20.00%     40.00% |           0      0.00%     40.00% |           2     20.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total           10                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           3      5.26%      5.26% |           3      5.26%     10.53% |           3      5.26%     15.79% |           4      7.02%     22.81% |           4      7.02%     29.82% |           3      5.26%     35.09% |           4      7.02%     42.11% |           4      7.02%     49.12% |           3      5.26%     54.39% |           3      5.26%     59.65% |           3      5.26%     64.91% |           4      7.02%     71.93% |           4      7.02%     78.95% |           4      7.02%     85.96% |           4      7.02%     92.98% |           4      7.02%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           57                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |        1549      6.18%      6.18% |        1600      6.39%     12.57% |        1579      6.30%     18.88% |        1578      6.30%     25.18% |        1545      6.17%     31.34% |        1625      6.49%     37.83% |        1539      6.14%     43.98% |        1558      6.22%     50.20% |        1539      6.14%     56.34% |        1565      6.25%     62.59% |        1556      6.21%     68.80% |        1558      6.22%     75.02% |        1554      6.20%     81.22% |        1546      6.17%     87.40% |        1567      6.26%     93.65% |        1590      6.35%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total        25048                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            2                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR        19739      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS          24301      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX           8923      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE           12      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX          25048      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old            4      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement          188      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean          690      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data         45973      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack            878      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data              7      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all            381      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock        33191      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR        18069      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS        19606      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX         8299      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_PUTX_old            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1610      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS           44      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           12      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean          363      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           60      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS         4651      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX          624      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement          188      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean          301      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX        25048      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean           26      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack          878      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data            7      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data_clean            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all           18      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all          363      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data        19606      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data        18068      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data         8299      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           12      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock        33179      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples       354412                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean    16.056993                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.424364                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    72.500120                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |      352991     99.60%     99.60% |        1239      0.35%     99.95% |         149      0.04%     99.99% |          24      0.01%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total       354412                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples       330111                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000857                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000594                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.029267                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      329828     99.91%     99.91% |         283      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total       330111                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples        24301                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean   220.583392                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean   172.560298                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev   178.183620                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |       22880     94.15%     94.15% |        1239      5.10%     99.25% |         149      0.61%     99.86% |          24      0.10%     99.96% |           8      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total        24301                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples       186892                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean    12.854328                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.298741                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    66.694764                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |      186291     99.68%     99.68% |         493      0.26%     99.94% |          94      0.05%     99.99% |          13      0.01%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total       186892                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples       178201                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.052491                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.012467                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     2.978133                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |      178173     99.98%     99.98% |          25      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total       178201                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples         8691                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   254.840179                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   214.222151                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev   184.561129                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |        8091     93.10%     93.10% |         492      5.66%     98.76% |          94      1.08%     99.84% |          13      0.15%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total         8691                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples       293959                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean    14.082226                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.415877                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev    53.677717                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |      275928     93.87%     93.87% |       16214      5.52%     99.38% |        1399      0.48%     99.86% |         109      0.04%     99.89% |         119      0.04%     99.94% |         138      0.05%     99.98% |          43      0.01%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total       293959                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples       274221                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      274221    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total       274221                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples        19738                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   195.834228                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean   177.513466                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    86.602681                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |        1707      8.65%      8.65% |       16214     82.15%     90.79% |        1399      7.09%     97.88% |         109      0.55%     98.43% |         119      0.60%     99.04% |         138      0.70%     99.74% |          43      0.22%     99.95% |           7      0.04%     99.99% |           1      0.01%     99.99% |           1      0.01%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total        19738                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples         5047                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     9.937785                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.296918                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev    43.078849                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |        4838     95.86%     95.86% |          10      0.20%     96.06% |          73      1.45%     97.50% |          91      1.80%     99.31% |          21      0.42%     99.72% |          12      0.24%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total         5047                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples         4825                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     2.009534                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.039800                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    15.030715                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |        4808     99.65%     99.65% |           1      0.02%     99.67% |           2      0.04%     99.71% |           8      0.17%     99.88% |           3      0.06%     99.94% |           3      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total         4825                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples          222                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   182.252252                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   157.974552                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    79.006325                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |          30     13.51%     13.51% |           9      4.05%     17.57% |          71     31.98%     49.55% |          83     37.39%     86.94% |          18      8.11%     95.05% |           9      4.05%     99.10% |           2      0.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total          222                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples          160                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     7.306250                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.691376                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    16.406394                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |         138     86.25%     86.25% |           0      0.00%     86.25% |          15      9.38%     95.62% |           5      3.12%     98.75% |           1      0.62%     99.38% |           1      0.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total          160                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          138                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         138    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          138                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    46.863636                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    45.701240                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    11.720131                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          15     68.18%     68.18% |           5     22.73%     90.91% |           1      4.55%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples          160                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         160    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total          160                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples          160                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         160    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total          160                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count         2848                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.006029                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count         2863                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.006060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count         2898                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.006136                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.responseFromDir.m_avg_stall_time     0.172533                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count         2863                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.008577                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count           50                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000106                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count         2918                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.006177                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count         2925                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.006192                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count         2973                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.006293                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count         2925                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.008772                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseToDir.m_msg_count           55                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseToDir.m_buf_msgs     0.000116                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count         2921                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.006183                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count         2935                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.006213                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count         2987                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.010971                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time      1098000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time   367.592903                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count         2935                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.008815                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseToDir.m_msg_count           66                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseToDir.m_buf_msgs     0.000140                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count         2957                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.006259                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count         2964                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.006274                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count         3009                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.007229                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time       203000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time    67.464274                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count         2964                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.008878                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseToDir.m_msg_count           52                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseToDir.m_buf_msgs     0.000110                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count         2737                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.005794                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count         2754                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.005830                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count         2790                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.007955                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time       484000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time   173.476703                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count         2754                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.008227                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseToDir.m_msg_count           53                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseToDir.m_buf_msgs     0.000112                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count         2769                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.005861                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count         2783                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.005891                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count         2821                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.026874                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time      4937500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time  1750.265863                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count         2783                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.008318                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseToDir.m_msg_count           52                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseToDir.m_buf_msgs     0.000110                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count         2792                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.005910                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count         2804                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.005935                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count         2845                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.019163                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time      3104000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time  1091.036907                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count         2804                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.008373                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseToDir.m_msg_count           53                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseToDir.m_buf_msgs     0.000112                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count         2871                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.006077                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count         2884                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.006105                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count         2910                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.006160                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count         2884                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.008627                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseToDir.m_msg_count           39                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseToDir.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count         2836                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.006003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count         2850                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.006033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count         2891                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.006122                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.responseFromDir.m_avg_stall_time     0.172951                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count         2850                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.008558                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseToDir.m_msg_count           55                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseToDir.m_buf_msgs     0.000116                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count         2922                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.006185                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count         2936                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.006215                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count         2968                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.006283                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count         2936                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.008808                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseToDir.m_msg_count           46                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseToDir.m_buf_msgs     0.000097                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count         2933                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.006208                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count         2942                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.006227                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count         2982                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.006312                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count         2942                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.008848                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseToDir.m_msg_count           49                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseToDir.m_buf_msgs     0.000104                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count         2847                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.006026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count         2856                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.006045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count         2913                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.006166                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count         2856                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.008572                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseToDir.m_msg_count           66                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseToDir.m_buf_msgs     0.000140                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count         2816                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.005961                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count         2827                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.005984                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count         2866                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.006067                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count         2827                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.008461                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseToDir.m_msg_count           50                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseToDir.m_buf_msgs     0.000106                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count         2848                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.006029                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count         2857                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.006048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count         2905                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.008833                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time       634000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time   218.244406                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count         2857                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.008554                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseToDir.m_msg_count           57                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseToDir.m_buf_msgs     0.000121                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count         3014                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.006380                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count         3026                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.006405                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count         3073                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.007055                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time       130000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time    42.303938                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count         3025                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.009076                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseToDir.m_msg_count           60                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseToDir.m_buf_msgs     0.000127                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count         2945                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.006234                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count         2963                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.006272                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count         3020                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.007616                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time       289000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time    95.695364                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count         2963                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.008845                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseToDir.m_msg_count           75                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseToDir.m_buf_msgs     0.000159                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.fullyBusyCycles             432                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples         4884                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean    13.968468                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean    10.913838                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    12.054005                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-15         3275     67.06%     67.06% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-31         1367     27.99%     95.05% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-47          138      2.83%     97.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-63           42      0.86%     98.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-79           33      0.68%     99.41% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::80-95           12      0.25%     99.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::96-111            7      0.14%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::112-127            7      0.14%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::128-143            3      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total         4884                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits        32105                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses         2060                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses        34165                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits        17149                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses         1231                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses        18380                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count        52545                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.111413                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time        44500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     0.846893                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count         4840                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.025647                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time      1218000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time   251.652893                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count           44                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.000093                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count           44                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000186                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count         4840                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.010245                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count         2058                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.004356                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles             424                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples         4974                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    16.004825                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean    13.417575                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    11.537138                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15         2852     57.34%     57.34% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31         1819     36.57%     93.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47          181      3.64%     97.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63           70      1.41%     98.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79           34      0.68%     99.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::80-95            7      0.14%     99.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::96-111            2      0.04%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::112-127            5      0.10%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-143            4      0.08%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total         4974                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits        32037                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses         2111                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses        34148                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits        17205                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses         1236                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses        18441                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count        52589                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.111614                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time        70000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     1.331077                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count         4947                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.025390                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time      1050500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time   212.350920                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count           27                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count           27                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000114                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count         4947                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.010472                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count         2109                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.004464                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.fullyBusyCycles            426                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::samples         4889                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean    22.621395                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean    20.344559                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    13.707968                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-31         4387     89.73%     89.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::32-63          401      8.20%     97.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-95           60      1.23%     99.16% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::96-127           32      0.65%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-159            8      0.16%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::160-191            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total         4889                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits        32091                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses         2070                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses        34161                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits        17167                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses         1232                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses        18399                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count        52560                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.111623                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_time        86500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_avg_stall_time     1.645738                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count         4858                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.024734                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time       984500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time   202.655414                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL1Cache.m_msg_count           31                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL1Cache.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_msg_count           31                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL1Cache.m_buf_msgs     0.000131                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count         4858                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.010283                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count         2067                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.004375                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.fullyBusyCycles            420                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::samples         4898                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    24.342589                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean    22.319515                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    13.366766                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-31         4302     87.83%     87.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::32-63          493     10.07%     97.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-95           59      1.20%     99.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::96-127           34      0.69%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-159           10      0.20%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total         4898                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits        32185                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses         2070                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses        34255                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits        17140                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses         1242                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses        18382                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count        52637                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.111945                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_time       124000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_avg_stall_time     2.355757                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count         4870                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.024957                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time      1025000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time   210.472279                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL1Cache.m_msg_count           28                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL1Cache.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_msg_count           28                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL1Cache.m_buf_msgs     0.000119                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count         4870                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.010309                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count         2067                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.004375                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.fullyBusyCycles            424                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::samples         4910                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    20.595723                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean    18.314929                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    12.443120                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-31         4466     90.96%     90.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::32-63          365      7.43%     98.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-95           60      1.22%     99.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::96-127           12      0.24%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-159            7      0.14%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total         4910                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits        32099                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses         2067                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses        34166                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits        17143                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses         1252                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses        18395                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count        52561                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.111752                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_time       116500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_avg_stall_time     2.216472                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count         4874                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.025395                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time      1124500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time   230.713993                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL1Cache.m_msg_count           36                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL1Cache.m_buf_msgs     0.000076                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_msg_count           36                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL1Cache.m_buf_msgs     0.000152                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count         4874                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.010317                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count         2064                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.004369                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.fullyBusyCycles            429                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::samples         4857                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean    23.107062                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean    20.495048                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    15.589199                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-31         4344     89.44%     89.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::32-63          378      7.78%     97.22% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-95           75      1.54%     98.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::96-127           35      0.72%     99.49% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-159           25      0.51%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total         4857                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits        32162                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses         2054                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses        34216                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits        17089                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses         1242                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses        18331                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count        52547                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.111678                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_time       106000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_avg_stall_time     2.017242                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count         4842                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.024485                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time       941500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time   194.444444                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL1Cache.m_msg_count           15                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL1Cache.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_msg_count           15                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL1Cache.m_buf_msgs     0.000064                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count         4842                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.010249                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count         2051                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.004341                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.fullyBusyCycles            420                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::samples         4911                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean    24.728976                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean    22.525777                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    14.132226                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-31         4295     87.46%     87.46% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::32-63          480      9.77%     97.23% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-95           95      1.93%     99.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::96-127           23      0.47%     99.63% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-159           18      0.37%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total         4911                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits        32038                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses         2079                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses        34117                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits        17073                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses         1231                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses        18304                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count        52421                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.111506                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_time       128500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_avg_stall_time     2.451308                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count         4877                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.024599                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time       933500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time   191.408653                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL1Cache.m_msg_count           34                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL1Cache.m_buf_msgs     0.000072                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_msg_count           34                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL1Cache.m_buf_msgs     0.000144                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count         4877                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.010323                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count         2076                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.004394                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.fullyBusyCycles            419                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::samples         4934                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean    25.392582                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean    23.913173                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    10.881096                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-31         4180     84.72%     84.72% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::32-63          683     13.84%     98.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-95           56      1.13%     99.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::96-127            9      0.18%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-159            4      0.08%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::160-191            2      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total         4934                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits        32023                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses         2103                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses        34126                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits        17147                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses         1232                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses        18379                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count        52505                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.111589                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_time       106000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_avg_stall_time     2.018855                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count         4925                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.024800                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time       933000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time   189.441624                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL1Cache.m_msg_count           10                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL1Cache.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_msg_count           10                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL1Cache.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count         4924                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.010423                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count         2100                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.004445                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles             417                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples         4927                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    18.161762                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean    15.768077                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    11.835025                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15         2326     47.21%     47.21% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31         2242     45.50%     92.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47          203      4.12%     96.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63           89      1.81%     98.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79           45      0.91%     99.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::80-95           12      0.24%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::96-111            2      0.04%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::112-127            4      0.08%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-143            3      0.06%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::144-159            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total         4927                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits        32143                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses         2091                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses        34234                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits        17277                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses         1230                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses        18507                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count        52741                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.112186                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time       129000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     2.445915                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count         4901                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.024739                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time       942500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time   192.307692                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count           26                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count           26                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000110                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count         4901                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.010374                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count         2088                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.004420                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles             440                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples         4944                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    20.172937                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean    18.010448                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    11.674571                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15         1806     36.53%     36.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31         2717     54.96%     91.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47          249      5.04%     96.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63          100      2.02%     98.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79           46      0.93%     99.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::80-95           15      0.30%     99.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::96-111            7      0.14%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::112-127            1      0.02%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-143            2      0.04%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::144-159            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total         4944                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits        32133                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses         2091                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses        34224                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits        17102                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses         1246                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses        18348                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count        52572                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.111701                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time        99000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     1.883132                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count         4915                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.024912                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time       969500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time   197.253306                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count           29                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count           29                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000123                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count         4915                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.010404                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count         2088                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.004420                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.fullyBusyCycles             421                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::samples         4848                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean    16.698639                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean    13.811246                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    12.586296                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-15         2698     55.65%     55.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::16-31         1807     37.27%     92.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-47          191      3.94%     96.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::48-63           79      1.63%     98.49% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-79           43      0.89%     99.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::80-95           20      0.41%     99.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::96-111            1      0.02%     99.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::112-127            5      0.10%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-143            4      0.08%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total         4848                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits        32091                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses         2058                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses        34149                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits        17122                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses         1232                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses        18354                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count        52503                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.111782                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_time       152500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_avg_stall_time     2.904596                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count         4835                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.025433                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time      1172500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time   242.502585                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL1Cache.m_msg_count           13                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL1Cache.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_msg_count           13                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL1Cache.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count         4835                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.010235                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count         2055                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.004350                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.fullyBusyCycles             449                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::samples         5005                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean    17.800000                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean    15.646335                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev    10.792487                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-15         2382     47.59%     47.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::16-31         2280     45.55%     93.15% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-47          227      4.54%     97.68% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::48-63           66      1.32%     99.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-79           30      0.60%     99.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::80-95           13      0.26%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::96-111            2      0.04%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::112-127            3      0.06%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-143            2      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total         5005                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits        32020                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses         2136                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses        34156                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits        17245                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses         1220                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses        18465                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count        52621                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.112611                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_time       289500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_count            7                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_avg_stall_time     5.501606                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count         4981                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.025994                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time      1159000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time   232.684200                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL1Cache.m_msg_count           24                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL1Cache.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_msg_count           24                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL1Cache.m_buf_msgs     0.000102                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count         4981                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.010544                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count         2134                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.004517                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.fullyBusyCycles             424                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::samples         4827                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean    20.539051                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean    18.299355                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    12.299847                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-15         1715     35.53%     35.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::16-31         2701     55.96%     91.49% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-47          246      5.10%     96.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::48-63           86      1.78%     98.36% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-79           43      0.89%     99.25% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::80-95           17      0.35%     99.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::96-111           10      0.21%     99.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::112-127            5      0.10%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-143            4      0.08%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total         4827                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits        32120                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses         2053                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses        34173                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits        17167                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses         1228                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses        18395                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count        52568                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.111716                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_time       104500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_avg_stall_time     1.987901                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count         4820                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.024197                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time       895500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time   185.788382                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL1Cache.m_msg_count            7                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_msg_count            7                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL1Cache.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count         4820                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.010203                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count         2050                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.004339                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.fullyBusyCycles             404                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::samples         4892                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean    22.665781                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean    20.400154                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    13.510505                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-31         4388     89.70%     89.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-63          391      7.99%     97.69% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-95           80      1.64%     99.33% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::96-127           22      0.45%     99.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-159           10      0.20%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::160-191            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total         4892                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits        32096                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses         2071                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses        34167                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits        17112                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses         1233                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses        18345                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count        52512                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.112277                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_time       265000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_avg_stall_time     5.046466                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count         4862                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.024366                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time       893500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time   183.772110                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL1Cache.m_msg_count           30                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL1Cache.m_buf_msgs     0.000064                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_msg_count           30                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL1Cache.m_buf_msgs     0.000127                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count         4862                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.010292                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count         2068                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.004377                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.fullyBusyCycles             417                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::samples         4831                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean    18.560960                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean    16.015603                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    13.159664                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-31         4461     92.34%     92.34% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::32-63          303      6.27%     98.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-95           45      0.93%     99.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::96-127            8      0.17%     99.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-159           13      0.27%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::160-191            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total         4831                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits        32096                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses         2052                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses        34148                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits        17061                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses         1230                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses        18291                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count        52439                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.111301                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_time        71000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_avg_stall_time     1.353954                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count         4821                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.026125                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time      1350000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time   280.024891                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL1Cache.m_msg_count           10                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL1Cache.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_msg_count           10                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL1Cache.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count         4821                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.010205                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count         2050                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.004339                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.fullyBusyCycles             408                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::samples         4882                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean    19.796395                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean    17.869789                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev    11.026756                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-31         4512     92.42%     92.42% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::32-63          311      6.37%     98.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-95           48      0.98%     99.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::96-127            5      0.10%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-159            5      0.10%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::160-191            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total         4882                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits        31996                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses         2070                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses        34066                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits        17022                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses         1222                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses        18244                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count        52310                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.111252                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_time       124000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_avg_stall_time     2.370484                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count         4857                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.024794                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time       999500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time   205.785464                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL1Cache.m_msg_count           25                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL1Cache.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_msg_count           25                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL1Cache.m_buf_msgs     0.000106                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count         4857                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.010281                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count         2067                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.004375                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples       158456                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean    33.494636                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean    18.935086                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    75.714395                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-255       156053     98.48%     98.48% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-511         1527      0.96%     99.45% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-767          500      0.32%     99.76% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::768-1023          224      0.14%     99.90% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1024-1279           98      0.06%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1280-1535           33      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1536-1791           10      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1792-2047            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::2048-2303            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::2304-2559            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total       158456                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count        45974                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.194888                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time        60500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time     1.315961                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count          401                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000849                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count        78025                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.165374                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time        50500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count            2                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.647228                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits         7001                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        45974                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses        52975                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count        78902                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.684091                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time    118205000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time  1498.124255                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count        47240                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.099996                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        33191                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.070257                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED    236210500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 16110.878907                       (Unspecified)
system.ruby.network.average_flit_network_latency 14812.972805                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  1297.906102                       (Unspecified)
system.ruby.network.average_flit_vnet_latency | 9609.488054                       |16965.403276                       | 5702.337701                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 1117.692273                       | 1403.441593                       |         500                       (Unspecified)
system.ruby.network.average_hops             2.995256                       (Unspecified)
system.ruby.network.average_packet_latency 13279.561612                       (Unspecified)
system.ruby.network.average_packet_network_latency 12032.820976                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  1246.740636                       (Unspecified)
system.ruby.network.average_packet_vnet_latency | 7966.612634                       |17715.174169                       | 5702.337701                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 1134.299470                       | 1556.059837                       |         500                       (Unspecified)
system.ruby.network.avg_link_utilization     7.546407                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.923627     12.24%     12.24% |    0.375756      4.98%     17.22% |    0.210702      2.79%     20.01% |    0.154458      2.05%     22.06% |    3.176277     42.09%     64.15% |    1.190155     15.77%     79.92% |    0.669543      8.87%     88.79% |    0.490581      6.50%     95.29% |    0.263117      3.49%     98.78% |    0.052193      0.69%     99.47% |    0.021947      0.29%     99.76% |    0.018052      0.24%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       7.546407                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0         9813                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1         2875                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10         2976                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11         2949                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12         2993                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13         2752                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14         2803                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15         2802                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2         2944                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3         2865                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4         2935                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5         2957                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6         2854                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7         2846                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8         2858                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9         3039                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0         7056                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0         6925                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0         6937                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0         6938                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0         6893                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0         6953                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0         7025                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0         6989                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0         7003                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0         6890                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0         7115                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0         6870                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0         6930                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0         6871                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0         6924                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0         7833                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1         4997                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10         4933                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11         4936                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12         4926                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13         4895                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14         4929                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15         4977                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2         4956                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3         4970                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4         4881                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5         5030                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6         4886                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7         4912                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8         4878                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9         4917                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0         2925                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0         3051                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0         3015                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0         3045                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0         2805                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0         2855                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0         2855                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0         2999                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0         2920                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0         2981                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0         3006                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0         2920                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0         2896                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0         2915                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0         3098                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.ext_in_link_utilization       713694                       (Unspecified)
system.ruby.network.ext_out_link_utilization       713693                       (Unspecified)
system.ruby.network.flit_network_latency |  1512716000                       |  8867714500                       |   191484500                       (Unspecified)
system.ruby.network.flit_queueing_latency |   175946000                       |   733570500                       |    16790000                       (Unspecified)
system.ruby.network.flits_injected       |      157419     22.06%     22.06% |      522694     73.24%     95.29% |       33581      4.71%    100.00% (Unspecified)
system.ruby.network.flits_injected::total       713694                       (Unspecified)
system.ruby.network.flits_received       |      157419     22.06%     22.06% |      522694     73.24%     95.29% |       33580      4.71%    100.00% (Unspecified)
system.ruby.network.flits_received::total       713693                       (Unspecified)
system.ruby.network.int_link_utilization      2137694                       (Unspecified)
system.ruby.network.packet_network_latency |   987852000                       |  2234627500                       |   191484500                       (Unspecified)
system.ruby.network.packet_queueing_latency |   140652000                       |   196284500                       |    16790000                       (Unspecified)
system.ruby.network.packets_injected     |      123999     43.70%     43.70% |      126142     44.46%     88.16% |       33581     11.84%    100.00% (Unspecified)
system.ruby.network.packets_injected::total       283722                       (Unspecified)
system.ruby.network.packets_received     |      123999     43.70%     43.70% |      126142     44.46%     88.16% |       33580     11.84%    100.00% (Unspecified)
system.ruby.network.packets_received::total       283721                       (Unspecified)
system.ruby.network.routers00.buffer_reads       713693                       (Unspecified)
system.ruby.network.routers00.buffer_writes       713693                       (Unspecified)
system.ruby.network.routers00.crossbar_activity       713693                       (Unspecified)
system.ruby.network.routers00.sw_input_arbiter_activity       858637                       (Unspecified)
system.ruby.network.routers00.sw_output_arbiter_activity       713693                       (Unspecified)
system.ruby.network.routers01.buffer_reads       324380                       (Unspecified)
system.ruby.network.routers01.buffer_writes       324380                       (Unspecified)
system.ruby.network.routers01.crossbar_activity       324380                       (Unspecified)
system.ruby.network.routers01.sw_input_arbiter_activity       329133                       (Unspecified)
system.ruby.network.routers01.sw_output_arbiter_activity       324380                       (Unspecified)
system.ruby.network.routers02.buffer_reads       216017                       (Unspecified)
system.ruby.network.routers02.buffer_writes       216017                       (Unspecified)
system.ruby.network.routers02.crossbar_activity       216017                       (Unspecified)
system.ruby.network.routers02.sw_input_arbiter_activity       218660                       (Unspecified)
system.ruby.network.routers02.sw_output_arbiter_activity       216017                       (Unspecified)
system.ruby.network.routers03.buffer_reads       108048                       (Unspecified)
system.ruby.network.routers03.buffer_writes       108048                       (Unspecified)
system.ruby.network.routers03.crossbar_activity       108048                       (Unspecified)
system.ruby.network.routers03.sw_input_arbiter_activity       108470                       (Unspecified)
system.ruby.network.routers03.sw_output_arbiter_activity       108048                       (Unspecified)
system.ruby.network.routers04.buffer_reads       344875                       (Unspecified)
system.ruby.network.routers04.buffer_writes       344875                       (Unspecified)
system.ruby.network.routers04.crossbar_activity       344875                       (Unspecified)
system.ruby.network.routers04.sw_input_arbiter_activity       438562                       (Unspecified)
system.ruby.network.routers04.sw_output_arbiter_activity       344875                       (Unspecified)
system.ruby.network.routers05.buffer_reads       133931                       (Unspecified)
system.ruby.network.routers05.buffer_writes       133931                       (Unspecified)
system.ruby.network.routers05.crossbar_activity       133931                       (Unspecified)
system.ruby.network.routers05.sw_input_arbiter_activity       139028                       (Unspecified)
system.ruby.network.routers05.sw_output_arbiter_activity       133931                       (Unspecified)
system.ruby.network.routers06.buffer_reads       109557                       (Unspecified)
system.ruby.network.routers06.buffer_writes       109557                       (Unspecified)
system.ruby.network.routers06.crossbar_activity       109557                       (Unspecified)
system.ruby.network.routers06.sw_input_arbiter_activity       112359                       (Unspecified)
system.ruby.network.routers06.sw_output_arbiter_activity       109557                       (Unspecified)
system.ruby.network.routers07.buffer_reads        86572                       (Unspecified)
system.ruby.network.routers07.buffer_writes        86572                       (Unspecified)
system.ruby.network.routers07.crossbar_activity        86572                       (Unspecified)
system.ruby.network.routers07.sw_input_arbiter_activity        86965                       (Unspecified)
system.ruby.network.routers07.sw_output_arbiter_activity        86572                       (Unspecified)
system.ruby.network.routers08.buffer_reads       229739                       (Unspecified)
system.ruby.network.routers08.buffer_writes       229739                       (Unspecified)
system.ruby.network.routers08.crossbar_activity       229739                       (Unspecified)
system.ruby.network.routers08.sw_input_arbiter_activity       284072                       (Unspecified)
system.ruby.network.routers08.sw_output_arbiter_activity       229739                       (Unspecified)
system.ruby.network.routers09.buffer_reads       113857                       (Unspecified)
system.ruby.network.routers09.buffer_writes       113857                       (Unspecified)
system.ruby.network.routers09.crossbar_activity       113857                       (Unspecified)
system.ruby.network.routers09.sw_input_arbiter_activity       119125                       (Unspecified)
system.ruby.network.routers09.sw_output_arbiter_activity       113857                       (Unspecified)
system.ruby.network.routers10.buffer_reads        89769                       (Unspecified)
system.ruby.network.routers10.buffer_writes        89769                       (Unspecified)
system.ruby.network.routers10.crossbar_activity        89769                       (Unspecified)
system.ruby.network.routers10.sw_input_arbiter_activity        92565                       (Unspecified)
system.ruby.network.routers10.sw_output_arbiter_activity        89769                       (Unspecified)
system.ruby.network.routers11.buffer_reads        66060                       (Unspecified)
system.ruby.network.routers11.buffer_writes        66060                       (Unspecified)
system.ruby.network.routers11.crossbar_activity        66060                       (Unspecified)
system.ruby.network.routers11.sw_input_arbiter_activity        66454                       (Unspecified)
system.ruby.network.routers11.sw_output_arbiter_activity        66060                       (Unspecified)
system.ruby.network.routers12.buffer_reads       113823                       (Unspecified)
system.ruby.network.routers12.buffer_writes       113823                       (Unspecified)
system.ruby.network.routers12.crossbar_activity       113823                       (Unspecified)
system.ruby.network.routers12.sw_input_arbiter_activity       120942                       (Unspecified)
system.ruby.network.routers12.sw_output_arbiter_activity       113823                       (Unspecified)
system.ruby.network.routers13.buffer_reads        89684                       (Unspecified)
system.ruby.network.routers13.buffer_writes        89684                       (Unspecified)
system.ruby.network.routers13.crossbar_activity        89684                       (Unspecified)
system.ruby.network.routers13.sw_input_arbiter_activity        94721                       (Unspecified)
system.ruby.network.routers13.sw_output_arbiter_activity        89684                       (Unspecified)
system.ruby.network.routers14.buffer_reads        67135                       (Unspecified)
system.ruby.network.routers14.buffer_writes        67135                       (Unspecified)
system.ruby.network.routers14.crossbar_activity        67135                       (Unspecified)
system.ruby.network.routers14.sw_input_arbiter_activity        70168                       (Unspecified)
system.ruby.network.routers14.sw_output_arbiter_activity        67135                       (Unspecified)
system.ruby.network.routers15.buffer_reads        44247                       (Unspecified)
system.ruby.network.routers15.buffer_writes        44247                       (Unspecified)
system.ruby.network.routers15.crossbar_activity        44247                       (Unspecified)
system.ruby.network.routers15.sw_input_arbiter_activity        44619                       (Unspecified)
system.ruby.network.routers15.sw_output_arbiter_activity        44247                       (Unspecified)

---------- End Simulation Statistics   ----------
