# BitBlaster 10-Bit Processor with RAM

A complete 10-bit RISC-style processor implemented in SystemVerilog for the Intel DE10-Lite FPGA board. Features a custom instruction set, multi-stage ALU, 1024x10-bit RAM, and 4 general-purpose registers. Built for educational purposes as part of a Digital Logic Design course at South Dakota State University.

---

## Key Features

‚úÖ **Verified from source code:**

- **10-bit data bus architecture** - Shared bus connects all processor components ([`Bitblaster_10Bit_Processor.sv:29`](SV%20Module%20Files/Bitblaster_10Bit_Processor.sv))
- **16-instruction RISC-style ISA** - Arithmetic, logic, shift, immediate, and memory operations ([`controller.sv:34-48`](SV%20Module%20Files/controller.sv))
- **Multi-stage ALU** - Pipelined design with A and G intermediate registers ([`ALU.sv:10-87`](SV%20Module%20Files/ALU.sv))
- **4 general-purpose 10-bit registers** (R0-R3) with dual-port read capability ([`registerFile.sv:10-59`](SV%20Module%20Files/registerFile.sv))
- **1024x10-bit RAM** - Addressable memory with dedicated address register ([`ram_1024x10.sv`](SV%20Module%20Files/ram_1024x10.sv))
- **Hardware debounced inputs** - Clock and control button debouncing ([`debouncer.sv`](SV%20Module%20Files/debouncer.sv))
- **Visual debugging interface** - LEDs and 7-segment displays for real-time processor state monitoring ([`outputlogic.sv`](SV%20Module%20Files/outputlogic.sv))
- **4-cycle instruction execution** - Fetch, decode, execute, writeback pipeline (T0-T3 timesteps)

---

## Architecture Overview

The processor implements a classic Von Neumann architecture with a shared 10-bit data bus. All components communicate through this bus, controlled by a central controller that orchestrates data flow across 4 instruction timesteps.

```mermaid
graph TB
    subgraph "External Interface"
        SW[Switches 9:0<br/>Data Input]
        BTN_CLK[Clock Button]
        BTN_PEEK[Peek Button]
    end
    
    subgraph "Input Logic"
        DEBOUNCE[Debouncer]
        INPUT[Input Logic<br/>Module]
    end
    
    subgraph "Control Path"
        IR[Instruction<br/>Register<br/>10-bit]
        COUNTER[2-bit Counter<br/>Timestep T0-T3]
        CTRL[Controller<br/>FSM]
    end
    
    subgraph "Data Path"
        BUS[Shared Data Bus 10-bit]
        RF[Register File<br/>4x 10-bit<br/>R0-R3]
        ALU_A[A Register]
        ALU_CORE[ALU Core<br/>16 Operations]
        ALU_G[G Register]
        RAM_ADDR[RAM Address<br/>Register]
        RAM[RAM<br/>1024x10-bit]
    end
    
    subgraph "Output Interface"
        LEDS[10 LEDs<br/>Data Bus]
        HEX[7-Segment<br/>Displays]
    end
    
    SW --> INPUT
    BTN_CLK --> DEBOUNCE
    BTN_PEEK --> DEBOUNCE
    DEBOUNCE --> INPUT
    
    INPUT --> BUS
    
    BUS --> IR
    IR --> CTRL
    COUNTER --> CTRL
    DEBOUNCE --> COUNTER
    
    CTRL -.control signals.-> RF
    CTRL -.control signals.-> ALU_A
    CTRL -.control signals.-> ALU_G
    CTRL -.control signals.-> RAM
    CTRL -.control signals.-> INPUT
    
    BUS <--> RF
    BUS --> ALU_A
    ALU_A --> ALU_CORE
    ALU_CORE --> ALU_G
    ALU_G --> BUS
    
    BUS --> RAM_ADDR
    BUS <--> RAM
    
    BUS --> LEDS
    BUS --> HEX
    RF -.peek port.-> HEX
    
    COUNTER --> HEX
    
    style BUS fill:#90EE90
    style CTRL fill:#FFB6C1
    style ALU_CORE fill:#87CEEB
    style RAM fill:#DDA0DD
```

**üìñ See [docs/ARCHITECTURE.md](docs/ARCHITECTURE.md) for detailed module descriptions and data flow**

---

## Quickstart

### Prerequisites

- **Hardware**: [Intel DE10-Lite FPGA Board](https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=1021) (10M50DAF484C7G)
- **Software**: [Intel Quartus Prime Lite 22.1](https://www.intel.com/content/www/us/en/software-kit/773998/intel-quartus-prime-lite-edition-design-software-version-22-1-1-for-windows.html) or newer
- **Cable**: USB-Blaster or USB-Blaster II for programming

### Installation

1. **Clone the repository**
   ```bash
   git clone https://github.com/jakujobi/BitBlaster_10bit_with_RAM.git
   cd BitBlaster_10bit_with_RAM
   ```

2. **Open the project in Quartus**
   - Launch Quartus Prime Lite
   - Open `Bitblaster_10Bit_Processor/Bitblaster_10Bit_Processor.qpf`

3. **Compile the design**
   ```
   Processing ‚Üí Start Compilation
   ```
   Or use keyboard shortcut: `Ctrl+L`

4. **Program the FPGA**
   ```
   Tools ‚Üí Programmer
   ```
   - Connect your DE10-Lite board via USB
   - Click "Start" to program

### First Run

1. **Load an instruction** using switches SW[9:0]
   ```
   Example: Load value 42 into R0
   SW[9:0] = 0000000000  (LOAD instruction to R0)
   Press Clock Button
   
   SW[9:0] = 0000101010  (value 42)
   Press Clock Button 
   ```

2. **Monitor execution**
   - LEDs show current data bus value
   - HEX5 displays current timestep (0-3)
   - HEX2-0 show data bus value in hexadecimal

3. **Peek into registers**
   - Set SW[1:0] to register address (00=R0, 01=R1, etc.)
   - Hold Peek Button (KEY0)
   - HEX2-0 will display the register contents

---

## Usage

### Instruction Format

Instructions are 10 bits wide:

| Bits | Field | Description |
|------|-------|-------------|
| 9:8  | Opcode MSB | Instruction type (00=ALU, 10=ADDI, 11=SUBI) |
| 7:6  | Rx | Destination register |
| 5:4  | Ry | Source register |
| 3:0  | Function | ALU operation or immediate value LSBs |

### Instruction Set Architecture

#### Data Movement
```
ld  Rx        - Load external data to Rx          [00_RR_0000_0000]
cp  Rx, Ry    - Copy Ry to Rx (Rx ‚Üê [Ry])        [00_RR_RR_0001]
ldr Rx, Ry    - Load from RAM[Ry] to Rx          [00_RR_RR_1100]
str Rx, Ry    - Store Rx to RAM[Ry]              [00_RR_RR_1101]
```

#### Arithmetic Operations
```
add  Rx, Ry   - Add (Rx ‚Üê Rx + Ry)               [00_RR_RR_0010]
sub  Rx, Ry   - Subtract (Rx ‚Üê Rx - Ry)          [00_RR_RR_0011]
addi Rx, #imm - Add immediate (Rx ‚Üê Rx + imm)    [10_RR_IIIIII]
subi Rx, #imm - Subtract immediate (Rx ‚Üê Rx - imm) [11_RR_IIIIII]
inv  Rx, Ry   - Two's complement (Rx ‚Üê -Ry)      [00_RR_RR_0100]
```

#### Bitwise Operations
```
and Rx, Ry    - Bitwise AND (Rx ‚Üê Rx & Ry)       [00_RR_RR_0110]
or  Rx, Ry    - Bitwise OR (Rx ‚Üê Rx | Ry)        [00_RR_RR_0111]
xor Rx, Ry    - Bitwise XOR (Rx ‚Üê Rx ‚äï Ry)       [00_RR_RR_1000]
flp Rx, Ry    - Bitwise NOT (Rx ‚Üê ~Ry)           [00_RR_RR_0101]
```

#### Shift Operations
```
lsl Rx, Ry    - Logical shift left (Rx ‚Üê Rx << Ry)    [00_RR_RR_1001]
lsr Rx, Ry    - Logical shift right (Rx ‚Üê Rx >> Ry)   [00_RR_RR_1010]
asr Rx, Ry    - Arithmetic shift right (Rx ‚Üê Rx >>> Ry) [00_RR_RR_1011]
```

### Programming Examples

#### Example 1: Add Two Numbers
```
Step 1: Load 5 into R0
  Instruction: 0000000000 (ld R0)
  Data: 0000000101 (value 5)

Step 2: Load 3 into R1  
  Instruction: 0001000000 (ld R1)
  Data: 0000000011 (value 3)

Step 3: Add R0 + R1 ‚Üí R2
  Instruction: 0010010010 (add R2, R1)
  
Result: R2 = 8
```

#### Example 2: Use RAM
```
Step 1: Load address 100 into R0
  Instruction: 0000000000 (ld R0)
  Data: 0001100100 (value 100)

Step 2: Load value 42 into R1
  Instruction: 0001000000 (ld R1)
  Data: 0000101010 (value 42)

Step 3: Store R1 to RAM[R0]
  Instruction: 0000011101 (str R0, R1)
  
Step 4: Load from RAM[R0] to R2
  Instruction: 0010001100 (ldr R2, R0)
  
Result: R2 = 42 (loaded from RAM address 100)
```

---

## Configuration

### Pin Assignments

The processor is fully pin-mapped for the DE10-Lite board:

| Component | Pin Mapping | Description |
|-----------|-------------|-------------|
| `Clock_50MHz` | PIN_P11 | System 50MHz clock |
| `Clock_Button` | PIN_B8 | Manual clock input (debounced) |
| `Peek_Button` | PIN_A7 | Register peek button |
| `Raw_Data_From_Switches[9:0]` | PIN_C10 to PIN_F15 | 10-bit data input |
| `LED_B_Data_Bus[9:0]` | PIN_A8 to PIN_B11 | Data bus LEDs |
| `DHEX0[6:0]` to `DHEX2[6:0]` | Various | 7-segment displays |
| `THEX_Current_Timestep[6:0]` | HEX5 | Timestep display |
| `LED_D_Done` | LED indicator | Instruction complete |

Full pin assignments are in [`Bitblaster_10Bit_Processor/Bitblaster_10Bit_Processor.qsf`](Bitblaster_10Bit_Processor/Bitblaster_10Bit_Processor.qsf)

### Clock Configuration

- **External Clock**: 50 MHz system clock (automatic)
- **Manual Clock**: Debounced push-button for single-step execution
- **Debounce Time**: ~100ms settling time (configurable in `debouncer.sv`)

---

## Project Structure

```
BitBlaster_10bit_with_RAM/
‚îú‚îÄ‚îÄ SV Module Files/           # SystemVerilog source files
‚îÇ   ‚îú‚îÄ‚îÄ Bitblaster_10Bit_Processor.sv  # Top-level module
‚îÇ   ‚îú‚îÄ‚îÄ controller.sv          # Main control FSM
‚îÇ   ‚îú‚îÄ‚îÄ ALU.sv                 # Arithmetic Logic Unit
‚îÇ   ‚îú‚îÄ‚îÄ registerFile.sv        # 4x10-bit register file
‚îÇ   ‚îú‚îÄ‚îÄ ram_1024x10.sv         # 1KB RAM module
‚îÇ   ‚îú‚îÄ‚îÄ inputlogic.sv          # Input handling & debouncing
‚îÇ   ‚îú‚îÄ‚îÄ outputlogic.sv         # LED/HEX display driver
‚îÇ   ‚îú‚îÄ‚îÄ reg10.sv               # 10-bit register (for IR)
‚îÇ   ‚îú‚îÄ‚îÄ upcount2.sv            # 2-bit timestep counter
‚îÇ   ‚îî‚îÄ‚îÄ debouncer.sv           # Button debouncer
‚îÇ
‚îú‚îÄ‚îÄ Bitblaster_10Bit_Processor/ # Quartus project files
‚îÇ   ‚îú‚îÄ‚îÄ Bitblaster_10Bit_Processor.qpf  # Project file
‚îÇ   ‚îú‚îÄ‚îÄ Bitblaster_10Bit_Processor.qsf  # Settings & pin assignments
‚îÇ   ‚îî‚îÄ‚îÄ output_files/          # Compiled bitstreams (generated)
‚îÇ
‚îú‚îÄ‚îÄ Diagrams/                  # Architecture diagrams
‚îÇ   ‚îú‚îÄ‚îÄ 10 bit processor diagram.drawio
‚îÇ   ‚îî‚îÄ‚îÄ Version 3/             # Latest design diagrams
‚îÇ
‚îú‚îÄ‚îÄ Top Level View/            # Top-level schematic exports
‚îÇ   ‚îú‚îÄ‚îÄ Top View of Bitblaster_10bit_processor_with_RAM.png
‚îÇ   ‚îú‚îÄ‚îÄ Top View of Bitblaster_10bit_processor_with_RAM.svg
‚îÇ   ‚îî‚îÄ‚îÄ Top View of Bitblaster_10bit_processor_with_RAM.pdf
‚îÇ
‚îú‚îÄ‚îÄ Project Report Solo/       # Project documentation
‚îÇ   ‚îî‚îÄ‚îÄ Bitblaster_10bit_Processor_Project Report.pdf
‚îÇ
‚îî‚îÄ‚îÄ Files from Class/          # Reference materials
```

üìñ **See [docs/DEVELOPMENT.md](docs/DEVELOPMENT.md) for development setup and workflow**

---

## Testing & Validation

### Manual Testing Procedure

1. **Basic Operation Test**
   - Load values into registers using `ld` instruction
   - Verify LED display shows correct values
   - Use peek function to confirm register contents

2. **ALU Operations Test**
   - Test arithmetic: `add`, `sub`, `addi`, `subi`, `inv`
   - Test logic: `and`, `or`, `xor`, `flp`
   - Test shifts: `lsl`, `lsr`, `asr`

3. **Memory Operations Test**
   - Store values to various RAM addresses using `str`
   - Load values back using `ldr`
   - Verify data persistence

4. **Timestep Verification**
   - Monitor HEX5 display during instruction execution
   - Verify 4-cycle execution (T0‚ÜíT1‚ÜíT2‚ÜíT3‚ÜíT0)

### Known Limitations

- No automated test suite currently available
- Testing requires physical DE10-Lite hardware
- Simulation files exist but are not pre-configured

---

## What This Project Demonstrates

**For recruiters and hiring managers:** This project showcases practical skills in digital design and computer architecture.

| Skill Area | Demonstrated By | Evidence |
|------------|-----------------|----------|
| **Digital Logic Design** | Complete processor implementation from gates to ISA | All `.sv` modules |
| **Hardware Description Languages** | ~1,200 lines of SystemVerilog | [`SV Module Files/`](SV%20Module%20Files/) |
| **Computer Architecture** | Von Neumann architecture, pipelined ALU, memory hierarchy | [`Bitblaster_10Bit_Processor.sv`](SV%20Module%20Files/Bitblaster_10Bit_Processor.sv) |
| **Finite State Machine Design** | Multi-timestep controller with 16 instruction states | [`controller.sv:53-270`](SV%20Module%20Files/controller.sv) |
| **Memory System Design** | Custom 1KB RAM with address registers and bus interface | [`ram_1024x10.sv`](SV%20Module%20Files/ram_1024x10.sv) |
| **FPGA Development** | Complete Quartus project with pin assignments, synthesis, timing | [`Bitblaster_10Bit_Processor/`](Bitblaster_10Bit_Processor/) |
| **Signal Processing** | Hardware debouncing circuits for reliable input | [`debouncer.sv`](SV%20Module%20Files/debouncer.sv) |
| **Low-Level Programming** | Direct instruction encoding and machine code execution | See instruction set above |
| **System Integration** | 9 modules integrated via shared bus architecture | [`Bitblaster_10Bit_Processor.sv`](SV%20Module%20Files/Bitblaster_10Bit_Processor.sv) |
| **Technical Documentation** | Comprehensive comments, diagrams, and project reports | Throughout repository |

---

## Development

### Building from Source

```bash
# Open in Quartus Prime Lite 22.1+
quartus Bitblaster_10Bit_Processor/Bitblaster_10Bit_Processor.qpf

# Compile (or use GUI: Processing ‚Üí Start Compilation)
quartus_sh --flow compile Bitblaster_10Bit_Processor/Bitblaster_10Bit_Processor.qpf
```

### Module Hierarchy

```
Bitblaster_10Bit_Processor (top)
‚îú‚îÄ‚îÄ inputlogic
‚îÇ   ‚îú‚îÄ‚îÄ debouncer (clock)
‚îÇ   ‚îî‚îÄ‚îÄ debouncer (peek)
‚îú‚îÄ‚îÄ upcount2 (timestep counter)
‚îú‚îÄ‚îÄ reg10 (instruction register)
‚îú‚îÄ‚îÄ controller (FSM)
‚îú‚îÄ‚îÄ registerFile (4 registers)
‚îú‚îÄ‚îÄ ram_1024x10 (memory)
‚îú‚îÄ‚îÄ ALU (arithmetic/logic)
‚îî‚îÄ‚îÄ outputlogic (display drivers)
```

---

## Project Status

**Status**: ‚úÖ Complete and functional

This project was completed in Fall 2023 as part of a Digital Logic Design course at South Dakota State University. The processor successfully runs on DE10-Lite hardware and executes all 16 instructions correctly.

### Verified Functionality
- ‚úÖ All 16 instructions execute correctly
- ‚úÖ RAM read/write operations functional
- ‚úÖ Register file operates reliably
- ‚úÖ ALU performs all arithmetic/logic operations
- ‚úÖ Hardware deployment successful on DE10-Lite

### Future Enhancements (Optional)
- Automated testbench in SystemVerilog
- Assembler tool for easier programming
- Expanded instruction set (jump, branch, compare)
- Interrupt handling
- Performance optimizations (reduce cycle count)

---

## Contributing

This is an academic project and is primarily maintained as a portfolio piece. However, suggestions and improvements are welcome:

1. Fork the repository
2. Create a feature branch (`git checkout -b feature/improvement`)
3. Commit your changes (`git commit -m 'Add improvement'`)
4. Push to the branch (`git push origin feature/improvement`)
5. Open a Pull Request

Please maintain the existing code style and add comments for any new logic.

---

## License

This project is licensed under the **GNU General Public License v3.0** - see the [LICENSE](LICENSE) file for details.

**Summary:**
- ‚úÖ Free to use, modify, and distribute
- ‚úÖ Must disclose source code
- ‚úÖ Must use same GPL-3.0 license for derivatives
- ‚úÖ Must include copyright notice

---

## Credits & Acknowledgements

### Authors
- **[John Akujobi](https://jakujobi.com/)** - Primary developer
  - Top-level integration, controller design, ALU, register file, I/O logic, RAM integration
  - Quartus project setup, pin assignments, debugging
  
- **LNU Sukhman Singh** - Collaborator
  - Controller development, debugging, testing, pin assignments

### Course Information
- **Institution**: South Dakota State University
- **Course**: Digital Logic Design (CSC 244)
- **Semester**: Fall 2023
- **Target Hardware**: Intel DE10-Lite FPGA Board

### Tools & Resources
- Intel Quartus Prime Lite 22.1 - FPGA synthesis and implementation
- ModelSim - Simulation (optional)
- Draw.io - Architecture diagrams

---

## Additional Resources

- üìò [Intel DE10-Lite User Manual](https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=1021)
- üìó [Quartus Prime User Guide](https://www.intel.com/content/www/us/en/docs/programmable/683705/22-1/introduction.html)
- üìï [SystemVerilog IEEE 1800-2017 Standard](https://ieeexplore.ieee.org/document/8299595)
- üìô Project Report: [`Project Report Solo/Bitblaster_10bit_Processor_Project Report.pdf`](Project%20Report%20Solo/Bitblaster_10bit_Processor_Project%20Report.pdf)

---

## Questions or Issues?

For questions about this project, please:
1. Check the [Project Report](Project%20Report%20Solo/Bitblaster_10bit_Processor_Project%20Report.pdf) for detailed design documentation
2. Review the [architecture documentation](docs/ARCHITECTURE.md)
3. Open an issue on GitHub with your question

---

<div align="center">

**Built with ‚ù§Ô∏è for learning and education**

*Last Updated: February 2024*

</div>
