$date
	Sat Jun  6 14:04:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$scope module test $end
$var wire 1 ! a $end
$var wire 1 " c $end
$var wire 1 # clk $end
$var wire 1 $ b $end
$scope module _0_ $end
$var wire 1 # CLK $end
$var wire 1 ! D $end
$var wire 1 % DS0000 $end
$var wire 1 & P0002 $end
$var wire 1 $ Q $end
$var reg 1 ' NOTIFIER $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
0#
x"
0!
$end
#5000
1&
0%
1#
#5160
0"
0$
#10000
0#
#15000
1#
#20000
0#
1!
#25000
0&
1%
1#
#25090
1"
1$
#30000
0#
#35000
1#
#40000
0#
0!
