# Lab 5

> <h3>Learning Objectives</h3>

> - Designing a sample 32-bit register file for a MIPS processor

### Lab Exercises

| S. No. | Exercise | Link |
| ------------- | ------------- | -- |
| 1  | Design a 32-bit register module and test it | [`reg_32bit.v`](reg_32bit.v) |
| 2  | Design 4:1 mux and 2:4 decoder | [`dec_mux.v`](dec_mux.v) |
| 3  | Integrate the component modules and write a suitable test bench | [`regfile.v`](regfile.v) |

