{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728991384120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728991384120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 05:23:03 2024 " "Processing started: Tue Oct 15 05:23:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728991384120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1728991384120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Unicycle -c Unicycle --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Unicycle -c Unicycle --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1728991384121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1728991384889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1728991384889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728991396052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728991396052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_tb " "Found entity 1: instruction_memory_tb" {  } { { "instruction_memory_tb.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728991396057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728991396057 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.sv(33) " "Verilog HDL warning at register_file.sv(33): extended using \"x\" or \"z\"" {  } { { "register_file.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/register_file.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1728991396061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728991396063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728991396063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "register_file_tb.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/register_file_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728991396068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728991396068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728991396073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728991396073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/imm_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728991396078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728991396078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen_tb " "Found entity 1: imm_gen_tb" {  } { { "imm_gen_tb.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/imm_gen_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728991396083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728991396083 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(59) " "Verilog HDL warning at data_memory.sv(59): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1728991396088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728991396090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728991396090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_tb " "Found entity 1: data_memory_tb" {  } { { "data_memory_tb.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728991396096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728991396096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_memory " "Elaborating entity \"data_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1728991396145 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 1023 data_memory.sv(20) " "Verilog HDL warning at data_memory.sv(20): number of words (6) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1728991396464 "|data_memory"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory data_memory.sv(19) " "Verilog HDL warning at data_memory.sv(19): initial value for variable memory should be constant" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 19 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "data_memory.sv(59) " "Verilog HDL or VHDL warning at the data_memory.sv(59): index expression is not wide enough to address all of the elements in the array" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 59 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data data_memory.sv(48) " "Verilog HDL Always Construct warning at data_memory.sv(48): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] data_memory.sv(48) " "Inferred latch for \"read_data\[0\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] data_memory.sv(48) " "Inferred latch for \"read_data\[1\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] data_memory.sv(48) " "Inferred latch for \"read_data\[2\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] data_memory.sv(48) " "Inferred latch for \"read_data\[3\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] data_memory.sv(48) " "Inferred latch for \"read_data\[4\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] data_memory.sv(48) " "Inferred latch for \"read_data\[5\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] data_memory.sv(48) " "Inferred latch for \"read_data\[6\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] data_memory.sv(48) " "Inferred latch for \"read_data\[7\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] data_memory.sv(48) " "Inferred latch for \"read_data\[8\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] data_memory.sv(48) " "Inferred latch for \"read_data\[9\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] data_memory.sv(48) " "Inferred latch for \"read_data\[10\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] data_memory.sv(48) " "Inferred latch for \"read_data\[11\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] data_memory.sv(48) " "Inferred latch for \"read_data\[12\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] data_memory.sv(48) " "Inferred latch for \"read_data\[13\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] data_memory.sv(48) " "Inferred latch for \"read_data\[14\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] data_memory.sv(48) " "Inferred latch for \"read_data\[15\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] data_memory.sv(48) " "Inferred latch for \"read_data\[16\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] data_memory.sv(48) " "Inferred latch for \"read_data\[17\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] data_memory.sv(48) " "Inferred latch for \"read_data\[18\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] data_memory.sv(48) " "Inferred latch for \"read_data\[19\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] data_memory.sv(48) " "Inferred latch for \"read_data\[20\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] data_memory.sv(48) " "Inferred latch for \"read_data\[21\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] data_memory.sv(48) " "Inferred latch for \"read_data\[22\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] data_memory.sv(48) " "Inferred latch for \"read_data\[23\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396465 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] data_memory.sv(48) " "Inferred latch for \"read_data\[24\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396466 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] data_memory.sv(48) " "Inferred latch for \"read_data\[25\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396466 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] data_memory.sv(48) " "Inferred latch for \"read_data\[26\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396466 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] data_memory.sv(48) " "Inferred latch for \"read_data\[27\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396466 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] data_memory.sv(48) " "Inferred latch for \"read_data\[28\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396466 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] data_memory.sv(48) " "Inferred latch for \"read_data\[29\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396466 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] data_memory.sv(48) " "Inferred latch for \"read_data\[30\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396466 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] data_memory.sv(48) " "Inferred latch for \"read_data\[31\]\" at data_memory.sv(48)" {  } { { "data_memory.sv" "" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1728991396466 "|data_memory"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/output_files/Unicycle.map.smsg " "Generated suppressed messages file C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/output_files/Unicycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1728991399876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728991400002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 05:23:20 2024 " "Processing ended: Tue Oct 15 05:23:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728991400002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728991400002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728991400002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1728991400002 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1728991400689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728991401277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728991401287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 05:23:20 2024 " "Processing started: Tue Oct 15 05:23:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728991401287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1728991401287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Unicycle Unicycle " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Unicycle Unicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1728991401287 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Unicycle Unicycle " "Quartus(args): --rtl_sim Unicycle Unicycle" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1728991401287 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1728991401630 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1728991401840 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1728991401842 ""}
{ "Warning" "0" "" "Warning: File Unicycle_run_msim_rtl_verilog.do already exists - backing up current file as Unicycle_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File Unicycle_run_msim_rtl_verilog.do already exists - backing up current file as Unicycle_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1728991401922 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/simulation/modelsim/Unicycle_run_msim_rtl_verilog.do" {  } { { "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/simulation/modelsim/Unicycle_run_msim_rtl_verilog.do" "0" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/simulation/modelsim/Unicycle_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/simulation/modelsim/Unicycle_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1728991401968 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1728991401969 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1728991401973 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1728991401973 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/Unicycle_nativelink_simulation.rpt" {  } { { "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/Unicycle_nativelink_simulation.rpt" "0" { Text "C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/Unicycle_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/Unicycle_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1728991401973 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1728991401974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728991401974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 05:23:21 2024 " "Processing ended: Tue Oct 15 05:23:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728991401974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728991401974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728991401974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1728991401974 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1728991526389 ""}
