
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001882                       # Number of seconds simulated
sim_ticks                                  1882385500                       # Number of ticks simulated
final_tick                                 1882385500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 225323                       # Simulator instruction rate (inst/s)
host_op_rate                                   345276                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               65805434                       # Simulator tick rate (ticks/s)
host_mem_usage                                8555320                       # Number of bytes of host memory used
host_seconds                                    28.61                       # Real time elapsed on the host
sim_insts                                     6445428                       # Number of instructions simulated
sim_ops                                       9876735                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           83200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           13888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher        48320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             145408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        83200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83200                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher          755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2272                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           44199235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            7377872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher     25669556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              77246664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      44199235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44199235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          44199235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           7377872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher     25669556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             77246664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2272                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 145408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  145408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1882303000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2272                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    306.706638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.601189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.670393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          140     29.98%     29.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          114     24.41%     54.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           82     17.56%     71.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           25      5.35%     77.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           31      6.64%     83.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      4.28%     88.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.50%     89.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.93%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           39      8.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          467                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     55724988                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                98324988                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11360000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24526.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43276.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        77.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     77.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1794                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     828478.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1920660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   994290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9139200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             18491940                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1603680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        65392680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        33678720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        392227485                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              551808315                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            293.142980                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1837414051                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3292500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      12032000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1606352000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     87701499                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      29599699                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    143407802                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1492260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   777975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 7082880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             21343650                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2821920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       144243060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        69320640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        329473020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              630029085                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            334.697029                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1828031014                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5244500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22728000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1331388000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    180527000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      26165986                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    316332014                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  637470                       # Number of BP lookups
system.cpu.branchPred.condPredicted            637470                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             26893                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               534404                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   51495                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4765                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          534404                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             302209                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           232195                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        16027                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   14                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3764772                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             952846                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7726070                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      637470                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             353704                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2673506                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   54495                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         99                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           977                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    903239                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  8315                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3654821                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.279113                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.505550                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1647104     45.07%     45.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   146161      4.00%     49.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   161200      4.41%     53.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   147469      4.03%     57.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   160487      4.39%     61.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   141411      3.87%     65.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    88769      2.43%     68.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   105773      2.89%     71.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1056447     28.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3654821                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.169325                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.052201                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   531361                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1498328                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1087998                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                509887                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  27247                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11546291                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  27247                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   743686                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  319346                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2130                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1379465                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1182947                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11401078                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13124                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 660809                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 399048                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   4599                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            12014822                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              26535807                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         10979526                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           9035201                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10494503                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1520319                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                361                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            360                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2509168                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1977161                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              543616                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            366675                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            69944                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   11189088                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 830                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10714948                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4591                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1313183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1691742                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            816                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3654821                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.931730                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.160035                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              527403     14.43%     14.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              562727     15.40%     29.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              644659     17.64%     47.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              575569     15.75%     63.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              494349     13.53%     76.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              326668      8.94%     85.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              249559      6.83%     92.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              162990      4.46%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              110897      3.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3654821                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   23251     30.68%     30.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     30.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  9596     12.66%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  35190     46.43%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2321      3.06%     92.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              5415      7.15%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               13      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             12344      0.12%      0.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5489640     51.23%     51.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   42      0.00%     51.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     51.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2752130     25.68%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1088217     10.16%     87.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              285604      2.67%     89.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          860253      8.03%     97.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         226690      2.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10714948                       # Type of FU issued
system.cpu.iq.rate                           2.846108                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       75786                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007073                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           15179348                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6582707                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5675331                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             9985746                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            5920693                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4922585                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5776836                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 5001554                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           323837                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       201795                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          246                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        57840                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        24933                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            44                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  27247                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  161580                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 11861                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            11189918                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2800                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1977161                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               543616                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                510                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   7366                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4489                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            325                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           8252                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        24207                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                32459                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10652653                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1933644                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             62295                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2441995                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   538778                       # Number of branches executed
system.cpu.iew.exec_stores                     508351                       # Number of stores executed
system.cpu.iew.exec_rate                     2.829561                       # Inst execution rate
system.cpu.iew.wb_sent                       10610986                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10597916                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7906112                       # num instructions producing a value
system.cpu.iew.wb_consumers                  13155232                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.815022                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.600986                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1313197                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             26983                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3471314                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.845244                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.165309                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1211522     34.90%     34.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       625399     18.02%     52.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       238786      6.88%     59.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       256110      7.38%     67.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       181716      5.23%     72.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        71141      2.05%     74.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        59395      1.71%     76.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        51465      1.48%     77.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       775780     22.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3471314                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              6445428                       # Number of instructions committed
system.cpu.commit.committedOps                9876735                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2261142                       # Number of memory references committed
system.cpu.commit.loads                       1775366                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     500612                       # Number of branches committed
system.cpu.commit.fp_insts                    4654361                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6199737                       # Number of committed integer instructions.
system.cpu.commit.function_calls                38513                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1056      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4987560     50.50%     50.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              39      0.00%     50.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     50.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2626917     26.60%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1014768     10.27%     87.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         268198      2.72%     90.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       760598      7.70%     97.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       217578      2.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9876735                       # Class of committed instruction
system.cpu.commit.bw_lim_events                775780                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     13885466                       # The number of ROB reads
system.cpu.rob.rob_writes                    22563968                       # The number of ROB writes
system.cpu.timesIdled                             757                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          109951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     6445428                       # Number of Instructions Simulated
system.cpu.committedOps                       9876735                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.584100                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.584100                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.712037                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.712037                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10338039                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4848699                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   8142147                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4578334                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2085909                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1804943                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3919558                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued         3473                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified         4461                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit          889                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage           201                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1319                       # number of replacements
system.cpu.dcache.tags.tagsinuse           482.108961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2069172                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1811                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1142.557703                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   120.876381                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   361.232581                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.236087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.705532                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.941619                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          354                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.691406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.269531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4141989                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4141989                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1583517                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1583517                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       485651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         485651                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2069168                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2069168                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2069168                       # number of overall hits
system.cpu.dcache.overall_hits::total         2069168                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          790                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           790                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          131                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          921                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            921                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          921                       # number of overall misses
system.cpu.dcache.overall_misses::total           921                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     37689000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37689000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      9227999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9227999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     46916999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     46916999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     46916999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     46916999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1584307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1584307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       485782                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       485782                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2070089                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2070089                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2070089                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2070089                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000499                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000499                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000270                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000270                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000445                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000445                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000445                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000445                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47707.594937                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47707.594937                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70442.740458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70442.740458                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50941.366992                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50941.366992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50941.366992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50941.366992                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1227                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.428571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               475                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::writebacks          688                       # number of writebacks
system.cpu.dcache.writebacks::total               688                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          319                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          319                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          362                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          362                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          362                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          362                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          471                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          471                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           88                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           88                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher         1256                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         1256                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          559                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher         1256                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1815                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     18036000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18036000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      6954999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6954999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher     69788108                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     69788108                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     24990999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24990999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     24990999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher     69788108                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     94779107                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000297                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000297                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000270                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000270                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000877                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38292.993631                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38292.993631                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79034.079545                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79034.079545                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 55563.780255                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55563.780255                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 44706.617174                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44706.617174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 44706.617174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 55563.780255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52219.893664                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               958                       # number of replacements
system.cpu.icache.tags.tagsinuse           494.079223                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              901407                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1468                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            614.037466                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   494.079223                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.964998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.964998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1807949                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1807949                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       901407                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          901407                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        901407                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           901407                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       901407                       # number of overall hits
system.cpu.icache.overall_hits::total          901407                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1832                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1832                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1832                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1832                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1832                       # number of overall misses
system.cpu.icache.overall_misses::total          1832                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    148809999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    148809999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    148809999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    148809999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    148809999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    148809999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       903239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       903239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       903239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       903239                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       903239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       903239                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002028                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002028                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002028                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 81228.165393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81228.165393                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 81228.165393                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81228.165393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 81228.165393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81228.165393                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          331                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          958                       # number of writebacks
system.cpu.icache.writebacks::total               958                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          360                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          360                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          360                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          360                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          360                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          360                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1472                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1472                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    123717000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    123717000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    123717000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    123717000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    123717000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    123717000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001630                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001630                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001630                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001630                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001630                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001630                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84046.875000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84046.875000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84046.875000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84046.875000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84046.875000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84046.875000                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2.tags.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.l2.tags.replacements                     0                       # number of replacements
system.cpu.l2.tags.tagsinuse              1969.597969                       # Cycle average of tags in use
system.cpu.l2.tags.total_refs                    3260                       # Total number of references to valid blocks.
system.cpu.l2.tags.sampled_refs                  2272                       # Sample count of references to valid blocks.
system.cpu.l2.tags.avg_refs                  1.434859                       # Average number of references to valid blocks.
system.cpu.l2.tags.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2.tags.occ_blocks::cpu.inst   1114.324616                       # Average occupied blocks per requestor
system.cpu.l2.tags.occ_blocks::cpu.data    194.418153                       # Average occupied blocks per requestor
system.cpu.l2.tags.occ_blocks::cpu.dcache.prefetcher   660.855201                       # Average occupied blocks per requestor
system.cpu.l2.tags.occ_percent::cpu.inst     0.136026                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_percent::cpu.data     0.023733                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_percent::cpu.dcache.prefetcher     0.080671                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_percent::total        0.240429                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_task_id_blocks::1022          755                       # Occupied blocks per task id
system.cpu.l2.tags.occ_task_id_blocks::1024         1517                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1022::2           45                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1022::3          662                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::3         1320                       # Occupied blocks per task id
system.cpu.l2.tags.occ_task_id_percent::1022     0.092163                       # Percentage of cache occupancy per task id
system.cpu.l2.tags.occ_task_id_percent::1024     0.185181                       # Percentage of cache occupancy per task id
system.cpu.l2.tags.tag_accesses                 46536                       # Number of tag accesses
system.cpu.l2.tags.data_accesses                46536                       # Number of data accesses
system.cpu.l2.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.l2.WritebackDirty_hits::writebacks          688                       # number of WritebackDirty hits
system.cpu.l2.WritebackDirty_hits::total          688                       # number of WritebackDirty hits
system.cpu.l2.WritebackClean_hits::writebacks          944                       # number of WritebackClean hits
system.cpu.l2.WritebackClean_hits::total          944                       # number of WritebackClean hits
system.cpu.l2.UpgradeReq_hits::cpu.data             4                       # number of UpgradeReq hits
system.cpu.l2.UpgradeReq_hits::total                4                       # number of UpgradeReq hits
system.cpu.l2.ReadExReq_hits::cpu.data             10                       # number of ReadExReq hits
system.cpu.l2.ReadExReq_hits::total                10                       # number of ReadExReq hits
system.cpu.l2.ReadCleanReq_hits::cpu.inst          167                       # number of ReadCleanReq hits
system.cpu.l2.ReadCleanReq_hits::total            167                       # number of ReadCleanReq hits
system.cpu.l2.ReadSharedReq_hits::cpu.data          328                       # number of ReadSharedReq hits
system.cpu.l2.ReadSharedReq_hits::cpu.dcache.prefetcher          501                       # number of ReadSharedReq hits
system.cpu.l2.ReadSharedReq_hits::total           829                       # number of ReadSharedReq hits
system.cpu.l2.demand_hits::cpu.inst               167                       # number of demand (read+write) hits
system.cpu.l2.demand_hits::cpu.data               338                       # number of demand (read+write) hits
system.cpu.l2.demand_hits::cpu.dcache.prefetcher          501                       # number of demand (read+write) hits
system.cpu.l2.demand_hits::total                 1006                       # number of demand (read+write) hits
system.cpu.l2.overall_hits::cpu.inst              167                       # number of overall hits
system.cpu.l2.overall_hits::cpu.data              338                       # number of overall hits
system.cpu.l2.overall_hits::cpu.dcache.prefetcher          501                       # number of overall hits
system.cpu.l2.overall_hits::total                1006                       # number of overall hits
system.cpu.l2.ReadExReq_misses::cpu.data           74                       # number of ReadExReq misses
system.cpu.l2.ReadExReq_misses::total              74                       # number of ReadExReq misses
system.cpu.l2.ReadCleanReq_misses::cpu.inst         1301                       # number of ReadCleanReq misses
system.cpu.l2.ReadCleanReq_misses::total         1301                       # number of ReadCleanReq misses
system.cpu.l2.ReadSharedReq_misses::cpu.data          143                       # number of ReadSharedReq misses
system.cpu.l2.ReadSharedReq_misses::cpu.dcache.prefetcher          755                       # number of ReadSharedReq misses
system.cpu.l2.ReadSharedReq_misses::total          898                       # number of ReadSharedReq misses
system.cpu.l2.demand_misses::cpu.inst            1301                       # number of demand (read+write) misses
system.cpu.l2.demand_misses::cpu.data             217                       # number of demand (read+write) misses
system.cpu.l2.demand_misses::cpu.dcache.prefetcher          755                       # number of demand (read+write) misses
system.cpu.l2.demand_misses::total               2273                       # number of demand (read+write) misses
system.cpu.l2.overall_misses::cpu.inst           1301                       # number of overall misses
system.cpu.l2.overall_misses::cpu.data            217                       # number of overall misses
system.cpu.l2.overall_misses::cpu.dcache.prefetcher          755                       # number of overall misses
system.cpu.l2.overall_misses::total              2273                       # number of overall misses
system.cpu.l2.ReadExReq_miss_latency::cpu.data      6770500                       # number of ReadExReq miss cycles
system.cpu.l2.ReadExReq_miss_latency::total      6770500                       # number of ReadExReq miss cycles
system.cpu.l2.ReadCleanReq_miss_latency::cpu.inst    120948000                       # number of ReadCleanReq miss cycles
system.cpu.l2.ReadCleanReq_miss_latency::total    120948000                       # number of ReadCleanReq miss cycles
system.cpu.l2.ReadSharedReq_miss_latency::cpu.data     16104000                       # number of ReadSharedReq miss cycles
system.cpu.l2.ReadSharedReq_miss_latency::cpu.dcache.prefetcher     67291497                       # number of ReadSharedReq miss cycles
system.cpu.l2.ReadSharedReq_miss_latency::total     83395497                       # number of ReadSharedReq miss cycles
system.cpu.l2.demand_miss_latency::cpu.inst    120948000                       # number of demand (read+write) miss cycles
system.cpu.l2.demand_miss_latency::cpu.data     22874500                       # number of demand (read+write) miss cycles
system.cpu.l2.demand_miss_latency::cpu.dcache.prefetcher     67291497                       # number of demand (read+write) miss cycles
system.cpu.l2.demand_miss_latency::total    211113997                       # number of demand (read+write) miss cycles
system.cpu.l2.overall_miss_latency::cpu.inst    120948000                       # number of overall miss cycles
system.cpu.l2.overall_miss_latency::cpu.data     22874500                       # number of overall miss cycles
system.cpu.l2.overall_miss_latency::cpu.dcache.prefetcher     67291497                       # number of overall miss cycles
system.cpu.l2.overall_miss_latency::total    211113997                       # number of overall miss cycles
system.cpu.l2.WritebackDirty_accesses::writebacks          688                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2.WritebackDirty_accesses::total          688                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2.WritebackClean_accesses::writebacks          944                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2.WritebackClean_accesses::total          944                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2.UpgradeReq_accesses::cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2.ReadExReq_accesses::cpu.data           84                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2.ReadExReq_accesses::total            84                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2.ReadCleanReq_accesses::cpu.inst         1468                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2.ReadCleanReq_accesses::total         1468                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2.ReadSharedReq_accesses::cpu.data          471                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2.ReadSharedReq_accesses::cpu.dcache.prefetcher         1256                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2.ReadSharedReq_accesses::total         1727                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2.demand_accesses::cpu.inst          1468                       # number of demand (read+write) accesses
system.cpu.l2.demand_accesses::cpu.data           555                       # number of demand (read+write) accesses
system.cpu.l2.demand_accesses::cpu.dcache.prefetcher         1256                       # number of demand (read+write) accesses
system.cpu.l2.demand_accesses::total             3279                       # number of demand (read+write) accesses
system.cpu.l2.overall_accesses::cpu.inst         1468                       # number of overall (read+write) accesses
system.cpu.l2.overall_accesses::cpu.data          555                       # number of overall (read+write) accesses
system.cpu.l2.overall_accesses::cpu.dcache.prefetcher         1256                       # number of overall (read+write) accesses
system.cpu.l2.overall_accesses::total            3279                       # number of overall (read+write) accesses
system.cpu.l2.ReadExReq_miss_rate::cpu.data     0.880952                       # miss rate for ReadExReq accesses
system.cpu.l2.ReadExReq_miss_rate::total     0.880952                       # miss rate for ReadExReq accesses
system.cpu.l2.ReadCleanReq_miss_rate::cpu.inst     0.886240                       # miss rate for ReadCleanReq accesses
system.cpu.l2.ReadCleanReq_miss_rate::total     0.886240                       # miss rate for ReadCleanReq accesses
system.cpu.l2.ReadSharedReq_miss_rate::cpu.data     0.303609                       # miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_miss_rate::cpu.dcache.prefetcher     0.601115                       # miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_miss_rate::total     0.519977                       # miss rate for ReadSharedReq accesses
system.cpu.l2.demand_miss_rate::cpu.inst     0.886240                       # miss rate for demand accesses
system.cpu.l2.demand_miss_rate::cpu.data     0.390991                       # miss rate for demand accesses
system.cpu.l2.demand_miss_rate::cpu.dcache.prefetcher     0.601115                       # miss rate for demand accesses
system.cpu.l2.demand_miss_rate::total        0.693199                       # miss rate for demand accesses
system.cpu.l2.overall_miss_rate::cpu.inst     0.886240                       # miss rate for overall accesses
system.cpu.l2.overall_miss_rate::cpu.data     0.390991                       # miss rate for overall accesses
system.cpu.l2.overall_miss_rate::cpu.dcache.prefetcher     0.601115                       # miss rate for overall accesses
system.cpu.l2.overall_miss_rate::total       0.693199                       # miss rate for overall accesses
system.cpu.l2.ReadExReq_avg_miss_latency::cpu.data 91493.243243                       # average ReadExReq miss latency
system.cpu.l2.ReadExReq_avg_miss_latency::total 91493.243243                       # average ReadExReq miss latency
system.cpu.l2.ReadCleanReq_avg_miss_latency::cpu.inst 92965.411222                       # average ReadCleanReq miss latency
system.cpu.l2.ReadCleanReq_avg_miss_latency::total 92965.411222                       # average ReadCleanReq miss latency
system.cpu.l2.ReadSharedReq_avg_miss_latency::cpu.data 112615.384615                       # average ReadSharedReq miss latency
system.cpu.l2.ReadSharedReq_avg_miss_latency::cpu.dcache.prefetcher 89127.810596                       # average ReadSharedReq miss latency
system.cpu.l2.ReadSharedReq_avg_miss_latency::total 92868.036748                       # average ReadSharedReq miss latency
system.cpu.l2.demand_avg_miss_latency::cpu.inst 92965.411222                       # average overall miss latency
system.cpu.l2.demand_avg_miss_latency::cpu.data 105412.442396                       # average overall miss latency
system.cpu.l2.demand_avg_miss_latency::cpu.dcache.prefetcher 89127.810596                       # average overall miss latency
system.cpu.l2.demand_avg_miss_latency::total 92879.013198                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::cpu.inst 92965.411222                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::cpu.data 105412.442396                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::cpu.dcache.prefetcher 89127.810596                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::total 92879.013198                       # average overall miss latency
system.cpu.l2.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.cpu.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.cpu.l2.blocked::no_targets                   0                       # number of cycles access was blocked
system.cpu.l2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2.ReadExReq_mshr_misses::cpu.data           74                       # number of ReadExReq MSHR misses
system.cpu.l2.ReadExReq_mshr_misses::total           74                       # number of ReadExReq MSHR misses
system.cpu.l2.ReadCleanReq_mshr_misses::cpu.inst         1301                       # number of ReadCleanReq MSHR misses
system.cpu.l2.ReadCleanReq_mshr_misses::total         1301                       # number of ReadCleanReq MSHR misses
system.cpu.l2.ReadSharedReq_mshr_misses::cpu.data          143                       # number of ReadSharedReq MSHR misses
system.cpu.l2.ReadSharedReq_mshr_misses::cpu.dcache.prefetcher          755                       # number of ReadSharedReq MSHR misses
system.cpu.l2.ReadSharedReq_mshr_misses::total          898                       # number of ReadSharedReq MSHR misses
system.cpu.l2.demand_mshr_misses::cpu.inst         1301                       # number of demand (read+write) MSHR misses
system.cpu.l2.demand_mshr_misses::cpu.data          217                       # number of demand (read+write) MSHR misses
system.cpu.l2.demand_mshr_misses::cpu.dcache.prefetcher          755                       # number of demand (read+write) MSHR misses
system.cpu.l2.demand_mshr_misses::total          2273                       # number of demand (read+write) MSHR misses
system.cpu.l2.overall_mshr_misses::cpu.inst         1301                       # number of overall MSHR misses
system.cpu.l2.overall_mshr_misses::cpu.data          217                       # number of overall MSHR misses
system.cpu.l2.overall_mshr_misses::cpu.dcache.prefetcher          755                       # number of overall MSHR misses
system.cpu.l2.overall_mshr_misses::total         2273                       # number of overall MSHR misses
system.cpu.l2.ReadExReq_mshr_miss_latency::cpu.data      6585500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2.ReadExReq_mshr_miss_latency::total      6585500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    117698000                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2.ReadCleanReq_mshr_miss_latency::total    117698000                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2.ReadSharedReq_mshr_miss_latency::cpu.data     15746500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2.ReadSharedReq_mshr_miss_latency::cpu.dcache.prefetcher     65403997                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2.ReadSharedReq_mshr_miss_latency::total     81150497                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::cpu.inst    117698000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::cpu.data     22332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::cpu.dcache.prefetcher     65403997                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::total    205433997                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::cpu.inst    117698000                       # number of overall MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::cpu.data     22332000                       # number of overall MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::cpu.dcache.prefetcher     65403997                       # number of overall MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::total    205433997                       # number of overall MSHR miss cycles
system.cpu.l2.ReadExReq_mshr_miss_rate::cpu.data     0.880952                       # mshr miss rate for ReadExReq accesses
system.cpu.l2.ReadExReq_mshr_miss_rate::total     0.880952                       # mshr miss rate for ReadExReq accesses
system.cpu.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.886240                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2.ReadCleanReq_mshr_miss_rate::total     0.886240                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.303609                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_mshr_miss_rate::cpu.dcache.prefetcher     0.601115                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_mshr_miss_rate::total     0.519977                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2.demand_mshr_miss_rate::cpu.inst     0.886240                       # mshr miss rate for demand accesses
system.cpu.l2.demand_mshr_miss_rate::cpu.data     0.390991                       # mshr miss rate for demand accesses
system.cpu.l2.demand_mshr_miss_rate::cpu.dcache.prefetcher     0.601115                       # mshr miss rate for demand accesses
system.cpu.l2.demand_mshr_miss_rate::total     0.693199                       # mshr miss rate for demand accesses
system.cpu.l2.overall_mshr_miss_rate::cpu.inst     0.886240                       # mshr miss rate for overall accesses
system.cpu.l2.overall_mshr_miss_rate::cpu.data     0.390991                       # mshr miss rate for overall accesses
system.cpu.l2.overall_mshr_miss_rate::cpu.dcache.prefetcher     0.601115                       # mshr miss rate for overall accesses
system.cpu.l2.overall_mshr_miss_rate::total     0.693199                       # mshr miss rate for overall accesses
system.cpu.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 88993.243243                       # average ReadExReq mshr miss latency
system.cpu.l2.ReadExReq_avg_mshr_miss_latency::total 88993.243243                       # average ReadExReq mshr miss latency
system.cpu.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 90467.332821                       # average ReadCleanReq mshr miss latency
system.cpu.l2.ReadCleanReq_avg_mshr_miss_latency::total 90467.332821                       # average ReadCleanReq mshr miss latency
system.cpu.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 110115.384615                       # average ReadSharedReq mshr miss latency
system.cpu.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 86627.810596                       # average ReadSharedReq mshr miss latency
system.cpu.l2.ReadSharedReq_avg_mshr_miss_latency::total 90368.036748                       # average ReadSharedReq mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::cpu.inst 90467.332821                       # average overall mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::cpu.data 102912.442396                       # average overall mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::cpu.dcache.prefetcher 86627.810596                       # average overall mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::total 90380.113066                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::cpu.inst 90467.332821                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::cpu.data 102912.442396                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 86627.810596                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::total 90380.113066                       # average overall mshr miss latency
system.cpu.tol2bus.snoop_filter.tot_requests         5564                       # Total number of requests made to the snoop filter.
system.cpu.tol2bus.snoop_filter.hit_single_requests         2291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.tol2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.tol2bus.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.cpu.tol2bus.trans_dist::ReadResp          3198                       # Transaction distribution
system.cpu.tol2bus.trans_dist::WritebackDirty          688                       # Transaction distribution
system.cpu.tol2bus.trans_dist::WritebackClean          958                       # Transaction distribution
system.cpu.tol2bus.trans_dist::CleanEvict          631                       # Transaction distribution
system.cpu.tol2bus.trans_dist::UpgradeReq            4                       # Transaction distribution
system.cpu.tol2bus.trans_dist::UpgradeResp            4                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadExReq           84                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadExResp           84                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadCleanReq         1472                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadSharedReq         1727                       # Transaction distribution
system.cpu.tol2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2.cpu_side         3897                       # Packet count per connected master and slave (bytes)
system.cpu.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2.cpu_side         4949                       # Packet count per connected master and slave (bytes)
system.cpu.tol2bus.pkt_count::total              8846                       # Packet count per connected master and slave (bytes)
system.cpu.tol2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2.cpu_side       155200                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2.cpu_side       159936                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.tol2bus.pkt_size::total             315136                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.tol2bus.snoops                           4                       # Total snoops (count)
system.cpu.tol2bus.snoopTraffic                   256                       # Total snoop traffic (bytes)
system.cpu.tol2bus.snoop_fanout::samples         3287                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::mean        0.013995                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::stdev       0.117486                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::0               3241     98.60%     98.60% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::1                 46      1.40%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::total           3287                       # Request fanout histogram
system.cpu.tol2bus.reqLayer0.occupancy        4860220                       # Layer occupancy (ticks)
system.cpu.tol2bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu.tol2bus.respLayer0.occupancy       2206999                       # Layer occupancy (ticks)
system.cpu.tol2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu.tol2bus.respLayer1.occupancy       2719749                       # Layer occupancy (ticks)
system.cpu.tol2bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                  1969.605815                       # Cycle average of tags in use
system.l3.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      2272                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst       1114.329105                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        194.418902                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.dcache.prefetcher   660.857808                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.034007                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.005933                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.dcache.prefetcher     0.020168                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.060108                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022           755                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1024          1517                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2           45                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::3          662                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1320                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.023041                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1024     0.046295                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     38640                       # Number of tag accesses
system.l3.tags.data_accesses                    38640                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.l3.ReadExReq_misses::cpu.data               74                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                  74                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst         1301                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          143                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.dcache.prefetcher          755                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            2199                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                1301                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                 217                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.dcache.prefetcher          755                       # number of demand (read+write) misses
system.l3.demand_misses::total                   2273                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst               1301                       # number of overall misses
system.l3.overall_misses::cpu.data                217                       # number of overall misses
system.l3.overall_misses::cpu.dcache.prefetcher          755                       # number of overall misses
system.l3.overall_misses::total                  2273                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data      6326500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total       6326500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    113145000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     15246000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.dcache.prefetcher     62132003                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    190523003                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     113145000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data      21572500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.dcache.prefetcher     62132003                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        196849503                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    113145000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data     21572500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.dcache.prefetcher     62132003                       # number of overall miss cycles
system.l3.overall_miss_latency::total       196849503                       # number of overall miss cycles
system.l3.ReadExReq_accesses::cpu.data             74                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total                74                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst         1301                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data          143                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.dcache.prefetcher          755                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          2199                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst              1301                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data               217                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.dcache.prefetcher          755                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 2273                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst             1301                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data              217                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.dcache.prefetcher          755                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                2273                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.dcache.prefetcher            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.dcache.prefetcher            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 85493.243243                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 85493.243243                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 86967.717141                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 106615.384615                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.dcache.prefetcher 82294.043709                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 86640.747158                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 86967.717141                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 99412.442396                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.dcache.prefetcher 82294.043709                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 86603.388913                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 86967.717141                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 99412.442396                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.dcache.prefetcher 82294.043709                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 86603.388913                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data           74                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total             74                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst         1301                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          143                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.dcache.prefetcher          755                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         2199                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst           1301                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data            217                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.dcache.prefetcher          755                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              2273                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst          1301                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data           217                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.dcache.prefetcher          755                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             2273                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data      5882500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total      5882500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    105345000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     14388000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.dcache.prefetcher     57602003                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    177335003                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    105345000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data     20270500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.dcache.prefetcher     57602003                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    183217503                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    105345000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data     20270500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.dcache.prefetcher     57602003                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    183217503                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 79493.243243                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 79493.243243                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 80972.328978                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 100615.384615                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 76294.043709                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 80643.475671                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 80972.328978                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 93412.442396                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.dcache.prefetcher 76294.043709                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 80606.028597                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 80972.328978                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 93412.442396                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 76294.043709                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 80606.028597                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2272                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2198                       # Transaction distribution
system.membus.trans_dist::ReadExReq                74                       # Transaction distribution
system.membus.trans_dist::ReadExResp               74                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2198                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         4544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         4544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       145408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       145408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  145408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2272                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2272    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2272                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3218497                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11994836                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests         2273                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   1882385500                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              2198                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq               74                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp              74                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         2199                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu.l2.mem_side::system.l3.cpu_side         4545                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2.mem_side::system.l3.cpu_side       145408                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             2273                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   2273    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               2273                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy            1137503                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           2272000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
