
---------- Begin Simulation Statistics ----------
final_tick                                 6340174500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54954                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885860                       # Number of bytes of host memory used
host_op_rate                                   107398                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   181.97                       # Real time elapsed on the host
host_tick_rate                               34841827                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19543268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006340                       # Number of seconds simulated
sim_ticks                                  6340174500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11630163                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7149525                       # number of cc regfile writes
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19543268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.268035                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.268035                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1051154                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   508843                       # number of floating regfile writes
system.cpu.idleCycles                          476931                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               103387                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2206828                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.759092                       # Inst execution rate
system.cpu.iew.exec_refs                      4231940                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1638044                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  819712                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2747384                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                346                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6561                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1774304                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23851969                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2593896                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            194100                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22305899                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6982                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                605745                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  96001                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                615310                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1028                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        63629                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          39758                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26893244                       # num instructions consuming a value
system.cpu.iew.wb_count                      22159191                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.598081                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16084327                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.747522                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22245497                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32485159                       # number of integer regfile reads
system.cpu.int_regfile_writes                17677496                       # number of integer regfile writes
system.cpu.ipc                               0.788622                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.788622                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            412295      1.83%      1.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17341044     77.07%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57866      0.26%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40819      0.18%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               22407      0.10%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                14735      0.07%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               151033      0.67%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                68311      0.30%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               93855      0.42%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               7348      0.03%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             109      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             52      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2434507     10.82%     91.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1316805      5.85%     97.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          200584      0.89%     98.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         338065      1.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22500001                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  966789                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1880842                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       885047                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1299161                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      486219                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021610                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  395771     81.40%     81.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     81.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  12885      2.65%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    360      0.07%     84.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   800      0.16%     84.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  158      0.03%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17364      3.57%     87.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 18314      3.77%     91.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             23284      4.79%     96.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            17277      3.55%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21607136                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           55853827                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21274144                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26862419                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23847328                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22500001                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4641                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4308620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             45031                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3658                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5416909                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12203419                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.843746                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.423515                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6590392     54.00%     54.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              730399      5.99%     59.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              833819      6.83%     66.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              882624      7.23%     74.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              869273      7.12%     81.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              757160      6.20%     87.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              835808      6.85%     94.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              455200      3.73%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              248744      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12203419                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.774399                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            119084                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           179727                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2747384                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1774304                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8832977                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         12680350                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53191                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114569                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          557                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       103397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1257                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       207829                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1258                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2675920                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2003138                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             97039                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1200001                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1156552                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.379253                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  207772                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 45                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          126946                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              88482                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            38464                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         8591                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4139429                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             89263                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11626300                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.680953                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.677373                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6880588     59.18%     59.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1049785      9.03%     68.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          724507      6.23%     74.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          890057      7.66%     82.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          308423      2.65%     84.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          185256      1.59%     86.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          181662      1.56%     87.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          123822      1.07%     88.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1282200     11.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11626300                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543268                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620390                       # Number of memory references committed
system.cpu.commit.loads                       2209574                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027346                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     682999                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974865                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170741                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292556      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211722     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18838      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135119      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62268      0.32%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89988      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3674      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103889     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170776      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105685      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240040      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543268                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1282200                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3423050                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3423050                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3442761                       # number of overall hits
system.cpu.dcache.overall_hits::total         3442761                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       168608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168608                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       169311                       # number of overall misses
system.cpu.dcache.overall_misses::total        169311                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9555393492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9555393492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9555393492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9555393492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3591658                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3591658                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3612072                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3612072                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046944                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046944                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046874                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046874                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56672.242669                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56672.242669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56436.932580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56436.932580                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       136620                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          437                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2700                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   109.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46954                       # number of writebacks
system.cpu.dcache.writebacks::total             46954                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99031                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99031                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69577                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69577                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69956                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4266409992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4266409992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4277650492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4277650492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019372                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019372                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019367                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019367                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61319.257686                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61319.257686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61147.728458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61147.728458                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69435                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2044954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2044954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       131759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        131759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6894550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6894550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2176713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2176713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52326.975766                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52326.975766                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        98933                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        98933                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32826                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32826                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1647669500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1647669500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50194.038262                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50194.038262                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378096                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378096                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36849                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36849                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2660843492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2660843492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72209.381313                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72209.381313                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36751                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36751                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2618740492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2618740492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71256.305733                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71256.305733                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19711                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19711                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          703                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          703                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        20414                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        20414                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.034437                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.034437                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          379                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          379                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11240500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11240500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29658.311346                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29658.311346                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.444499                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3512717                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69947                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.219695                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.444499                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          489                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7294091                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7294091                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2283285                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6088082                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3385661                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                350390                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  96001                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1122265                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  8992                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               25030246                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 43781                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2593886                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1642198                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5503                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6644                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2737075                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13414466                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2675920                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1452806                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9350700                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  209602                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         53                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1111                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          9499                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          154                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1862063                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 32786                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12203419                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.130135                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.256865                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8041644     65.90%     65.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   218393      1.79%     67.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   252748      2.07%     69.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   249707      2.05%     71.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   323774      2.65%     74.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   282347      2.31%     76.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   311715      2.55%     79.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   239930      1.97%     81.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2283161     18.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12203419                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.211029                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.057894                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1823632                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1823632                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1823632                       # number of overall hits
system.cpu.icache.overall_hits::total         1823632                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        38430                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          38430                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        38430                       # number of overall misses
system.cpu.icache.overall_misses::total         38430                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1096544500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1096544500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1096544500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1096544500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1862062                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1862062                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1862062                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1862062                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020638                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020638                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020638                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020638                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28533.554515                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28533.554515                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28533.554515                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28533.554515                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1564                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.238095                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        33958                       # number of writebacks
system.cpu.icache.writebacks::total             33958                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3950                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3950                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3950                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3950                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        34480                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        34480                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        34480                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        34480                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    923972000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    923972000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    923972000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    923972000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018517                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018517                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018517                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018517                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26797.331787                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26797.331787                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26797.331787                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26797.331787                       # average overall mshr miss latency
system.cpu.icache.replacements                  33958                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1823632                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1823632                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        38430                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         38430                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1096544500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1096544500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1862062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1862062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020638                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020638                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28533.554515                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28533.554515                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3950                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3950                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        34480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        34480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    923972000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    923972000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018517                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018517                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26797.331787                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26797.331787                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.846437                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1858112                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             34480                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.889559                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.846437                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3758604                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3758604                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1863456                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2199                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      394696                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  537801                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  891                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1028                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 363478                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1074                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2002                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6340174500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  96001                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2459117                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1791346                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3091                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3534475                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4319389                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24593206                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 23094                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 232324                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16176                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4002994                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               7                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            28311784                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    61036894                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36508628                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1214891                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422327                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5889338                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      77                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1631676                       # count of insts added to the skid buffer
system.cpu.rob.reads                         33949850                       # The number of ROB reads
system.cpu.rob.writes                        47945410                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543268                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                26913                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16108                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43021                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               26913                       # number of overall hits
system.l2.overall_hits::.cpu.data               16108                       # number of overall hits
system.l2.overall_hits::total                   43021                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7554                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53839                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61393                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7554                       # number of overall misses
system.l2.overall_misses::.cpu.data             53839                       # number of overall misses
system.l2.overall_misses::total                 61393                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    586696500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3999175500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4585872000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    586696500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3999175500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4585872000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            34467                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69947                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               104414                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           34467                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69947                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              104414                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.219166                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.769711                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.587977                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.219166                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.769711                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.587977                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77666.997617                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74280.270807                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74696.984998                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77666.997617                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74280.270807                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74696.984998                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31959                       # number of writebacks
system.l2.writebacks::total                     31959                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61382                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61382                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    508762000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3449292750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3958054750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    508762000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3449292750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3958054750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.218847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.769711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.587871                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.218847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.769711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.587871                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67448.230147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64066.805661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64482.336027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67448.230147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64066.805661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64482.336027                       # average overall mshr miss latency
system.l2.replacements                          54430                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46954                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46954                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46954                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46954                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        33580                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            33580                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        33580                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        33580                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.111111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.111111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              1553                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1553                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35198                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2546014500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2546014500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72334.067277                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72334.067277                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35198                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35198                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2186272250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2186272250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957743                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957743                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62113.536280                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62113.536280                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          26913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              26913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7554                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7554                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    586696500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    586696500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        34467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          34467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.219166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.219166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77666.997617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77666.997617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7543                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7543                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    508762000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    508762000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.218847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.218847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67448.230147                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67448.230147                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1453161000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1453161000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.561544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.561544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77955.098975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77955.098975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18641                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18641                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1263020500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1263020500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.561544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.561544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67754.975591                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67754.975591                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7955.768728                       # Cycle average of tags in use
system.l2.tags.total_refs                      207331                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62622                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.310833                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     214.568736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1190.496581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6550.703411                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.145324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.799646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971163                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2613                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5571                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1721406                       # Number of tag accesses
system.l2.tags.data_accesses                  1721406                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000394788250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1940                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1940                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152076                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30025                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61382                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31959                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61382                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31959                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.27                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61382                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31959                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.628351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.981735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.050382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1938     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1940                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.458763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.434690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.918466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1522     78.45%     78.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      1.60%     80.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              318     16.39%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               56      2.89%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.57%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1940                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3928448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2045376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    619.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    322.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6313213000                       # Total gap between requests
system.mem_ctrls.avgGap                      67636.01                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       482752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3445248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2043520                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 76141752.880776390433                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 543399554.696798920631                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 322312895.331193149090                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7543                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53839                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31959                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    259818500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1672635500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 143281703250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34444.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31067.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4483297.45                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       482752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3445696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3928448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       482752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       482752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2045376                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2045376                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7543                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53839                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61382                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31959                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31959                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     76141753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    543470215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        619611968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     76141753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     76141753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    322605632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       322605632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    322605632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     76141753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    543470215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       942217600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61375                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31930                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4039                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2323                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2087                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1826                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               781672750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             306875000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1932454000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12736.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31486.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47439                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21951                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.29                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.75                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        23915                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   249.697679                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   150.530247                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   290.409434                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10370     43.36%     43.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6349     26.55%     69.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2300      9.62%     79.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1138      4.76%     84.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          722      3.02%     87.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          441      1.84%     89.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          347      1.45%     90.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          267      1.12%     91.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1981      8.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        23915                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3928000                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2043520                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              619.541308                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              322.312895                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        91077840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48409020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      224181720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87153120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 500316960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2339283990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    464703840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3755126490                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   592.274943                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1180878250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    211640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4947656250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        79675260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42348405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      214035780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79521480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 500316960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2240205450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    548138400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3704241735                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   584.249177                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1397535250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    211640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4730999250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26184                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31959                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21227                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35198                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35198                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26184                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       175951                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       175951                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 175951                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5973824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5973824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5973824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61383                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61383    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61383                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60601250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76727500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             67676                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        33958                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44952                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36751                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36751                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         34480                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33196                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       102905                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       209347                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                312252                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4379200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7481664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11860864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54443                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2046208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           158866                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011456                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.106478                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 157047     98.86%     98.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1818      1.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             158866                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6340174500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          184826500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          51747445                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         104936477                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
