{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683996668985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683996668989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 13 23:51:08 2023 " "Processing started: Sat May 13 23:51:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683996668989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996668989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996668989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683996669509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683996669510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2nios.v 2 2 " "Found 2 design units, including 2 entities, in source file lab2nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2nios " "Found entity 1: lab2nios" {  } { { "lab2nios.v" "" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678323 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved " "Found entity 2: unsaved" {  } { { "lab2nios.v" "" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "unsaved/synthesis/unsaved.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_irq_mapper " "Found entity 1: unsaved_irq_mapper" {  } { { "unsaved/synthesis/submodules/unsaved_irq_mapper.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0 " "Found entity 1: unsaved_mm_interconnect_0" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux_001" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678342 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux_002 " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux_002" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux_001" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683996678352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683996678354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_004_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_004_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678354 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_004 " "Found entity 2: unsaved_mm_interconnect_0_router_004" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678354 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683996678355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683996678355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_002_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678356 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_002 " "Found entity 2: unsaved_mm_interconnect_0_router_002" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683996678357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683996678357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_001_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678358 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_001 " "Found entity 2: unsaved_mm_interconnect_0_router_001" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683996678358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683996678358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678360 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router " "Found entity 2: unsaved_mm_interconnect_0_router" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678373 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Cordic.sv(69) " "Verilog HDL information at Cordic.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "unsaved/synthesis/submodules/Cordic.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/Cordic.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683996678374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/cordic.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/cordic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cordic " "Found entity 1: Cordic" {  } { { "unsaved/synthesis/submodules/Cordic.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/Cordic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "unsaved/synthesis/submodules/Final_Project.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/Final_Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/dff_nbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/dff_nbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_nbit " "Found entity 1: dff_nbit" {  } { { "unsaved/synthesis/submodules/dff_nbit.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/dff_nbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678378 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wrapper.sv(68) " "Verilog HDL information at wrapper.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "unsaved/synthesis/submodules/wrapper.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/wrapper.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683996678379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "unsaved/synthesis/submodules/wrapper.sv" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_onchip_memory2_0 " "Found entity 1: unsaved_onchip_memory2_0" {  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0 " "Found entity 1: unsaved_nios2_gen2_0" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: unsaved_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: unsaved_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: unsaved_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: unsaved_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: unsaved_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: unsaved_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: unsaved_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: unsaved_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: unsaved_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: unsaved_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: unsaved_nios2_gen2_0_cpu_nios2_oci" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_nios2_gen2_0_cpu " "Found entity 21: unsaved_nios2_gen2_0_cpu" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_test_bench " "Found entity 1: unsaved_nios2_gen2_0_cpu_test_bench" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_jtag_uart_0_sim_scfifo_w " "Found entity 1: unsaved_jtag_uart_0_sim_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678409 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_jtag_uart_0_scfifo_w " "Found entity 2: unsaved_jtag_uart_0_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678409 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_jtag_uart_0_sim_scfifo_r " "Found entity 3: unsaved_jtag_uart_0_sim_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678409 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_jtag_uart_0_scfifo_r " "Found entity 4: unsaved_jtag_uart_0_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678409 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_jtag_uart_0 " "Found entity 5: unsaved_jtag_uart_0" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678409 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Cordic.sv(69) " "Verilog HDL information at Cordic.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "Cordic.sv" "" { Text "E:/HK222/VXL/Final_Project/system/Cordic.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683996678410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cordic " "Found entity 1: Cordic" {  } { { "Cordic.sv" "" { Text "E:/HK222/VXL/Final_Project/system/Cordic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.sv" "" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_nbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_nbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_nbit " "Found entity 1: dff_nbit" {  } { { "dff_nbit.sv" "" { Text "E:/HK222/VXL/Final_Project/system/dff_nbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678417 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2nios " "Elaborating entity \"lab2nios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683996678496 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR lab2nios.v(21) " "Output port \"LEDR\" at lab2nios.v(21) has no driver" {  } { { "lab2nios.v" "" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683996678496 "|lab2nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 lab2nios.v(24) " "Output port \"HEX0\" at lab2nios.v(24) has no driver" {  } { { "lab2nios.v" "" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683996678496 "|lab2nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab2nios.v(25) " "Output port \"HEX1\" at lab2nios.v(25) has no driver" {  } { { "lab2nios.v" "" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683996678496 "|lab2nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab2nios.v(26) " "Output port \"HEX2\" at lab2nios.v(26) has no driver" {  } { { "lab2nios.v" "" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683996678496 "|lab2nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab2nios.v(27) " "Output port \"HEX3\" at lab2nios.v(27) has no driver" {  } { { "lab2nios.v" "" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683996678496 "|lab2nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab2nios.v(28) " "Output port \"HEX4\" at lab2nios.v(28) has no driver" {  } { { "lab2nios.v" "" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683996678496 "|lab2nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab2nios.v(30) " "Output port \"HEX5\" at lab2nios.v(30) has no driver" {  } { { "lab2nios.v" "" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683996678496 "|lab2nios"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved unsaved:i1 " "Elaborating entity \"unsaved\" for hierarchy \"unsaved:i1\"" {  } { { "lab2nios.v" "i1" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996678497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_0 unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"unsaved_jtag_uart_0\" for hierarchy \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\"" {  } { { "lab2nios.v" "jtag_uart_0" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996678501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_0_scfifo_w unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w " "Elaborating entity \"unsaved_jtag_uart_0_scfifo_w\" for hierarchy \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "the_unsaved_jtag_uart_0_scfifo_w" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996678503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "wfifo" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996678662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996678662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996678663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996678663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996678663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996678663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996678663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996678663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996678663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996678663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996678663 ""}  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683996678663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "E:/HK222/VXL/Final_Project/system/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996678701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "E:/HK222/VXL/Final_Project/system/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "E:/HK222/VXL/Final_Project/system/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996678712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/HK222/VXL/Final_Project/system/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "E:/HK222/VXL/Final_Project/system/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996678723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "E:/HK222/VXL/Final_Project/system/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/HK222/VXL/Final_Project/system/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996678760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "E:/HK222/VXL/Final_Project/system/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "E:/HK222/VXL/Final_Project/system/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996678801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "E:/HK222/VXL/Final_Project/system/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996678834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996678834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "E:/HK222/VXL/Final_Project/system/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996678835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_0_scfifo_r unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r " "Elaborating entity \"unsaved_jtag_uart_0_scfifo_r\" for hierarchy \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "the_unsaved_jtag_uart_0_scfifo_r" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996678843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "unsaved_jtag_uart_0_alt_jtag_atlantic" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679096 ""}  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683996679096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:i1\|unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0 unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"unsaved_nios2_gen2_0\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab2nios.v" "nios2_gen2_0" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu " "Elaborating entity \"unsaved_nios2_gen2_0_cpu\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" "cpu" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_test_bench unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_test_bench:the_unsaved_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_test_bench\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_test_bench:the_unsaved_nios2_gen2_0_cpu_test_bench\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_test_bench" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_register_bank_a_module unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_register_bank_a" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679728 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683996679728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "E:/HK222/VXL/Final_Project/system/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996679768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996679768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_register_bank_b_module unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_register_bank_b" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_debug unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679806 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683996679806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_break unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_itrace unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_fifo unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_pib unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_im unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_avalon_reg unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_ocimem unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679849 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683996679849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "E:/HK222/VXL/Final_Project/system/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996679889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996679889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_debug_slave_wrapper unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_debug_slave_tck unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_debug_slave_sysclk unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "unsaved_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679924 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683996679924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679926 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:i1\|unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_onchip_memory2_0 unsaved:i1\|unsaved_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"unsaved_onchip_memory2_0\" for hierarchy \"unsaved:i1\|unsaved_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab2nios.v" "onchip_memory2_0" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:i1\|unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:i1\|unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "the_altsyncram" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:i1\|unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:i1\|unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996679945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:i1\|unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:i1\|unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_onchip_memory2_0.hex " "Parameter \"init_file\" = \"unsaved_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 102400 " "Parameter \"maximum_depth\" = \"102400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 102400 " "Parameter \"numwords_a\" = \"102400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683996679945 ""}  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683996679945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jhn1 " "Found entity 1: altsyncram_jhn1" {  } { { "db/altsyncram_jhn1.tdf" "" { Text "E:/HK222/VXL/Final_Project/system/db/altsyncram_jhn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996680035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996680035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jhn1 unsaved:i1\|unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jhn1:auto_generated " "Elaborating entity \"altsyncram_jhn1\" for hierarchy \"unsaved:i1\|unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jhn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_qma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_qma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_qma " "Found entity 1: decode_qma" {  } { { "db/decode_qma.tdf" "" { Text "E:/HK222/VXL/Final_Project/system/db/decode_qma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996680076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996680076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_qma unsaved:i1\|unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jhn1:auto_generated\|decode_qma:decode3 " "Elaborating entity \"decode_qma\" for hierarchy \"unsaved:i1\|unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jhn1:auto_generated\|decode_qma:decode3\"" {  } { { "db/altsyncram_jhn1.tdf" "decode3" { Text "E:/HK222/VXL/Final_Project/system/db/altsyncram_jhn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nib " "Found entity 1: mux_nib" {  } { { "db/mux_nib.tdf" "" { Text "E:/HK222/VXL/Final_Project/system/db/mux_nib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996680117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996680117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nib unsaved:i1\|unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jhn1:auto_generated\|mux_nib:mux2 " "Elaborating entity \"mux_nib\" for hierarchy \"unsaved:i1\|unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jhn1:auto_generated\|mux_nib:mux2\"" {  } { { "db/altsyncram_jhn1.tdf" "mux2" { Text "E:/HK222/VXL/Final_Project/system/db/altsyncram_jhn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper unsaved:i1\|wrapper:trigonometric_0 " "Elaborating entity \"wrapper\" for hierarchy \"unsaved:i1\|wrapper:trigonometric_0\"" {  } { { "lab2nios.v" "trigonometric_0" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Final_Project unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1 " "Elaborating entity \"Final_Project\" for hierarchy \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\"" {  } { { "wrapper.sv" "FP1" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_nbit unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|dff_nbit:Dff " "Elaborating entity \"dff_nbit\" for hierarchy \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|dff_nbit:Dff\"" {  } { { "Final_Project.sv" "Dff" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cordic unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|Cordic:Cal " "Elaborating entity \"Cordic\" for hierarchy \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|Cordic:Cal\"" {  } { { "Final_Project.sv" "Cal" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0 unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"unsaved_mm_interconnect_0\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab2nios.v" "mm_interconnect_0" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trigonometric_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trigonometric_0_avalon_slave_0_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "trigonometric_0_avalon_slave_0_translator" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router " "Elaborating entity \"unsaved_mm_interconnect_0_router\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_default_decode unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_default_decode\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_001 unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"unsaved_mm_interconnect_0_router_001\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_001" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_001_default_decode unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_001_default_decode\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002 unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"unsaved_mm_interconnect_0_router_002\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_002" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002_default_decode unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_002_default_decode\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_004 unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"unsaved_mm_interconnect_0_router_004\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_004" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_004_default_decode unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004\|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_004_default_decode\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004\|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_demux" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux_001 unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux_001\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_mux" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux_002 unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux_002\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_mux_002" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_demux unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_demux\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_demux" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_mux" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux_001 unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux_001\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996680998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"unsaved:i1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996681002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_irq_mapper unsaved:i1\|unsaved_irq_mapper:irq_mapper " "Elaborating entity \"unsaved_irq_mapper\" for hierarchy \"unsaved:i1\|unsaved_irq_mapper:irq_mapper\"" {  } { { "lab2nios.v" "irq_mapper" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996681015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:i1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:i1\|altera_reset_controller:rst_controller\"" {  } { { "lab2nios.v" "rst_controller" { Text "E:/HK222/VXL/Final_Project/system/lab2nios.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996681018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:i1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:i1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996681025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:i1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:i1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683996681029 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683996681829 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.13.23:51:25 Progress: Loading sld7479d85e/alt_sld_fab_wrapper_hw.tcl " "2023.05.13.23:51:25 Progress: Loading sld7479d85e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996685633 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996687937 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996688077 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996690331 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996690415 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996690501 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996690597 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996690604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996690604 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683996691273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7479d85e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7479d85e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7479d85e/alt_sld_fab.v" "" { Text "E:/HK222/VXL/Final_Project/system/db/ip/sld7479d85e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996691483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996691483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/HK222/VXL/Final_Project/system/db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996691561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996691561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/HK222/VXL/Final_Project/system/db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996691563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996691563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/HK222/VXL/Final_Project/system/db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996691623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996691623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/HK222/VXL/Final_Project/system/db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996691701 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/HK222/VXL/Final_Project/system/db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996691701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996691701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/HK222/VXL/Final_Project/system/db/ip/sld7479d85e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683996691761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996691761 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[31\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[31\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692545 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[31\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[31\]\"" {  } { { "Final_Project.sv" "fn1\[31\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692545 ""}  } { { "wrapper.sv" "fn1_reg\[31\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692545 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[30\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[30\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[30\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[30\]\"" {  } { { "Final_Project.sv" "fn1\[30\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""}  } { { "wrapper.sv" "fn1_reg\[30\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692546 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[29\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[29\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[29\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[29\]\"" {  } { { "Final_Project.sv" "fn1\[29\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""}  } { { "wrapper.sv" "fn1_reg\[29\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692546 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[28\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[28\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[28\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[28\]\"" {  } { { "Final_Project.sv" "fn1\[28\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""}  } { { "wrapper.sv" "fn1_reg\[28\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692546 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[27\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[27\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[27\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[27\]\"" {  } { { "Final_Project.sv" "fn1\[27\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""}  } { { "wrapper.sv" "fn1_reg\[27\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692546 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[26\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[26\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[26\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[26\]\"" {  } { { "Final_Project.sv" "fn1\[26\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""}  } { { "wrapper.sv" "fn1_reg\[26\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692546 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[25\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[25\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[25\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[25\]\"" {  } { { "Final_Project.sv" "fn1\[25\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""}  } { { "wrapper.sv" "fn1_reg\[25\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692546 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[24\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[24\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[24\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[24\]\"" {  } { { "Final_Project.sv" "fn1\[24\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""}  } { { "wrapper.sv" "fn1_reg\[24\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692546 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[23\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[23\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[23\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[23\]\"" {  } { { "Final_Project.sv" "fn1\[23\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""}  } { { "wrapper.sv" "fn1_reg\[23\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692546 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[22\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[22\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[22\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[22\]\"" {  } { { "Final_Project.sv" "fn1\[22\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""}  } { { "wrapper.sv" "fn1_reg\[22\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692546 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[21\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[21\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[21\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[21\]\"" {  } { { "Final_Project.sv" "fn1\[21\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""}  } { { "wrapper.sv" "fn1_reg\[21\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692546 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[20\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[20\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[20\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[20\]\"" {  } { { "Final_Project.sv" "fn1\[20\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""}  } { { "wrapper.sv" "fn1_reg\[20\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692546 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[19\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[19\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[19\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[19\]\"" {  } { { "Final_Project.sv" "fn1\[19\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""}  } { { "wrapper.sv" "fn1_reg\[19\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692546 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[18\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[18\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[18\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[18\]\"" {  } { { "Final_Project.sv" "fn1\[18\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""}  } { { "wrapper.sv" "fn1_reg\[18\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692546 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[17\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[17\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[17\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[17\]\"" {  } { { "Final_Project.sv" "fn1\[17\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""}  } { { "wrapper.sv" "fn1_reg\[17\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692546 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[16\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[16\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[16\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[16\]\"" {  } { { "Final_Project.sv" "fn1\[16\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692546 ""}  } { { "wrapper.sv" "fn1_reg\[16\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692546 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[15\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[15\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[15\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[15\]\"" {  } { { "Final_Project.sv" "fn1\[15\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""}  } { { "wrapper.sv" "fn1_reg\[15\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692547 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[14\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[14\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[14\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[14\]\"" {  } { { "Final_Project.sv" "fn1\[14\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""}  } { { "wrapper.sv" "fn1_reg\[14\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692547 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[13\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[13\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[13\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[13\]\"" {  } { { "Final_Project.sv" "fn1\[13\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""}  } { { "wrapper.sv" "fn1_reg\[13\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692547 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[12\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[12\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[12\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[12\]\"" {  } { { "Final_Project.sv" "fn1\[12\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""}  } { { "wrapper.sv" "fn1_reg\[12\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692547 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[11\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[11\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[11\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[11\]\"" {  } { { "Final_Project.sv" "fn1\[11\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""}  } { { "wrapper.sv" "fn1_reg\[11\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692547 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[10\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[10\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[10\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[10\]\"" {  } { { "Final_Project.sv" "fn1\[10\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""}  } { { "wrapper.sv" "fn1_reg\[10\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692547 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[9\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[9\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[9\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[9\]\"" {  } { { "Final_Project.sv" "fn1\[9\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""}  } { { "wrapper.sv" "fn1_reg\[9\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692547 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[8\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[8\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[8\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[8\]\"" {  } { { "Final_Project.sv" "fn1\[8\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""}  } { { "wrapper.sv" "fn1_reg\[8\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692547 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[7\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[7\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[7\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[7\]\"" {  } { { "Final_Project.sv" "fn1\[7\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""}  } { { "wrapper.sv" "fn1_reg\[7\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692547 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[6\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[6\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[6\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[6\]\"" {  } { { "Final_Project.sv" "fn1\[6\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""}  } { { "wrapper.sv" "fn1_reg\[6\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692547 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[5\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[5\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[5\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[5\]\"" {  } { { "Final_Project.sv" "fn1\[5\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""}  } { { "wrapper.sv" "fn1_reg\[5\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692547 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[4\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[4\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[4\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[4\]\"" {  } { { "Final_Project.sv" "fn1\[4\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""}  } { { "wrapper.sv" "fn1_reg\[4\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692547 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[3\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[3\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[3\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[3\]\"" {  } { { "Final_Project.sv" "fn1\[3\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""}  } { { "wrapper.sv" "fn1_reg\[3\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692547 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[2\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[2\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[2\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[2\]\"" {  } { { "Final_Project.sv" "fn1\[2\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""}  } { { "wrapper.sv" "fn1_reg\[2\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692547 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[1\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[1\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[1\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[1\]\"" {  } { { "Final_Project.sv" "fn1\[1\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692547 ""}  } { { "wrapper.sv" "fn1_reg\[1\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692547 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[0\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn1_reg\[0\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[0\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn1\[0\]\"" {  } { { "Final_Project.sv" "fn1\[0\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn1_reg\[0\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 38 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[31\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[31\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[31\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[31\]\"" {  } { { "Final_Project.sv" "fn2\[31\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[31\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[30\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[30\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[30\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[30\]\"" {  } { { "Final_Project.sv" "fn2\[30\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[30\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[29\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[29\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[29\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[29\]\"" {  } { { "Final_Project.sv" "fn2\[29\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[29\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[28\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[28\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[28\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[28\]\"" {  } { { "Final_Project.sv" "fn2\[28\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[28\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[27\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[27\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[27\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[27\]\"" {  } { { "Final_Project.sv" "fn2\[27\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[27\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[26\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[26\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[26\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[26\]\"" {  } { { "Final_Project.sv" "fn2\[26\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[26\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[25\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[25\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[25\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[25\]\"" {  } { { "Final_Project.sv" "fn2\[25\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[25\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[24\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[24\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[24\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[24\]\"" {  } { { "Final_Project.sv" "fn2\[24\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[24\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[23\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[23\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[23\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[23\]\"" {  } { { "Final_Project.sv" "fn2\[23\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[23\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[22\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[22\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[22\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[22\]\"" {  } { { "Final_Project.sv" "fn2\[22\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[22\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[21\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[21\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[21\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[21\]\"" {  } { { "Final_Project.sv" "fn2\[21\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[21\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[20\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[20\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[20\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[20\]\"" {  } { { "Final_Project.sv" "fn2\[20\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[20\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[19\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[19\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[19\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[19\]\"" {  } { { "Final_Project.sv" "fn2\[19\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[19\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[18\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[18\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[18\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[18\]\"" {  } { { "Final_Project.sv" "fn2\[18\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[18\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[17\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[17\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[17\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[17\]\"" {  } { { "Final_Project.sv" "fn2\[17\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[17\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[16\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[16\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[16\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[16\]\"" {  } { { "Final_Project.sv" "fn2\[16\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[16\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[15\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[15\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[15\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[15\]\"" {  } { { "Final_Project.sv" "fn2\[15\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[15\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[14\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[14\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[14\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[14\]\"" {  } { { "Final_Project.sv" "fn2\[14\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[14\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[13\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[13\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[13\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[13\]\"" {  } { { "Final_Project.sv" "fn2\[13\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[13\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[12\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[12\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[12\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[12\]\"" {  } { { "Final_Project.sv" "fn2\[12\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[12\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[11\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[11\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[11\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[11\]\"" {  } { { "Final_Project.sv" "fn2\[11\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692548 ""}  } { { "wrapper.sv" "fn2_reg\[11\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692548 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[10\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[10\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[10\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[10\]\"" {  } { { "Final_Project.sv" "fn2\[10\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""}  } { { "wrapper.sv" "fn2_reg\[10\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692549 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[9\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[9\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[9\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[9\]\"" {  } { { "Final_Project.sv" "fn2\[9\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""}  } { { "wrapper.sv" "fn2_reg\[9\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692549 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[8\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[8\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[8\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[8\]\"" {  } { { "Final_Project.sv" "fn2\[8\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""}  } { { "wrapper.sv" "fn2_reg\[8\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692549 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[7\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[7\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[7\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[7\]\"" {  } { { "Final_Project.sv" "fn2\[7\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""}  } { { "wrapper.sv" "fn2_reg\[7\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692549 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[6\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[6\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[6\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[6\]\"" {  } { { "Final_Project.sv" "fn2\[6\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""}  } { { "wrapper.sv" "fn2_reg\[6\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692549 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[5\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[5\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[5\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[5\]\"" {  } { { "Final_Project.sv" "fn2\[5\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""}  } { { "wrapper.sv" "fn2_reg\[5\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692549 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[4\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[4\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[4\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[4\]\"" {  } { { "Final_Project.sv" "fn2\[4\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""}  } { { "wrapper.sv" "fn2_reg\[4\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692549 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[3\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[3\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[3\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[3\]\"" {  } { { "Final_Project.sv" "fn2\[3\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""}  } { { "wrapper.sv" "fn2_reg\[3\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692549 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[2\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[2\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[2\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[2\]\"" {  } { { "Final_Project.sv" "fn2\[2\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""}  } { { "wrapper.sv" "fn2_reg\[2\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692549 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[1\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[1\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[1\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[1\]\"" {  } { { "Final_Project.sv" "fn2\[1\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""}  } { { "wrapper.sv" "fn2_reg\[1\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692549 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[0\] unsaved:i1\|wrapper:trigonometric_0\|readdata " "Net \"unsaved:i1\|wrapper:trigonometric_0\|fn2_reg\[0\]\", which fans out to \"unsaved:i1\|wrapper:trigonometric_0\|readdata\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[0\] " "Net is fed by \"unsaved:i1\|wrapper:trigonometric_0\|Final_Project:FP1\|fn2\[0\]\"" {  } { { "Final_Project.sv" "fn2\[0\]" { Text "E:/HK222/VXL/Final_Project/system/Final_Project.sv" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1683996692549 ""}  } { { "wrapper.sv" "fn2_reg\[0\]" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 39 -1 0 } } { "wrapper.sv" "readdata" { Text "E:/HK222/VXL/Final_Project/system/wrapper.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1683996692549 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683996692567 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/HK222/VXL/Final_Project/system/output_files/Final_Project.map.smsg " "Generated suppressed messages file E:/HK222/VXL/Final_Project/system/output_files/Final_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996692865 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 192 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 192 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683996694579 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 13 23:51:34 2023 " "Processing ended: Sat May 13 23:51:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683996694579 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683996694579 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683996694579 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996694579 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 194 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 194 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683996695212 ""}
