Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  c:/intelfpga_lite/24.1std/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/24.1std/quartus/eda/sim_lib
Simulation Tool       :  questa intel fpga
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  full_adder.vo
Sim SDF file          :  full_adder__verilog.sdo
Sim dir               :  simulation\questa

=======================================================

Info: Starting NativeLink simulation with Questa Intel FPGA software
Sourced NativeLink script c:/intelfpga_lite/24.1std/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File full_adder_run_msim_gate_verilog.do already exists - backing up current file as full_adder_run_msim_gate_verilog.do.bak3
Probing transcript
Questa Intel FPGA Info: # Reading pref.tcl
Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64
Questa Intel FPGA Info: # //  Version 2024.3 win64 Sep 10 2024
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # // Unpublished work. Copyright 2024 Siemens
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # // This material contains trade secrets or otherwise confidential information
Questa Intel FPGA Info: # // owned by Siemens Industry Software Inc. or its affiliates (collectively,
Questa Intel FPGA Info: # // "SISW"), or its licensors. Access to and use of this information is strictly
Questa Intel FPGA Info: # // limited as set forth in the Customer's applicable agreements with SISW.
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # // This material may not be copied, distributed, or otherwise disclosed outside
Questa Intel FPGA Info: # // of the Customer's facilities without the express written permission of SISW,
Questa Intel FPGA Info: # // and may not be used in any way not expressly authorized by SISW.
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # do full_adder_run_msim_gate_verilog.do
Questa Intel FPGA Info: # if {[file exists gate_work]} {
Questa Intel FPGA Info: # 	vdel -lib gate_work -all
Questa Intel FPGA Info: # }
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is hyeok@HYEOK.
Questa Intel FPGA Info: # vlib gate_work
Questa Intel FPGA Warning: # ** Warning: (vlib-34) Library already exists at "gate_work".
Questa Intel FPGA Info: # Errors: 0, Warnings: 1
Questa Intel FPGA Info: # vmap work gate_work
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
Questa Intel FPGA Info: # vmap work gate_work 
Questa Intel FPGA Info: # Copying C:/altera/24.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
Questa Intel FPGA Info: # Modifying modelsim.ini
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+. {full_adder.vo}
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
Questa Intel FPGA Info: # Start time: 21:45:44 on Aug 19,2025
Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." full_adder.vo 
Questa Intel FPGA Info: # -- Compiling module full_adder
Questa Intel FPGA Info: # -- Compiling module hard_block
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # Top level modules:
Questa Intel FPGA Info: # 	full_adder
Questa Intel FPGA Info: # End time: 21:45:44 on Aug 19,2025, Elapsed time: 0:00:00
Questa Intel FPGA Info: # Errors: 0, Warnings: 0
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+C:/altera/project/full_adder {C:/altera/project/full_adder/tb_full_adder.v}
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
Questa Intel FPGA Info: # Start time: 21:45:45 on Aug 19,2025
Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/altera/project/full_adder" C:/altera/project/full_adder/tb_full_adder.v 
Questa Intel FPGA Info: # -- Compiling module tb_full_adder
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # Top level modules:
Questa Intel FPGA Info: # 	tb_full_adder
Questa Intel FPGA Info: # End time: 21:45:45 on Aug 19,2025, Elapsed time: 0:00:00
Questa Intel FPGA Info: # Errors: 0, Warnings: 0
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  tb_full_adder
Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" tb_full_adder 
Questa Intel FPGA Info: # Start time: 21:45:45 on Aug 19,2025
Questa Intel FPGA Info: # ** Note: (vsim-3812) Design is being optimized...
Questa Intel FPGA Warning: # ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
Questa Intel FPGA Info: # ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
Questa Intel FPGA Info: # Loading work.tb_full_adder(fast)
Questa Intel FPGA Info: # Loading work.full_adder(fast)
Questa Intel FPGA Info: # Loading work.hard_block(fast)
Questa Intel FPGA Info: # Loading cycloneive_ver.cycloneive_io_obuf(fast)
Questa Intel FPGA Info: # Loading cycloneive_ver.cycloneive_io_ibuf(fast)
Questa Intel FPGA Info: # Loading cycloneive_ver.cycloneive_lcell_comb(fast)
Questa Intel FPGA Info: # Loading cycloneive_ver.cycloneive_lcell_comb(fast__1)
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # add wave *
Questa Intel FPGA Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
Questa Intel FPGA Info: #           File in use by: hyeok  Hostname: HYEOK  ProcessID: 9668
Questa Intel FPGA Info: #           Attempting to use alternate WLF file "./wlftjvnf57".
Questa Intel FPGA Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
Questa Intel FPGA Info: #           Using alternate file: ./wlftjvnf57
Questa Intel FPGA Info: # view structure
Questa Intel FPGA Info: # .main_pane.structure.interior.cs.body.struct
Questa Intel FPGA Info: # view signals
Questa Intel FPGA Info: # .main_pane.objects.interior.cs.body.tree
Questa Intel FPGA Info: # run -all
Questa Intel FPGA Info: # Time=0 a=0 b=0 cin=0 | sum=0 cout=0
Questa Intel FPGA Info: # Time=10000 a=0 b=1 cin=0 | sum=1 cout=0
Questa Intel FPGA Info: # Time=20000 a=0 b=0 cin=1 | sum=1 cout=0
Questa Intel FPGA Info: # Time=30000 a=0 b=1 cin=1 | sum=0 cout=1
Questa Intel FPGA Info: # Time=40000 a=1 b=0 cin=0 | sum=1 cout=0
Questa Intel FPGA Info: # Time=50000 a=1 b=1 cin=0 | sum=0 cout=1
Questa Intel FPGA Info: # Time=60000 a=1 b=0 cin=1 | sum=0 cout=1
Questa Intel FPGA Info: # Time=70000 a=1 b=1 cin=1 | sum=1 cout=1
Questa Intel FPGA Info: # ** Note: $finish    : C:/altera/project/full_adder/tb_full_adder.v(29)
Questa Intel FPGA Info: #    Time: 80 ns  Iteration: 0  Instance: /tb_full_adder
Questa Intel FPGA Info: # 1
Questa Intel FPGA Info: # Break in Module tb_full_adder at C:/altera/project/full_adder/tb_full_adder.v line 29
Questa Intel FPGA Info: # End time: 21:51:31 on Aug 19,2025, Elapsed time: 0:05:46
Questa Intel FPGA Info: # Errors: 0, Warnings: 3
Info: NativeLink simulation flow was successful
