<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='106' type='llvm::SDValue llvm::SITargetLowering::adjustLoadValueType(unsigned int Opcode, llvm::MemSDNode * M, llvm::SelectionDAG &amp; DAG, ArrayRef&lt;llvm::SDValue&gt; Ops, bool IsIntrinsic = false) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4530' ll='4565' type='llvm::SDValue llvm::SITargetLowering::adjustLoadValueType(unsigned int Opcode, llvm::MemSDNode * M, llvm::SelectionDAG &amp; DAG, ArrayRef&lt;llvm::SDValue&gt; Ops, bool IsIntrinsic = false) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4581' u='c' c='_ZNK4llvm16SITargetLowering18lowerIntrinsicLoadEPNS_9MemSDNodeEbRNS_12SelectionDAGENS_8ArrayRefINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6843' u='c' c='_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6919' u='c' c='_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6943' u='c' c='_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6967' u='c' c='_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
