{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1746495431563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746495431563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 09:37:11 2025 " "Processing started: Tue May 06 09:37:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1746495431563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1746495431563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1746495431563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1746495431831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xunifangzhen/fpga/sim/tb_vga_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/sim/tb_vga_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vga_pic " "Found entity 1: tb_vga_pic" {  } { { "../sim/tb_vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/sim/tb_vga_pic.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495431866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495431866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xunifangzhen/fpga/sim/tb_vga_basic.v 1 1 " "Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/sim/tb_vga_basic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_VGA_Basic " "Found entity 1: tb_VGA_Basic" {  } { { "../sim/tb_VGA_Basic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/sim/tb_VGA_Basic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495431868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495431868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xunifangzhen/fpga/rtl/fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/rtl/fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Found entity 1: FPGA" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495431872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495431872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xunifangzhen/fpga/rtl/vga_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/rtl/vga_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic " "Found entity 1: vga_pic" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495431875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495431875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HSYNC hsync vga_ctrl.v(5) " "Verilog HDL Declaration information at vga_ctrl.v(5): object \"HSYNC\" differs only in case from object \"hsync\" in the same scope" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_ctrl.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746495431877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VSYNC vsync vga_ctrl.v(14) " "Verilog HDL Declaration information at vga_ctrl.v(14): object \"VSYNC\" differs only in case from object \"vsync\" in the same scope" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_ctrl.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746495431877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xunifangzhen/fpga/rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495431877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495431877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xunifangzhen/fpga/rtl/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/rtl/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "../rtl/sobel.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/sobel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495431879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495431879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/ram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495431882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495431882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Found entity 1: altpll1" {  } { { "altpll1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/altpll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495431884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495431884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/rom1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495431886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495431886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/shiftreg.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495431888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495431888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn FPGA.v(16) " "Verilog HDL Implicit Net warning at FPGA.v(16): created implicit net for \"rstn\"" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746495431888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA " "Elaborating entity \"FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1746495431934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1 altpll1:altpll1_inst " "Elaborating entity \"altpll1\" for hierarchy \"altpll1:altpll1_inst\"" {  } { { "../rtl/FPGA.v" "altpll1_inst" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll1:altpll1_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll1:altpll1_inst\|altpll:altpll_component\"" {  } { { "altpll1.v" "altpll_component" { Text "D:/XUNIFANGZHEN/FPGA/prj/altpll1.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll1:altpll1_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll1:altpll1_inst\|altpll:altpll_component\"" {  } { { "altpll1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/altpll1.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll1:altpll1_inst\|altpll:altpll_component " "Instantiated megafunction \"altpll1:altpll1_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000000 " "Parameter \"clk0_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33299999 " "Parameter \"clk0_multiply_by\" = \"33299999\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495431970 ""}  } { { "altpll1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/altpll1.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1746495431970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll1_altpll " "Found entity 1: altpll1_altpll" {  } { { "db/altpll1_altpll.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altpll1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495432013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495432013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1_altpll altpll1:altpll1_inst\|altpll:altpll_component\|altpll1_altpll:auto_generated " "Elaborating entity \"altpll1_altpll\" for hierarchy \"altpll1:altpll1_inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pic vga_pic:vga_pic " "Elaborating entity \"vga_pic\" for hierarchy \"vga_pic:vga_pic\"" {  } { { "../rtl/FPGA.v" "vga_pic" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_pic.v(79) " "Verilog HDL assignment warning at vga_pic.v(79): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_data_out vga_pic.v(106) " "Verilog HDL Always Construct warning at vga_pic.v(106): inferring latch(es) for variable \"color_data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[0\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[0\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[1\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[1\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[2\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[2\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[3\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[3\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[4\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[4\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[5\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[5\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[6\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[6\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[7\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[7\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[8\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[8\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[9\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[9\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[10\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[10\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[11\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[11\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[12\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[12\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[13\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[13\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[14\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[14\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[15\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[15\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[16\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[16\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[17\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[17\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[18\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[18\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[19\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[19\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[20\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[20\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[21\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[21\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[22\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[22\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[23\] vga_pic.v(106) " "Inferred latch for \"color_data_out\[23\]\" at vga_pic.v(106)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746495432017 "|FPGA|vga_pic:vga_pic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 vga_pic:vga_pic\|rom1:rom1_inst " "Elaborating entity \"rom1\" for hierarchy \"vga_pic:vga_pic\|rom1:rom1_inst\"" {  } { { "../rtl/vga_pic.v" "rom1_inst" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "altsyncram_component" { Text "D:/XUNIFANGZHEN/FPGA/prj/rom1.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/rom1.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746495432047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/XUNIFANGZHEN/FPGA/pic160.mif " "Parameter \"init_file\" = \"D:/XUNIFANGZHEN/FPGA/pic160.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432047 ""}  } { { "rom1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/rom1.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1746495432047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3sb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3sb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3sb1 " "Found entity 1: altsyncram_3sb1" {  } { { "db/altsyncram_3sb1.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_3sb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495432096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495432096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3sb1 vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\|altsyncram_3sb1:auto_generated " "Elaborating entity \"altsyncram_3sb1\" for hierarchy \"vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\|altsyncram_3sb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495432138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495432138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\|altsyncram_3sb1:auto_generated\|decode_msa:rden_decode " "Elaborating entity \"decode_msa\" for hierarchy \"vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\|altsyncram_3sb1:auto_generated\|decode_msa:rden_decode\"" {  } { { "db/altsyncram_3sb1.tdf" "rden_decode" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_3sb1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kob " "Found entity 1: mux_kob" {  } { { "db/mux_kob.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/mux_kob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495432179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495432179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kob vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\|altsyncram_3sb1:auto_generated\|mux_kob:mux2 " "Elaborating entity \"mux_kob\" for hierarchy \"vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\|altsyncram_3sb1:auto_generated\|mux_kob:mux2\"" {  } { { "db/altsyncram_3sb1.tdf" "mux2" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_3sb1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel vga_pic:vga_pic\|sobel:u_sobel " "Elaborating entity \"sobel\" for hierarchy \"vga_pic:vga_pic\|sobel:u_sobel\"" {  } { { "../rtl/vga_pic.v" "u_sobel" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432183 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i sobel.v(52) " "Verilog HDL or VHDL warning at sobel.v(52): object \"i\" assigned a value but never read" {  } { { "../rtl/sobel.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/sobel.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1746495432184 "|FPGA|vga_pic:vga_pic|sobel:u_sobel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 sobel.v(95) " "Verilog HDL assignment warning at sobel.v(95): truncated value with size 10 to match size of target (8)" {  } { { "../rtl/sobel.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/sobel.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746495432185 "|FPGA|vga_pic:vga_pic|sobel:u_sobel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sobel.v(98) " "Verilog HDL assignment warning at sobel.v(98): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/sobel.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/sobel.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746495432185 "|FPGA|vga_pic:vga_pic|sobel:u_sobel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\"" {  } { { "../rtl/sobel.v" "shiftreg_inst" { Text "D:/XUNIFANGZHEN/FPGA/rtl/sobel.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftreg.v" "ALTSHIFT_TAPS_component" { Text "D:/XUNIFANGZHEN/FPGA/prj/shiftreg.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftreg.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/shiftreg.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746495432227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 160 " "Parameter \"tap_distance\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432227 ""}  } { { "shiftreg.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/shiftreg.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1746495432227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4rv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4rv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4rv " "Found entity 1: shift_taps_4rv" {  } { { "db/shift_taps_4rv.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/shift_taps_4rv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495432265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495432265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_4rv vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated " "Elaborating entity \"shift_taps_4rv\" for hierarchy \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ha1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ha1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ha1 " "Found entity 1: altsyncram_1ha1" {  } { { "db/altsyncram_1ha1.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_1ha1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495432308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495432308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ha1 vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated\|altsyncram_1ha1:altsyncram2 " "Elaborating entity \"altsyncram_1ha1\" for hierarchy \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated\|altsyncram_1ha1:altsyncram2\"" {  } { { "db/shift_taps_4rv.tdf" "altsyncram2" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/shift_taps_4rv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nsf " "Found entity 1: cntr_nsf" {  } { { "db/cntr_nsf.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/cntr_nsf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495432349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495432349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nsf vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated\|cntr_nsf:cntr1 " "Elaborating entity \"cntr_nsf\" for hierarchy \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated\|cntr_nsf:cntr1\"" {  } { { "db/shift_taps_4rv.tdf" "cntr1" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/shift_taps_4rv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495432391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495432391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ugc vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated\|cntr_nsf:cntr1\|cmpr_ugc:cmpr4 " "Elaborating entity \"cmpr_ugc\" for hierarchy \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated\|cntr_nsf:cntr1\|cmpr_ugc:cmpr4\"" {  } { { "db/cntr_nsf.tdf" "cmpr4" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/cntr_nsf.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 vga_pic:vga_pic\|ram1:ram1_inst " "Elaborating entity \"ram1\" for hierarchy \"vga_pic:vga_pic\|ram1:ram1_inst\"" {  } { { "../rtl/vga_pic.v" "ram1_inst" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "altsyncram_component" { Text "D:/XUNIFANGZHEN/FPGA/prj/ram1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/ram1.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746495432401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432401 ""}  } { { "ram1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/ram1.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1746495432401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ug1 " "Found entity 1: altsyncram_4ug1" {  } { { "db/altsyncram_4ug1.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_4ug1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495432441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495432441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ug1 vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_4ug1:auto_generated " "Elaborating entity \"altsyncram_4ug1\" for hierarchy \"vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_4ug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmb " "Found entity 1: mux_vmb" {  } { { "db/mux_vmb.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/mux_vmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495432482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495432482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmb vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_4ug1:auto_generated\|mux_vmb:mux2 " "Elaborating entity \"mux_vmb\" for hierarchy \"vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_4ug1:auto_generated\|mux_vmb:mux2\"" {  } { { "db/altsyncram_4ug1.tdf" "mux2" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_4ug1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:vga_ctrl " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:vga_ctrl\"" {  } { { "../rtl/FPGA.v" "vga_ctrl" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(93) " "Verilog HDL assignment warning at vga_ctrl.v(93): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_ctrl.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746495432485 "|FPGA|vga_ctrl:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(94) " "Verilog HDL assignment warning at vga_ctrl.v(94): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_ctrl.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746495432485 "|FPGA|vga_ctrl:vga_ctrl"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic:vga_pic\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic:vga_pic\|Mult2\"" {  } { { "../rtl/vga_pic.v" "Mult2" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746495432807 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic:vga_pic\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic:vga_pic\|Mult1\"" {  } { { "../rtl/vga_pic.v" "Mult1" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746495432807 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic:vga_pic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic:vga_pic\|Mult0\"" {  } { { "../rtl/vga_pic.v" "Mult0" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746495432807 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1746495432807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\"" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746495432839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|lpm_mult:Mult2 " "Instantiated megafunction \"vga_pic:vga_pic\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432839 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1746495432839 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult2\|multcore:mult_core vga_pic:vga_pic\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432870 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder vga_pic:vga_pic\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432892 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_pic:vga_pic\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495432960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495432960 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult2\|altshift:external_latency_ffs vga_pic:vga_pic\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\"" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746495432989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|lpm_mult:Mult1 " "Instantiated megafunction \"vga_pic:vga_pic\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432989 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1746495432989 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult1\|multcore:mult_core vga_pic:vga_pic\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432991 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder vga_pic:vga_pic\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432993 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_pic:vga_pic\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495432996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495433039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495433039 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult1\|altshift:external_latency_ffs vga_pic:vga_pic\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495433042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\"" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746495433047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_pic:vga_pic\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495433047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495433047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495433047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495433047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495433047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495433047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495433047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495433047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495433047 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1746495433047 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult0\|multcore:mult_core vga_pic:vga_pic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495433049 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga_pic:vga_pic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495433051 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_pic:vga_pic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495433053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746495433095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746495433095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult0\|altshift:external_latency_ffs vga_pic:vga_pic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746495433097 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1746495433275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[16\] " "Latch vga_pic:vga_pic\|color_data_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433291 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[17\] " "Latch vga_pic:vga_pic\|color_data_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433291 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[18\] " "Latch vga_pic:vga_pic\|color_data_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433291 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[19\] " "Latch vga_pic:vga_pic\|color_data_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433291 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[20\] " "Latch vga_pic:vga_pic\|color_data_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433291 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[21\] " "Latch vga_pic:vga_pic\|color_data_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433291 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[22\] " "Latch vga_pic:vga_pic\|color_data_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433291 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[23\] " "Latch vga_pic:vga_pic\|color_data_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433291 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[8\] " "Latch vga_pic:vga_pic\|color_data_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433291 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[9\] " "Latch vga_pic:vga_pic\|color_data_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433292 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[10\] " "Latch vga_pic:vga_pic\|color_data_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433292 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[11\] " "Latch vga_pic:vga_pic\|color_data_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433292 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[12\] " "Latch vga_pic:vga_pic\|color_data_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433292 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[13\] " "Latch vga_pic:vga_pic\|color_data_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433292 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[14\] " "Latch vga_pic:vga_pic\|color_data_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433292 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[15\] " "Latch vga_pic:vga_pic\|color_data_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433292 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[0\] " "Latch vga_pic:vga_pic\|color_data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433292 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[1\] " "Latch vga_pic:vga_pic\|color_data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433292 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[2\] " "Latch vga_pic:vga_pic\|color_data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433292 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[3\] " "Latch vga_pic:vga_pic\|color_data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433292 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[4\] " "Latch vga_pic:vga_pic\|color_data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433292 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[5\] " "Latch vga_pic:vga_pic\|color_data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433292 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[6\] " "Latch vga_pic:vga_pic\|color_data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433292 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[7\] " "Latch vga_pic:vga_pic\|color_data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1746495433292 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1746495433292 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_HS VCC " "Pin \"LCD_HS\" is stuck at VCC" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1746495433401 "|FPGA|LCD_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_VS VCC " "Pin \"LCD_VS\" is stuck at VCC" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1746495433401 "|FPGA|LCD_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RST VCC " "Pin \"LCD_RST\" is stuck at VCC" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1746495433401 "|FPGA|LCD_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BL VCC " "Pin \"LCD_BL\" is stuck at VCC" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1746495433401 "|FPGA|LCD_BL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1746495433401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1746495433487 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1746495433685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/XUNIFANGZHEN/FPGA/prj/output_files/FPGA.map.smsg " "Generated suppressed messages file D:/XUNIFANGZHEN/FPGA/prj/output_files/FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1746495433751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1746495433861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746495433861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "833 " "Implemented 833 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1746495433942 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1746495433942 ""} { "Info" "ICUT_CUT_TM_LCELLS" "680 " "Implemented 680 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1746495433942 ""} { "Info" "ICUT_CUT_TM_RAMS" "116 " "Implemented 116 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1746495433942 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1746495433942 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1746495433942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1746495433972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 09:37:13 2025 " "Processing ended: Tue May 06 09:37:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1746495433972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1746495433972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1746495433972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1746495433972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1746495435204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746495435206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 09:37:14 2025 " "Processing started: Tue May 06 09:37:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1746495435206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1746495435206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA -c FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1746495435207 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1746495435277 ""}
{ "Info" "0" "" "Project  = FPGA" {  } {  } 0 0 "Project  = FPGA" 0 0 "Fitter" 0 0 1746495435278 ""}
{ "Info" "0" "" "Revision = FPGA" {  } {  } 0 0 "Revision = FPGA" 0 0 "Fitter" 0 0 1746495435278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1746495435356 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA EP4CE40U19A7 " "Selected device EP4CE40U19A7 for design \"FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1746495435379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1746495435405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1746495435406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1746495435406 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll1:altpll1_inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll1:altpll1_inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:altpll1_inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] 253 380 0 0 " "Implementing clock multiplication of 253, clock division of 380, and phase shift of 0 degrees (0 ps) for altpll1:altpll1_inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll1_altpll.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altpll1_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/XUNIFANGZHEN/FPGA/prj/" { { 0 { 0 ""} 0 646 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1746495435444 ""}  } { { "db/altpll1_altpll.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altpll1_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/XUNIFANGZHEN/FPGA/prj/" { { 0 { 0 ""} 0 646 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1746495435444 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1746495435476 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40U19I7 " "Device EP4CE40U19I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1746495435620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30U19A7 " "Device EP4CE30U19A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1746495435620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55U19I7 " "Device EP4CE55U19I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1746495435620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75U19I7 " "Device EP4CE75U19I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1746495435620 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1746495435620 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/XUNIFANGZHEN/FPGA/prj/" { { 0 { 0 ""} 0 3543 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1746495435622 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/XUNIFANGZHEN/FPGA/prj/" { { 0 { 0 ""} 0 3545 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1746495435622 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/XUNIFANGZHEN/FPGA/prj/" { { 0 { 0 ""} 0 3547 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1746495435622 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/XUNIFANGZHEN/FPGA/prj/" { { 0 { 0 ""} 0 3549 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1746495435622 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/XUNIFANGZHEN/FPGA/prj/" { { 0 { 0 ""} 0 3551 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1746495435622 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1746495435622 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1746495435624 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1746495435626 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1746495436264 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA.sdc " "Synopsys Design Constraints File file not found: 'FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1746495436265 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1746495436266 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1746495436269 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_pic\|color_data_out\[23\]~2  from: datab  to: combout " "Cell: vga_pic\|color_data_out\[23\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1746495436272 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1746495436272 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1746495436275 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1746495436275 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1746495436276 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:altpll1_inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node altpll1:altpll1_inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1746495436295 ""}  } { { "db/altpll1_altpll.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altpll1_altpll.v" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:altpll1_inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/XUNIFANGZHEN/FPGA/prj/" { { 0 { 0 ""} 0 646 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1746495436295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pic:vga_pic\|color_data_out\[23\]~2  " "Automatically promoted node vga_pic:vga_pic\|color_data_out\[23\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1746495436295 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 106 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_pic:vga_pic|color_data_out[23]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/XUNIFANGZHEN/FPGA/prj/" { { 0 { 0 ""} 0 789 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1746495436295 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1746495436527 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1746495436528 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1746495436528 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1746495436529 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1746495436530 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1746495436531 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1746495436532 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1746495436532 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1746495436555 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1746495436557 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1746495436557 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll1:altpll1_inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 clk\[0\] LCD_PCLK~output " "PLL \"altpll1:altpll1_inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"LCD_PCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll1_altpll.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altpll1_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altpll1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/altpll1.v" 99 0 0 } } { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 29 0 0 } } { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 7 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1746495436569 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746495436594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1746495437176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746495437294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1746495437302 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1746495439449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746495439449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1746495439689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/XUNIFANGZHEN/FPGA/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1746495440590 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1746495440590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746495446030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1746495446031 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1746495446031 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1746495446050 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1746495446086 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1746495446245 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1746495446279 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1746495446409 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746495446882 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/XUNIFANGZHEN/FPGA/prj/output_files/FPGA.fit.smsg " "Generated suppressed messages file D:/XUNIFANGZHEN/FPGA/prj/output_files/FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1746495447380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5914 " "Peak virtual memory: 5914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1746495447828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 09:37:27 2025 " "Processing ended: Tue May 06 09:37:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1746495447828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1746495447828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1746495447828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1746495447828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1746495448876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746495448877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 09:37:28 2025 " "Processing started: Tue May 06 09:37:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1746495448877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1746495448877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA -c FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1746495448877 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1746495449844 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1746495449868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1746495450179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 09:37:30 2025 " "Processing ended: Tue May 06 09:37:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1746495450179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1746495450179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1746495450179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1746495450179 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1746495450749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1746495451378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 09:37:31 2025 " "Processing started: Tue May 06 09:37:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1746495451379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1746495451379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA -c FPGA " "Command: quartus_sta FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1746495451380 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1746495451454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1746495451573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1746495451573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1746495451606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1746495451606 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1746495451745 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA.sdc " "Synopsys Design Constraints File file not found: 'FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1746495451796 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1746495451797 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll1_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 380 -multiply_by 253 -duty_cycle 50.00 -name \{altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{altpll1_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 380 -multiply_by 253 -duty_cycle 50.00 -name \{altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451799 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451799 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1746495451799 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyin\[0\] keyin\[0\] " "create_clock -period 1.000 -name keyin\[0\] keyin\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451800 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451800 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_pic\|color_data_out\[23\]~2  from: datad  to: combout " "Cell: vga_pic\|color_data_out\[23\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451908 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1746495451908 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1746495451911 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451911 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1746495451914 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Quartus II" 0 0 1746495451932 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1746495451959 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1746495451959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.103 " "Worst-case setup slack is -4.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.103            -125.799 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.103            -125.799 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.901             -61.775 keyin\[0\]  " "   -2.901             -61.775 keyin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1746495451963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.061 " "Worst-case hold slack is -4.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.061             -94.291 keyin\[0\]  " "   -4.061             -94.291 keyin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.378               0.000 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1746495451971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.306 " "Worst-case recovery slack is -0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306              -0.499 keyin\[0\]  " "   -0.306              -0.499 keyin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1746495451973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.443 " "Worst-case removal slack is -2.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.443             -54.715 keyin\[0\]  " "   -2.443             -54.715 keyin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1746495451975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 keyin\[0\]  " "   -3.000              -3.000 keyin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.856               0.000 clk  " "    9.856               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.745               0.000 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.745               0.000 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495451977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1746495451977 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1746495452109 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1746495452123 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1746495452317 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_pic\|color_data_out\[23\]~2  from: datad  to: combout " "Cell: vga_pic\|color_data_out\[23\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452369 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1746495452369 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1746495452383 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1746495452383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.365 " "Worst-case setup slack is -3.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.365            -101.387 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.365            -101.387 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.014             -65.712 keyin\[0\]  " "   -3.014             -65.712 keyin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1746495452386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.154 " "Worst-case hold slack is -3.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.154             -72.902 keyin\[0\]  " "   -3.154             -72.902 keyin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.341               0.000 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1746495452394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.858 " "Worst-case recovery slack is -0.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.858             -12.095 keyin\[0\]  " "   -0.858             -12.095 keyin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1746495452397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.768 " "Worst-case removal slack is -1.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.768             -39.465 keyin\[0\]  " "   -1.768             -39.465 keyin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1746495452400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 keyin\[0\]  " "   -3.000              -3.000 keyin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.886               0.000 clk  " "    9.886               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.696               0.000 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.696               0.000 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1746495452404 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1746495452541 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_pic\|color_data_out\[23\]~2  from: datad  to: combout " "Cell: vga_pic\|color_data_out\[23\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452647 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1746495452647 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452647 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1746495452652 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1746495452652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.242 " "Worst-case setup slack is -2.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.242             -69.586 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.242             -69.586 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.148             -24.768 keyin\[0\]  " "   -1.148             -24.768 keyin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1746495452655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.456 " "Worst-case hold slack is -2.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.456             -57.640 keyin\[0\]  " "   -2.456             -57.640 keyin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.149               0.000 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1746495452663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.151 " "Worst-case recovery slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 keyin\[0\]  " "    0.151               0.000 keyin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1746495452668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.697 " "Worst-case removal slack is -1.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.697             -39.293 keyin\[0\]  " "   -1.697             -39.293 keyin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1746495452672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.781 keyin\[0\]  " "   -3.000              -5.781 keyin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.616               0.000 clk  " "    9.616               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.763               0.000 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.763               0.000 altpll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1746495452677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1746495452677 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1746495453068 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1746495453069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1746495453151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 09:37:33 2025 " "Processing ended: Tue May 06 09:37:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1746495453151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1746495453151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1746495453151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1746495453151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1746495454339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746495454340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 09:37:34 2025 " "Processing started: Tue May 06 09:37:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1746495454340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1746495454340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA -c FPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1746495454340 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_7_1200mv_125c_slow.vo D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/ simulation " "Generated file FPGA_7_1200mv_125c_slow.vo in folder \"D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1746495454707 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_7_1200mv_-40c_slow.vo D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/ simulation " "Generated file FPGA_7_1200mv_-40c_slow.vo in folder \"D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1746495454786 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_min_1200mv_-40c_fast.vo D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/ simulation " "Generated file FPGA_min_1200mv_-40c_fast.vo in folder \"D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1746495454864 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA.vo D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/ simulation " "Generated file FPGA.vo in folder \"D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1746495454943 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_7_1200mv_125c_v_slow.sdo D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/ simulation " "Generated file FPGA_7_1200mv_125c_v_slow.sdo in folder \"D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1746495455003 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_7_1200mv_-40c_v_slow.sdo D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/ simulation " "Generated file FPGA_7_1200mv_-40c_v_slow.sdo in folder \"D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1746495455064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_min_1200mv_-40c_v_fast.sdo D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/ simulation " "Generated file FPGA_min_1200mv_-40c_v_fast.sdo in folder \"D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1746495455125 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_v.sdo D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/ simulation " "Generated file FPGA_v.sdo in folder \"D:/XUNIFANGZHEN/FPGA/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1746495455187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1746495455239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 09:37:35 2025 " "Processing ended: Tue May 06 09:37:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1746495455239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1746495455239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1746495455239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1746495455239 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus II Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1746495455815 ""}
