<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Dec  5 14:31:21 2024" VIVADOVERSION="2024.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35ti" NAME="main" PACKAGE="csg324" SPEEDGRADE="-1L"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="RX_UART_IN" SIGIS="undef" SIGNAME="External_Ports_RX_UART_IN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RX_UART_0" PORT="rxSerialInput"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_Reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GPU_0" PORT="Reset"/>
        <CONNECTION INSTANCE="Pipelining_Controller_0" PORT="reset"/>
        <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="reset"/>
        <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="reset"/>
        <CONNECTION INSTANCE="ProgramCounter_0" PORT="reset"/>
        <CONNECTION INSTANCE="VGA_CPU_Bridge_0" PORT="Reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TX_UART_OUT" SIGIS="undef" SIGNAME="TX_UART_0_txOutput">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TX_UART_0" PORT="txOutput"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Controller_0_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_Controller_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn00" SIGIS="undef" SIGNAME="External_Ports_btn00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn01" SIGIS="undef" SIGNAME="External_Ports_btn01">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn01"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn02" SIGIS="undef" SIGNAME="External_Ports_btn02">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn02"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn03" SIGIS="undef" SIGNAME="External_Ports_btn03">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn03"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn04" SIGIS="undef" SIGNAME="External_Ports_btn04">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn04"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn05" SIGIS="undef" SIGNAME="External_Ports_btn05">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn05"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn06" SIGIS="undef" SIGNAME="External_Ports_btn06">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn06"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn07" SIGIS="undef" SIGNAME="External_Ports_btn07">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn07"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk100mhzIn" SIGIS="clk" SIGNAME="External_Ports_clk100mhzIn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clockcontroller_0" PORT="clk100mhzIn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="fault_reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_fault_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clockcontroller_0" PORT="faultReset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="g" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Controller_0_g">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_Controller_0" PORT="g"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="h_sync" SIGIS="undef" SIGNAME="VGA_Controller_0_h_sync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_Controller_0" PORT="h_sync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ioe" SIGIS="undef" SIGNAME="VGA_Controller_0_ioe">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_Controller_0" PORT="ioe"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led00" SIGIS="undef" SIGNAME="mmio_0_led00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led01" SIGIS="undef" SIGNAME="mmio_0_led01">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led01"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led02" SIGIS="undef" SIGNAME="mmio_0_led02">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led02"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led03" SIGIS="undef" SIGNAME="mmio_0_led03">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led03"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="r" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Controller_0_r">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_Controller_0" PORT="r"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="rgb0" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="rgb0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="rgb1" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="rgb1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="rgb2" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="rgb2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="rgb3" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="rgb3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="v_sync" SIGIS="undef" SIGNAME="VGA_Controller_0_v_sync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_Controller_0" PORT="v_sync"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ALU_0" HWVERSION="1.0" INSTANCE="ALU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU" VLNV="xilinx.com:module_ref:ALU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_ALU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="ALU_OPP" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_immediateOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="immediateOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ALU_OUT" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_ALU_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_WriteSelector_0" PORT="aluOut"/>
            <CONNECTION INSTANCE="Debugger_0" PORT="aluOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BIGGER_ZERO_FLAG" SIGIS="undef" SIGNAME="ALU_0_BIGGER_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_0" PORT="BIGGER_ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CARRY_FLAG" SIGIS="undef" SIGNAME="ALU_0_CARRY_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_0" PORT="CARRY_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="D1" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand1Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="D2" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand2Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand2Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="NOT_ZERO_FLAG" SIGIS="undef" SIGNAME="ALU_0_NOT_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_0" PORT="NOT_ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OVERFLOW_FLAG" SIGIS="undef" SIGNAME="ALU_0_OVERFLOW_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_0" PORT="OVERFLOW_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RHO_FLAG" SIGIS="undef" SIGNAME="ALU_0_RHO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_0" PORT="RHO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RHO_PIN" SIGIS="undef" SIGNAME="mmio_0_rho">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="rho"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SMALLER_ZERO_FLAG" SIGIS="undef" SIGNAME="ALU_0_SMALLER_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_0" PORT="SMALLER_ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ZERO_FLAG" SIGIS="undef" SIGNAME="ALU_0_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_0" PORT="ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ALU_FLAG_PACKER_0" HWVERSION="1.0" INSTANCE="ALU_FLAG_PACKER_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU_FLAG_PACKER" VLNV="xilinx.com:module_ref:ALU_FLAG_PACKER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_ALU_FLAG_PACKER_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="ALU_FLAGS" RIGHT="0" SIGIS="undef" SIGNAME="ALU_FLAG_PACKER_0_ALU_FLAGS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_WriteSelector_0" PORT="aluFlags"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BIGGER_ZERO_FLAG" SIGIS="undef" SIGNAME="ALU_0_BIGGER_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="BIGGER_ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CARRY_FLAG" SIGIS="undef" SIGNAME="ALU_0_CARRY_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="CARRY_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NOT_ZERO_FLAG" SIGIS="undef" SIGNAME="ALU_0_NOT_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="NOT_ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="OVERFLOW_FLAG" SIGIS="undef" SIGNAME="ALU_0_OVERFLOW_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="OVERFLOW_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RHO_FLAG" SIGIS="undef" SIGNAME="ALU_0_RHO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="RHO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SMALLER_ZERO_FLAG" SIGIS="undef" SIGNAME="ALU_0_SMALLER_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="SMALLER_ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ZERO_FLAG" SIGIS="undef" SIGNAME="ALU_0_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ALU_FLAG_PACKER_1" HWVERSION="1.0" INSTANCE="ALU_FLAG_PACKER_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU_FLAG_PACKER" VLNV="xilinx.com:module_ref:ALU_FLAG_PACKER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_ALU_FLAG_PACKER_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="ALU_FLAGS" RIGHT="0" SIGIS="undef" SIGNAME="ALU_FLAG_PACKER_1_ALU_FLAGS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_WriteSelector_0" PORT="fpuFlags"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BIGGER_ZERO_FLAG" SIGIS="undef" SIGNAME="FPU_0_BIGGER_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FPU_0" PORT="BIGGER_ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CARRY_FLAG" SIGIS="undef" SIGNAME="FPU_0_CARRY_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FPU_0" PORT="CARRY_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NOT_ZERO_FLAG" SIGIS="undef" SIGNAME="FPU_0_NOT_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FPU_0" PORT="NOT_ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="OVERFLOW_FLAG" SIGIS="undef" SIGNAME="FPU_0_OVERFLOW_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FPU_0" PORT="OVERFLOW_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RHO_FLAG" SIGIS="undef" SIGNAME="FPU_0_RHO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FPU_0" PORT="RHO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SMALLER_ZERO_FLAG" SIGIS="undef" SIGNAME="FPU_0_SMALLER_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FPU_0" PORT="SMALLER_ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ZERO_FLAG" SIGIS="undef" SIGNAME="FPU_0_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FPU_0" PORT="ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CU_Decoder_0" HWVERSION="1.0" INSTANCE="CU_Decoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CU_Decoder" VLNV="xilinx.com:module_ref:CU_Decoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_CU_Decoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="flagSelect" RIGHT="0" SIGIS="undef" SIGNAME="CU_Decoder_0_flagSelect">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="flagSel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="instructionToDecode" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Controller_0_instructionOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Controller_0" PORT="instructionOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="isALUOp" SIGIS="undef" SIGNAME="CU_Decoder_0_isALUOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="isALUOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="isGPUOp" SIGIS="undef" SIGNAME="CU_Decoder_0_isGPUOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="isGPUOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="isRAMOp" SIGIS="undef" SIGNAME="CU_Decoder_0_isRAMOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="isRAMOp"/>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="rfIsRAMOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jmp" SIGIS="undef" SIGNAME="CU_Decoder_0_jmp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Controller_0" PORT="rfJmp"/>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jmpConditional" SIGIS="undef" SIGNAME="CU_Decoder_0_jmpConditional">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmpConditional"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jmpDestinationSource" SIGIS="undef" SIGNAME="CU_Decoder_0_jmpDestinationSource">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmpDestinationSelect"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jmpRelative" SIGIS="undef" SIGNAME="CU_Decoder_0_jmpRelative">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmpRelative"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ramAddressSrc" SIGIS="undef" SIGNAME="CU_Decoder_0_ramAddressSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="ramSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ramRead" SIGIS="undef" SIGNAME="CU_Decoder_0_ramRead">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="ramRead"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ramWrite" SIGIS="undef" SIGNAME="CU_Decoder_0_ramWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="ramWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg1Read" SIGIS="undef" SIGNAME="CU_Decoder_0_reg1Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="reg1Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg2Read" SIGIS="undef" SIGNAME="CU_Decoder_0_reg2Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="reg2Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rfWHB" SIGIS="undef" SIGNAME="CU_Decoder_0_rfWHB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="whb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rfWLB" SIGIS="undef" SIGNAME="CU_Decoder_0_rfWLB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="wlb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rfWrite" SIGIS="undef" SIGNAME="CU_Decoder_0_rfWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="rfWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="writeDataSelect" RIGHT="0" SIGIS="undef" SIGNAME="CU_Decoder_0_writeDataSelect">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="writeDataSel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CU_ImmediateManipula_0" HWVERSION="1.0" INSTANCE="CU_ImmediateManipula_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CU_ImmediateManipulator" VLNV="xilinx.com:module_ref:CU_ImmediateManipulator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_CU_ImmediateManipula_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="immediate" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_immediateOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="immediateOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="manipulatedImmediate" RIGHT="0" SIGIS="undef" SIGNAME="CU_ImmediateManipula_0_manipulatedImmediate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_WriteSelector_0" PORT="manipulatedImmediate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="reg1" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand1Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rfWHB" SIGIS="undef" SIGNAME="Pipelining_Execution_0_whbOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="whbOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rfWLB" SIGIS="undef" SIGNAME="Pipelining_Execution_0_wlbOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="wlbOut"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CU_JumpController_0" HWVERSION="1.0" INSTANCE="CU_JumpController_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CU_JumpController" VLNV="xilinx.com:module_ref:CU_JumpController:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_CU_JumpController_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="flags" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand2Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand2Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpuDone" SIGIS="undef"/>
        <PORT DIR="I" NAME="jmp" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmpOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="jmpAddress" RIGHT="0" SIGIS="undef" SIGNAME="CU_JumpDestinationSe_0_jmpAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_JumpDestinationSe_0" PORT="jmpAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="jmpCondition" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpConditionOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmpConditionOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jmpConditional" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpConditionalOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmpConditionalOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jmpRelative" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpRelativeOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmpRelativeOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pcCurrent" RIGHT="0" SIGIS="undef" SIGNAME="ProgramCounter_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ProgramCounter_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pcLoad" SIGIS="undef" SIGNAME="CU_JumpController_0_pcLoad">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Controller_0" PORT="pcLoad"/>
            <CONNECTION INSTANCE="ProgramCounter_0" PORT="jmp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="pcNext" RIGHT="0" SIGIS="undef" SIGNAME="CU_JumpController_0_pcNext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="pcDin"/>
            <CONNECTION INSTANCE="ProgramCounter_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rhoPin" SIGIS="undef" SIGNAME="mmio_0_rho">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="rho"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CU_JumpDestinationSe_0" HWVERSION="1.0" INSTANCE="CU_JumpDestinationSe_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CU_JumpDestinationSelector" VLNV="xilinx.com:module_ref:CU_JumpDestinationSelector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_CU_JumpDestinationSe_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="immediate" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_immediateOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="immediateOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="jmpAddress" RIGHT="0" SIGIS="undef" SIGNAME="CU_JumpDestinationSe_0_jmpAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_JumpController_0" PORT="jmpAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jmpDestinationSelect" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpDestinationSelectOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmpDestinationSelectOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="register1" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand1Out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CU_RAMAddressControl_0" HWVERSION="1.0" INSTANCE="CU_RAMAddressControl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CU_RAMAddressController" VLNV="xilinx.com:module_ref:CU_RAMAddressController:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_CU_RAMAddressControl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="immediate" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_immediateOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="immediateOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ramAddress" RIGHT="0" SIGIS="undef" SIGNAME="CU_RAMAddressControl_0_ramAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="gramAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ramAddressSrc" SIGIS="undef" SIGNAME="Pipelining_Execution_0_ramSrcOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="ramSrcOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="reg2" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand2Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand2Out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CU_WriteSelector_0" HWVERSION="1.0" INSTANCE="CU_WriteSelector_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CU_WriteSelector" VLNV="xilinx.com:module_ref:CU_WriteSelector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_CU_WriteSelector_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="aluFlags" RIGHT="0" SIGIS="undef" SIGNAME="ALU_FLAG_PACKER_0_ALU_FLAGS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_0" PORT="ALU_FLAGS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="aluOut" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_ALU_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="ALU_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="flagSel" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_flagSelOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="flagSelOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="flags" RIGHT="0" SIGIS="undef" SIGNAME="CU_WriteSelector_0_flags">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="aluFlags"/>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="executionFlags"/>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="flags"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fpuFlags" RIGHT="0" SIGIS="undef" SIGNAME="ALU_FLAG_PACKER_1_ALU_FLAGS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_1" PORT="ALU_FLAGS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fpuOut" RIGHT="0" SIGIS="undef" SIGNAME="FPU_0_FPU_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FPU_0" PORT="FPU_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="manipulatedImmediate" RIGHT="0" SIGIS="undef" SIGNAME="CU_ImmediateManipula_0_manipulatedImmediate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_ImmediateManipula_0" PORT="manipulatedImmediate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ramOut" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_gramDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="gramDout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="reg1" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand1Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="writeData" RIGHT="0" SIGIS="undef" SIGNAME="CU_WriteSelector_0_writeData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="executionWriteData"/>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="writeData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="writeSel" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_writeDataSelOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="writeDataSelOut"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Debugger_0" HWVERSION="1.0" INSTANCE="Debugger_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Debugger" VLNV="xilinx.com:module_ref:Debugger:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_Debugger_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="aluDin1" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand1Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="aluDin2" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand2Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand2Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="aluFlags" RIGHT="0" SIGIS="undef" SIGNAME="CU_WriteSelector_0_flags">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_WriteSelector_0" PORT="flags"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="aluOp" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_immediateOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="immediateOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="aluOut" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_ALU_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="ALU_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ccDebugMockClk" SIGIS="undef" SIGNAME="Debugger_0_ccDebugMockClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="debugMockClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ccDebugReset" SIGIS="undef" SIGNAME="Debugger_0_ccDebugReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="debugReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clockcontroller_0_debugClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="debugClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="debugEnable" SIGIS="undef" SIGNAME="Debugger_0_debugEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="debugEnable"/>
            <CONNECTION INSTANCE="mmu_0" PORT="debugEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="mmuDebugAddr" RIGHT="0" SIGIS="undef" SIGNAME="Debugger_0_mmuDebugAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="debugAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mmuDebugBank" RIGHT="0" SIGIS="undef" SIGNAME="Debugger_0_mmuDebugBank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="debugBank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmuDebugClk" SIGIS="undef" SIGNAME="Debugger_0_mmuDebugClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="debugClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="mmuDebugDin" RIGHT="0" SIGIS="undef" SIGNAME="Debugger_0_mmuDebugDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="debugDin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="mmuDebugDout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_debugDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="debugDout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmuDebugOverrideEn" SIGIS="undef" SIGNAME="Debugger_0_mmuDebugOverrideEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="debugMmuOverrideEnable"/>
            <CONNECTION INSTANCE="mmu_0" PORT="debugOverrideEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmuDebugWe" SIGIS="undef" SIGNAME="Debugger_0_mmuDebugWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="debugWe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pcDin" RIGHT="0" SIGIS="undef" SIGNAME="CU_JumpController_0_pcNext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_JumpController_0" PORT="pcNext"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pcDout" RIGHT="0" SIGIS="undef" SIGNAME="ProgramCounter_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ProgramCounter_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pipelineCurrentInstruction" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Controller_0_instructionOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Controller_0" PORT="instructionOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="pipelineInstructionForwardingConfig" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pipelineJmp" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmpOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="pipelineJmpCondition" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpConditionOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmpConditionOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pipelineJmpConditional" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpConditionalOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmpConditionalOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pipelineJmpDestinationSelect" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpDestinationSelectOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmpDestinationSelectOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pipelineJmpRelative" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpRelativeOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmpRelativeOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pipelineOperand1" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand1Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pipelineOperand2" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand2Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand2Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="pipelineRamBankid" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_ramBankIDOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="ramBankIDOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pipelineRamRead" SIGIS="undef" SIGNAME="Pipelining_Execution_0_ramReadOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="ramReadOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pipelineRamSrc" SIGIS="undef" SIGNAME="Pipelining_Execution_0_ramSrcOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="ramSrcOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pipelineRamWrite" SIGIS="undef" SIGNAME="Pipelining_Execution_0_ramWriteOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="ramWriteOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pipelineStalled" SIGIS="undef" SIGNAME="Pipelining_Controller_0_stalled">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Controller_0" PORT="stalled"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="pipelineWriteDataSel" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_writeDataSelOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="writeDataSelOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="regfileAddrReg1" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_0_register1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="register1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="regfileAddrReg2" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_0_register2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="register2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="regfileAddrWriteReg" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_WriteBack_0_writeAddressOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="writeAddressOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="regfileBankid" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Forwarder_0_forwardedBankID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="forwardedBankID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regfileOverwriteFlag" SIGIS="undef" SIGNAME="Pipelining_WriteBack_0_isALUOpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="isALUOpOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="regfileReg1Data" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_Reg1Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="Reg1Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="regfileReg2Data" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_Reg2Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="Reg2Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="regfileWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_WriteBack_0_writeDataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="writeDataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regfileWriteEnable" SIGIS="undef" SIGNAME="Pipelining_WriteBack_0_rfWEOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="rfWEOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rxData" RIGHT="0" SIGIS="undef" SIGNAME="RX_UART_0_dataOutput">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RX_UART_0" PORT="dataOutput"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rxDataValid" SIGIS="undef" SIGNAME="RX_UART_0_dataValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RX_UART_0" PORT="dataValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="txData" RIGHT="0" SIGIS="undef" SIGNAME="Debugger_0_txData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TX_UART_0" PORT="dataIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="txDataSended" SIGIS="undef" SIGNAME="TX_UART_0_sendValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TX_UART_0" PORT="sendValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="txDataValid" SIGIS="undef" SIGNAME="Debugger_0_txDataValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TX_UART_0" PORT="dataValid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Decoder_0" HWVERSION="1.0" INSTANCE="Decoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Decoder" VLNV="xilinx.com:module_ref:Decoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_Decoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="immediate" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_0_immediate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="immediate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="instructionToDecode" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Controller_0_instructionOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Controller_0" PORT="instructionOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="jmpCondition" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_0_jmpCondition">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmpCondition"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="register1" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_0_register1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="regfileAddrReg1"/>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="reg1Addr"/>
            <CONNECTION INSTANCE="RegFile_0" PORT="AddrReg1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="register2" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_0_register2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="regfileAddrReg2"/>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="reg2Addr"/>
            <CONNECTION INSTANCE="RegFile_0" PORT="AddrReg2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="writeBackRegister" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_0_writeBackRegister">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="writeAddress"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/FPU_0" HWVERSION="1.0" INSTANCE="FPU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FPU" VLNV="xilinx.com:module_ref:FPU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_FPU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="BIGGER_ZERO_FLAG" SIGIS="undef" SIGNAME="FPU_0_BIGGER_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_1" PORT="BIGGER_ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CARRY_FLAG" SIGIS="undef" SIGNAME="FPU_0_CARRY_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_1" PORT="CARRY_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="D1" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand1Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="D2" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand2Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand2Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="FPU_OPP" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_immediateOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="immediateOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPU_OUT" RIGHT="0" SIGIS="undef" SIGNAME="FPU_0_FPU_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_WriteSelector_0" PORT="fpuOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="NOT_ZERO_FLAG" SIGIS="undef" SIGNAME="FPU_0_NOT_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_1" PORT="NOT_ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OVERFLOW_FLAG" SIGIS="undef" SIGNAME="FPU_0_OVERFLOW_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_1" PORT="OVERFLOW_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RHO_FLAG" SIGIS="undef" SIGNAME="FPU_0_RHO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_1" PORT="RHO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RHO_PIN" SIGIS="undef" SIGNAME="mmio_0_rho">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="rho"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SMALLER_ZERO_FLAG" SIGIS="undef" SIGNAME="FPU_0_SMALLER_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_1" PORT="SMALLER_ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ZERO_FLAG" SIGIS="undef" SIGNAME="FPU_0_ZERO_FLAG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_FLAG_PACKER_1" PORT="ZERO_FLAG"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/GPU_0" HWVERSION="1.0" INSTANCE="GPU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="GPU" VLNV="xilinx.com:module_ref:GPU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_GPU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Bridge_Arg1" RIGHT="0" SIGIS="undef" SIGNAME="VGA_CPU_Bridge_0_Arg1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_CPU_Bridge_0" PORT="Arg1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="Bridge_Arg2" RIGHT="0" SIGIS="undef" SIGNAME="VGA_CPU_Bridge_0_Arg2_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_CPU_Bridge_0" PORT="Arg2_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Bridge_Command" RIGHT="0" SIGIS="undef" SIGNAME="VGA_CPU_Bridge_0_GPU_Command_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_CPU_Bridge_0" PORT="GPU_Command_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Bridge_IsGPU_OP" SIGIS="undef" SIGNAME="VGA_CPU_Bridge_0_IsGPU_OP_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_CPU_Bridge_0" PORT="IsGPU_OP_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="InstrLoad_CLK" SIGIS="clk" SIGNAME="clockcontroller_0_loadClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="loadClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_Reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VGAFramBufferSelect" SIGIS="undef" SIGNAME="GPU_0_VGAFramBufferSelect">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Controller_0" PORT="VGAFramBufferSelect"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="VRAM_Addr" RIGHT="0" SIGIS="undef" SIGNAME="GPU_0_VRAM_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="gpuAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="VRAM_CLK" SIGIS="clk" SIGNAME="GPU_0_VRAM_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="gpuClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="VRAM_Dout" RIGHT="0" SIGIS="undef" SIGNAME="GPU_0_VRAM_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="gpuDin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="VRAM_WE" RIGHT="0" SIGIS="undef" SIGNAME="GPU_0_VRAM_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="gpuWe"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Pipelining_Controller_0" HWVERSION="1.0" INSTANCE="Pipelining_Controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Pipelining_Controller" VLNV="xilinx.com:module_ref:Pipelining_Controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_Pipelining_Controller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="execJmp" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="jmpOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="instructionIn" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_iramDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="iramDout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="instructionOut" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Controller_0_instructionOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="instructionToDecode"/>
            <CONNECTION INSTANCE="Debugger_0" PORT="pipelineCurrentInstruction"/>
            <CONNECTION INSTANCE="Decoder_0" PORT="instructionToDecode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="loadClk" SIGIS="undef" SIGNAME="clockcontroller_0_loadClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="loadClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pcLoad" SIGIS="undef" SIGNAME="CU_JumpController_0_pcLoad">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_JumpController_0" PORT="pcLoad"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_Reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rfJmp" SIGIS="undef" SIGNAME="CU_Decoder_0_jmp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="jmp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="stalled" SIGIS="undef" SIGNAME="Pipelining_Controller_0_stalled">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="pipelineStalled"/>
            <CONNECTION INSTANCE="ProgramCounter_0" PORT="stalled"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Pipelining_Execution_0" HWVERSION="1.0" INSTANCE="Pipelining_Execution_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Pipelining_ExecutionStage" VLNV="xilinx.com:module_ref:Pipelining_ExecutionStage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_Pipelining_Execution_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="flagSel" RIGHT="0" SIGIS="undef" SIGNAME="CU_Decoder_0_flagSelect">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="flagSelect"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="flagSelOut" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_flagSelOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_WriteSelector_0" PORT="flagSel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="immediate" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_0_immediate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="immediate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="immediateOut" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_immediateOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="ALU_OPP"/>
            <CONNECTION INSTANCE="CU_ImmediateManipula_0" PORT="immediate"/>
            <CONNECTION INSTANCE="CU_JumpDestinationSe_0" PORT="immediate"/>
            <CONNECTION INSTANCE="CU_RAMAddressControl_0" PORT="immediate"/>
            <CONNECTION INSTANCE="Debugger_0" PORT="aluOp"/>
            <CONNECTION INSTANCE="FPU_0" PORT="FPU_OPP"/>
            <CONNECTION INSTANCE="VGA_CPU_Bridge_0" PORT="Immediate_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="isALUOp" SIGIS="undef" SIGNAME="CU_Decoder_0_isALUOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="isALUOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="isALUOpOut" SIGIS="undef" SIGNAME="Pipelining_Execution_0_isALUOpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="execIsALUOp"/>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="isALUOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="isGPUOp" SIGIS="undef" SIGNAME="CU_Decoder_0_isGPUOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="isGPUOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="isGPUOpOut" SIGIS="undef" SIGNAME="Pipelining_Execution_0_isGPUOpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_CPU_Bridge_0" PORT="IsGPU_OP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="isRAMOp" SIGIS="undef" SIGNAME="CU_Decoder_0_isRAMOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="isRAMOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="isRAMOpOut" SIGIS="undef"/>
        <PORT DIR="I" NAME="jmp" SIGIS="undef" SIGNAME="CU_Decoder_0_jmp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="jmp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="jmpCondition" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_0_jmpCondition">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="jmpCondition"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="jmpConditionOut" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpConditionOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_JumpController_0" PORT="jmpCondition"/>
            <CONNECTION INSTANCE="Debugger_0" PORT="pipelineJmpCondition"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jmpConditional" SIGIS="undef" SIGNAME="CU_Decoder_0_jmpConditional">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="jmpConditional"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jmpConditionalOut" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpConditionalOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_JumpController_0" PORT="jmpConditional"/>
            <CONNECTION INSTANCE="Debugger_0" PORT="pipelineJmpConditional"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jmpDestinationSelect" SIGIS="undef" SIGNAME="CU_Decoder_0_jmpDestinationSource">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="jmpDestinationSource"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jmpDestinationSelectOut" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpDestinationSelectOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_JumpDestinationSe_0" PORT="jmpDestinationSelect"/>
            <CONNECTION INSTANCE="Debugger_0" PORT="pipelineJmpDestinationSelect"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jmpOut" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_JumpController_0" PORT="jmp"/>
            <CONNECTION INSTANCE="Debugger_0" PORT="pipelineJmp"/>
            <CONNECTION INSTANCE="Pipelining_Controller_0" PORT="execJmp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jmpRelative" SIGIS="undef" SIGNAME="CU_Decoder_0_jmpRelative">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="jmpRelative"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jmpRelativeOut" SIGIS="undef" SIGNAME="Pipelining_Execution_0_jmpRelativeOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_JumpController_0" PORT="jmpRelative"/>
            <CONNECTION INSTANCE="Debugger_0" PORT="pipelineJmpRelative"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="loadClk" SIGIS="undef" SIGNAME="clockcontroller_0_loadClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="loadClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="operand1" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Forwarder_0_forwardedOperand1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="forwardedOperand1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="operand1Out" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="D1"/>
            <CONNECTION INSTANCE="CU_ImmediateManipula_0" PORT="reg1"/>
            <CONNECTION INSTANCE="CU_JumpDestinationSe_0" PORT="register1"/>
            <CONNECTION INSTANCE="CU_WriteSelector_0" PORT="reg1"/>
            <CONNECTION INSTANCE="Debugger_0" PORT="pipelineOperand1"/>
            <CONNECTION INSTANCE="Debugger_0" PORT="aluDin1"/>
            <CONNECTION INSTANCE="FPU_0" PORT="D1"/>
            <CONNECTION INSTANCE="VGA_CPU_Bridge_0" PORT="Reg1_In"/>
            <CONNECTION INSTANCE="mmu_0" PORT="gramDin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="operand2" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Forwarder_0_forwardedOperand2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="forwardedOperand2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="operand2Out" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand2Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="D2"/>
            <CONNECTION INSTANCE="CU_JumpController_0" PORT="flags"/>
            <CONNECTION INSTANCE="CU_RAMAddressControl_0" PORT="reg2"/>
            <CONNECTION INSTANCE="Debugger_0" PORT="pipelineOperand2"/>
            <CONNECTION INSTANCE="Debugger_0" PORT="aluDin2"/>
            <CONNECTION INSTANCE="FPU_0" PORT="D2"/>
            <CONNECTION INSTANCE="VGA_CPU_Bridge_0" PORT="Reg2_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ramBankID" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Forwarder_0_forwardedBankID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="forwardedBankID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ramBankIDOut" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_ramBankIDOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="pipelineRamBankid"/>
            <CONNECTION INSTANCE="mmu_0" PORT="gramBank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ramRead" SIGIS="undef" SIGNAME="CU_Decoder_0_ramRead">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="ramRead"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ramReadOut" SIGIS="undef" SIGNAME="Pipelining_Execution_0_ramReadOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="pipelineRamRead"/>
            <CONNECTION INSTANCE="mmu_0" PORT="gramOe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ramSrc" SIGIS="undef" SIGNAME="CU_Decoder_0_ramAddressSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="ramAddressSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ramSrcOut" SIGIS="undef" SIGNAME="Pipelining_Execution_0_ramSrcOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_RAMAddressControl_0" PORT="ramAddressSrc"/>
            <CONNECTION INSTANCE="Debugger_0" PORT="pipelineRamSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ramWrite" SIGIS="undef" SIGNAME="CU_Decoder_0_ramWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="ramWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ramWriteOut" SIGIS="undef" SIGNAME="Pipelining_Execution_0_ramWriteOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="pipelineRamWrite"/>
            <CONNECTION INSTANCE="mmu_0" PORT="gramWe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_Reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rfWrite" SIGIS="undef" SIGNAME="CU_Decoder_0_rfWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="rfWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rfWriteOut" SIGIS="undef" SIGNAME="Pipelining_Execution_0_rfWriteOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="execWritesReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="whb" SIGIS="undef" SIGNAME="CU_Decoder_0_rfWHB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="rfWHB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="whbOut" SIGIS="undef" SIGNAME="Pipelining_Execution_0_whbOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_ImmediateManipula_0" PORT="rfWHB"/>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="whb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wlb" SIGIS="undef" SIGNAME="CU_Decoder_0_rfWLB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="rfWLB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wlbOut" SIGIS="undef" SIGNAME="Pipelining_Execution_0_wlbOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_ImmediateManipula_0" PORT="rfWLB"/>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="wlb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="writeAddress" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_0_writeBackRegister">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="writeBackRegister"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="writeAddressOut" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_writeAddressOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="execRegWriteAddr"/>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="writeAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="writeDataSel" RIGHT="0" SIGIS="undef" SIGNAME="CU_Decoder_0_writeDataSelect">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="writeDataSelect"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="writeDataSelOut" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_writeDataSelOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_WriteSelector_0" PORT="writeSel"/>
            <CONNECTION INSTANCE="Debugger_0" PORT="pipelineWriteDataSel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Pipelining_Forwarder_0" HWVERSION="1.0" INSTANCE="Pipelining_Forwarder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Pipelining_Forwarder" VLNV="xilinx.com:module_ref:Pipelining_Forwarder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_Pipelining_Forwarder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="currentBankID" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_BankID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="BankID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="execIsALUOp" SIGIS="undef" SIGNAME="Pipelining_Execution_0_isALUOpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="isALUOpOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="execRegWriteAddr" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_writeAddressOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="writeAddressOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="execWritesReg" SIGIS="undef" SIGNAME="Pipelining_Execution_0_rfWriteOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="rfWriteOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="executionFlags" RIGHT="0" SIGIS="undef" SIGNAME="CU_WriteSelector_0_flags">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_WriteSelector_0" PORT="flags"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="executionWriteData" RIGHT="0" SIGIS="undef" SIGNAME="CU_WriteSelector_0_writeData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_WriteSelector_0" PORT="writeData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="forwardedBankID" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Forwarder_0_forwardedBankID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="regfileBankid"/>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="ramBankID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="forwardedOperand1" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Forwarder_0_forwardedOperand1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="forwardedOperand2" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Forwarder_0_forwardedOperand2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="reg1Addr" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_0_register1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="register1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="reg1Data" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_Reg1Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="Reg1Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reg1Read" SIGIS="undef" SIGNAME="CU_Decoder_0_reg1Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="reg1Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="reg2Addr" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_0_register2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="register2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="reg2Data" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_Reg2Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="Reg2Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reg2Read" SIGIS="undef" SIGNAME="CU_Decoder_0_reg2Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="reg2Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rfIsRAMOp" SIGIS="undef" SIGNAME="CU_Decoder_0_isRAMOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_Decoder_0" PORT="isRAMOp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Pipelining_WriteBack_0" HWVERSION="1.0" INSTANCE="Pipelining_WriteBack_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Pipelining_WriteBackStage" VLNV="xilinx.com:module_ref:Pipelining_WriteBackStage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_Pipelining_WriteBack_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="flags" RIGHT="0" SIGIS="undef" SIGNAME="CU_WriteSelector_0_flags">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_WriteSelector_0" PORT="flags"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="flagsOut" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_WriteBack_0_flagsOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="Flags"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="instrLoadClk" SIGIS="undef" SIGNAME="clockcontroller_0_loadClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="loadClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="isALUOp" SIGIS="undef" SIGNAME="Pipelining_Execution_0_isALUOpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="isALUOpOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="isALUOpOut" SIGIS="undef" SIGNAME="Pipelining_WriteBack_0_isALUOpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="regfileOverwriteFlag"/>
            <CONNECTION INSTANCE="RegFile_0" PORT="OverwriteFl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_Reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rfWEOut" SIGIS="undef" SIGNAME="Pipelining_WriteBack_0_rfWEOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="regfileWriteEnable"/>
            <CONNECTION INSTANCE="RegFile_0" PORT="WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="whb" SIGIS="undef" SIGNAME="Pipelining_Execution_0_whbOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="whbOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wlb" SIGIS="undef" SIGNAME="Pipelining_Execution_0_wlbOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="wlbOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="writeAddress" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_writeAddressOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="writeAddressOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="writeAddressOut" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_WriteBack_0_writeAddressOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="regfileAddrWriteReg"/>
            <CONNECTION INSTANCE="RegFile_0" PORT="AddrWriteReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="writeData" RIGHT="0" SIGIS="undef" SIGNAME="CU_WriteSelector_0_writeData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_WriteSelector_0" PORT="writeData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="writeDataOut" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_WriteBack_0_writeDataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="regfileWriteData"/>
            <CONNECTION INSTANCE="RegFile_0" PORT="WriteData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ProgramCounter_0" HWVERSION="1.0" INSTANCE="ProgramCounter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ProgramCounter" VLNV="xilinx.com:module_ref:ProgramCounter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_ProgramCounter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="CU_JumpController_0_pcNext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_JumpController_0" PORT="pcNext"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ProgramCounter_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_JumpController_0" PORT="pcCurrent"/>
            <CONNECTION INSTANCE="Debugger_0" PORT="pcDout"/>
            <CONNECTION INSTANCE="mmu_0" PORT="iramAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jmp" SIGIS="undef" SIGNAME="CU_JumpController_0_pcLoad">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_JumpController_0" PORT="pcLoad"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="loadCLK" SIGIS="undef" SIGNAME="clockcontroller_0_loadClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="loadClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_Reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stalled" SIGIS="undef" SIGNAME="Pipelining_Controller_0_stalled">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Controller_0" PORT="stalled"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RX_UART_0" HWVERSION="1.0" INSTANCE="RX_UART_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RX_UART" VLNV="xilinx.com:module_ref:RX_UART:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLKS_PER_BIT_G" VALUE="434"/>
        <PARAMETER NAME="Component_Name" VALUE="main_RX_UART_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clockcontroller_0_debugClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="debugClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dataOutput" RIGHT="0" SIGIS="undef" SIGNAME="RX_UART_0_dataOutput">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="rxData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataValid" SIGIS="undef" SIGNAME="RX_UART_0_dataValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="rxDataValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rxSerialInput" SIGIS="undef" SIGNAME="External_Ports_RX_UART_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RX_UART_IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RegFile_0" HWVERSION="1.0" INSTANCE="RegFile_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RegFile" VLNV="xilinx.com:module_ref:RegFile:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_RegFile_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="AddrReg1" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_0_register1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="register1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="AddrReg2" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_0_register2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="register2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="AddrWriteReg" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_WriteBack_0_writeAddressOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="writeAddressOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="BankID" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_BankID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="currentBankID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="Flags" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_WriteBack_0_flagsOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="flagsOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="OverwriteFl" SIGIS="undef" SIGNAME="Pipelining_WriteBack_0_isALUOpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="isALUOpOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Reg1Data" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_Reg1Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="regfileReg1Data"/>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="reg1Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Reg2Data" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_Reg2Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="regfileReg2Data"/>
            <CONNECTION INSTANCE="Pipelining_Forwarder_0" PORT="reg2Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WE" SIGIS="undef" SIGNAME="Pipelining_WriteBack_0_rfWEOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="rfWEOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="WriteData" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_WriteBack_0_writeDataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="writeDataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="loadClk" SIGIS="undef" SIGNAME="clockcontroller_0_loadClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="loadClk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TX_UART_0" HWVERSION="1.0" INSTANCE="TX_UART_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="TX_UART" VLNV="xilinx.com:module_ref:TX_UART:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLKS_PER_BIT_G" VALUE="434"/>
        <PARAMETER NAME="Component_Name" VALUE="main_TX_UART_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clockcontroller_0_debugClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="debugClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dataIn" RIGHT="0" SIGIS="undef" SIGNAME="Debugger_0_txData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="txData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dataValid" SIGIS="undef" SIGNAME="Debugger_0_txDataValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="txDataValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sendValid" SIGIS="undef" SIGNAME="TX_UART_0_sendValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="txDataSended"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="txOutput" SIGIS="undef" SIGNAME="TX_UART_0_txOutput">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TX_UART_OUT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/VGA_CPU_Bridge_0" HWVERSION="1.0" INSTANCE="VGA_CPU_Bridge_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="VGA_CPU_Bridge" VLNV="xilinx.com:module_ref:VGA_CPU_Bridge:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_VGA_CPU_Bridge_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="Arg1_out" RIGHT="0" SIGIS="undef" SIGNAME="VGA_CPU_Bridge_0_Arg1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPU_0" PORT="Bridge_Arg1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Arg2_out" RIGHT="0" SIGIS="undef" SIGNAME="VGA_CPU_Bridge_0_Arg2_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPU_0" PORT="Bridge_Arg2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="GPU_Command_out" RIGHT="0" SIGIS="undef" SIGNAME="VGA_CPU_Bridge_0_GPU_Command_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPU_0" PORT="Bridge_Command"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="Immediate_In" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_immediateOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="immediateOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="InstrLoad_CLK" SIGIS="clk" SIGNAME="clockcontroller_0_loadClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="loadClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IsGPU_OP" SIGIS="undef" SIGNAME="Pipelining_Execution_0_isGPUOpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="isGPUOpOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IsGPU_OP_out" SIGIS="undef" SIGNAME="VGA_CPU_Bridge_0_IsGPU_OP_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPU_0" PORT="Bridge_IsGPU_OP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="Reg1_In" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand1Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="Reg2_In" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand2Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand2Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_Reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/VGA_Controller_0" HWVERSION="1.0" INSTANCE="VGA_Controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="VGA_Controller" VLNV="xilinx.com:module_ref:VGA_Controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_VGA_Controller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="InstrExec_CLK" SIGIS="clk" SIGNAME="clockcontroller_0_vgaClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="vgaClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VGAFramBufferSelect" SIGIS="undef" SIGNAME="GPU_0_VGAFramBufferSelect">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPU_0" PORT="VGAFramBufferSelect"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="VRAM_Addr" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Controller_0_VRAM_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vgaAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="VRAM_Clk" SIGIS="clk" SIGNAME="VGA_Controller_0_VRAM_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vgaClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="VRAM_Data" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vgaDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vgaDout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Controller_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="g" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Controller_0_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="h_sync" SIGIS="undef" SIGNAME="VGA_Controller_0_h_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="h_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ioe" SIGIS="undef" SIGNAME="VGA_Controller_0_ioe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ioe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="r" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Controller_0_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="v_sync" SIGIS="undef" SIGNAME="VGA_Controller_0_v_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="v_sync"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clockcontroller_0" HWVERSION="1.0" INSTANCE="clockcontroller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clockcontroller" VLNV="xilinx.com:module_ref:clockcontroller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_clockcontroller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk100mhzIn" SIGIS="undef" SIGNAME="External_Ports_clk100mhzIn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk100mhzIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk100mhzOut" SIGIS="undef" SIGNAME="clockcontroller_0_clk100mhzOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="clk100mhzIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="debugClk" SIGIS="clk" SIGNAME="clockcontroller_0_debugClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="clk"/>
            <CONNECTION INSTANCE="RX_UART_0" PORT="clk"/>
            <CONNECTION INSTANCE="TX_UART_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugEnable" SIGIS="undef" SIGNAME="Debugger_0_debugEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="debugEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugMmuOverrideEnable" SIGIS="undef" SIGNAME="Debugger_0_mmuDebugOverrideEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="mmuDebugOverrideEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugMockClk" SIGIS="undef" SIGNAME="Debugger_0_ccDebugMockClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="ccDebugMockClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugReset" SIGIS="undef" SIGNAME="Debugger_0_ccDebugReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="ccDebugReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="faultReset" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="External_Ports_fault_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fault_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="loadClk" SIGIS="clk" SIGNAME="clockcontroller_0_loadClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPU_0" PORT="InstrLoad_CLK"/>
            <CONNECTION INSTANCE="Pipelining_Controller_0" PORT="loadClk"/>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="loadClk"/>
            <CONNECTION INSTANCE="Pipelining_WriteBack_0" PORT="instrLoadClk"/>
            <CONNECTION INSTANCE="ProgramCounter_0" PORT="loadCLK"/>
            <CONNECTION INSTANCE="RegFile_0" PORT="loadClk"/>
            <CONNECTION INSTANCE="VGA_CPU_Bridge_0" PORT="InstrLoad_CLK"/>
            <CONNECTION INSTANCE="mmio_0" PORT="clk50mhzIn"/>
            <CONNECTION INSTANCE="mmu_0" PORT="loadClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="vgaClk" SIGIS="clk" SIGNAME="clockcontroller_0_vgaClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Controller_0" PORT="InstrExec_CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mmio_0" HWVERSION="1.0" INSTANCE="mmio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mmio" VLNV="xilinx.com:module_ref:mmio:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_mmio_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_mmioMemAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="mmioMemAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn00" SIGIS="undef" SIGNAME="External_Ports_btn00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn01" SIGIS="undef" SIGNAME="External_Ports_btn01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn02" SIGIS="undef" SIGNAME="External_Ports_btn02">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn02"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn03" SIGIS="undef" SIGNAME="External_Ports_btn03">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn03"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn04" SIGIS="undef" SIGNAME="External_Ports_btn04">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn04"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn05" SIGIS="undef" SIGNAME="External_Ports_btn05">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn05"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn06" SIGIS="undef" SIGNAME="External_Ports_btn06">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn06"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn07" SIGIS="undef" SIGNAME="External_Ports_btn07">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn07"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn08" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn09" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn10" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn11" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn12" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn13" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn14" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn15" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn16" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn17" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn18" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn19" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="mmu_0_mmioMemClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="mmioMemClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk100mhzIn" SIGIS="undef" SIGNAME="clockcontroller_0_clk100mhzOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="clk100mhzOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk50mhzIn" SIGIS="undef" SIGNAME="clockcontroller_0_loadClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="loadClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_mmioMemDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="mmioMemDin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="mmioMemDout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led00" SIGIS="undef" SIGNAME="mmio_0_led00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led01" SIGIS="undef" SIGNAME="mmio_0_led01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led02" SIGIS="undef" SIGNAME="mmio_0_led02">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led02"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led03" SIGIS="undef" SIGNAME="mmio_0_led03">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led03"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led04" SIGIS="undef"/>
        <PORT DIR="O" NAME="led05" SIGIS="undef"/>
        <PORT DIR="O" NAME="led06" SIGIS="undef"/>
        <PORT DIR="O" NAME="led07" SIGIS="undef"/>
        <PORT DIR="O" NAME="led08" SIGIS="undef"/>
        <PORT DIR="O" NAME="led09" SIGIS="undef"/>
        <PORT DIR="O" NAME="led10" SIGIS="undef"/>
        <PORT DIR="O" NAME="led11" SIGIS="undef"/>
        <PORT DIR="O" NAME="led12" SIGIS="undef"/>
        <PORT DIR="O" NAME="led13" SIGIS="undef"/>
        <PORT DIR="O" NAME="led14" SIGIS="undef"/>
        <PORT DIR="O" NAME="led15" SIGIS="undef"/>
        <PORT DIR="O" NAME="led16" SIGIS="undef"/>
        <PORT DIR="O" NAME="led17" SIGIS="undef"/>
        <PORT DIR="O" NAME="led18" SIGIS="undef"/>
        <PORT DIR="O" NAME="led19" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="rgb0" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rgb0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="rgb1" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rgb1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="rgb2" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rgb2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="rgb3" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rgb3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rho" SIGIS="undef" SIGNAME="mmio_0_rho">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="RHO_PIN"/>
            <CONNECTION INSTANCE="CU_JumpController_0" PORT="rhoPin"/>
            <CONNECTION INSTANCE="FPU_0" PORT="RHO_PIN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="mmu_0_mmioMemWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="mmioMemWe"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mmu_0" HWVERSION="1.0" INSTANCE="mmu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mmu" VLNV="xilinx.com:module_ref:mmu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_mmu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="debugAddr" RIGHT="0" SIGIS="undef" SIGNAME="Debugger_0_mmuDebugAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="mmuDebugAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="debugBank" RIGHT="0" SIGIS="undef" SIGNAME="Debugger_0_mmuDebugBank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="mmuDebugBank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugClk" SIGIS="undef" SIGNAME="Debugger_0_mmuDebugClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="mmuDebugClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="debugDin" RIGHT="0" SIGIS="undef" SIGNAME="Debugger_0_mmuDebugDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="mmuDebugDin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="debugDout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_debugDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="mmuDebugDout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugEnable" SIGIS="undef" SIGNAME="Debugger_0_debugEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="debugEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugOverrideEnable" SIGIS="undef" SIGNAME="Debugger_0_mmuDebugOverrideEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="mmuDebugOverrideEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugWe" SIGIS="undef" SIGNAME="Debugger_0_mmuDebugWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debugger_0" PORT="mmuDebugWe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="gpuAddr" RIGHT="0" SIGIS="undef" SIGNAME="GPU_0_VRAM_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPU_0" PORT="VRAM_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpuClk" SIGIS="undef" SIGNAME="GPU_0_VRAM_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPU_0" PORT="VRAM_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="gpuDin" RIGHT="0" SIGIS="undef" SIGNAME="GPU_0_VRAM_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPU_0" PORT="VRAM_Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="gpuDout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpuWe" SIGIS="undef" SIGNAME="GPU_0_VRAM_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPU_0" PORT="VRAM_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="gramAddr" RIGHT="0" SIGIS="undef" SIGNAME="CU_RAMAddressControl_0_ramAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_RAMAddressControl_0" PORT="ramAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="gramBank" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_ramBankIDOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="ramBankIDOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="gramDin" RIGHT="0" SIGIS="undef" SIGNAME="Pipelining_Execution_0_operand1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="operand1Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="gramDout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_gramDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_WriteSelector_0" PORT="ramOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gramOe" SIGIS="undef" SIGNAME="Pipelining_Execution_0_ramReadOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="ramReadOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gramWe" SIGIS="undef" SIGNAME="Pipelining_Execution_0_ramWriteOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Execution_0" PORT="ramWriteOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iramAddr" RIGHT="0" SIGIS="undef" SIGNAME="ProgramCounter_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ProgramCounter_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="iramDout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_iramDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipelining_Controller_0" PORT="instructionIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="loadClk" SIGIS="undef" SIGNAME="clockcontroller_0_loadClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="loadClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="mmioMemAddr" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_mmioMemAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmioMemClk" SIGIS="undef" SIGNAME="mmu_0_mmioMemClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="mmioMemDin" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_mmioMemDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="mmioMemDout" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmioMemWe" SIGIS="undef" SIGNAME="mmu_0_mmioMemWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="vgaAddr" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Controller_0_VRAM_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Controller_0" PORT="VRAM_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vgaClk" SIGIS="undef" SIGNAME="VGA_Controller_0_VRAM_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Controller_0" PORT="VRAM_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="vgaDout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vgaDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Controller_0" PORT="VRAM_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="vramaMemAddr" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vramaMemAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vramaMemClk" SIGIS="undef" SIGNAME="mmu_0_vramaMemClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="vramaMemDin" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vramaMemDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="vramaMemDout" RIGHT="0" SIGIS="undef" SIGNAME="vram_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="vramaMemWe" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vramaMemWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="vrambMemAddr" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vrambMemAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vrambMemClk" SIGIS="undef" SIGNAME="mmu_0_vrambMemClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="vrambMemDin" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vrambMemDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="vrambMemDout" RIGHT="0" SIGIS="undef" SIGNAME="vram_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="vrambMemWe" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vrambMemWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/vram_bram" HWVERSION="8.4" INSTANCE="vram_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="24"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     29.87085 mW"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="65535"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="65535"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="12"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="12"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="65535"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="65535"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="12"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="12"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Algorithm" VALUE="Fixed_Primitives"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Component_Name" VALUE="main_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="Enable_A" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="Read_Width_A" VALUE="12"/>
        <PARAMETER NAME="Read_Width_B" VALUE="12"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="65535"/>
        <PARAMETER NAME="Write_Width_A" VALUE="12"/>
        <PARAMETER NAME="Write_Width_B" VALUE="12"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vramaMemAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vramaMemAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vrambMemAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vrambMemAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="mmu_0_vramaMemClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vramaMemClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="mmu_0_vrambMemClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vrambMemClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vramaMemDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vramaMemDin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vrambMemDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vrambMemDin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="vram_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vramaMemDout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="vram_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vrambMemDout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vramaMemWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vramaMemWe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vrambMemWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vrambMemWe"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ADDRESS_MODE" VALUE="BYTE_ADDRESS"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ADDRESS_MODE" VALUE="BYTE_ADDRESS"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="main_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="btn08"/>
            <CONNECTION INSTANCE="mmio_0" PORT="btn09"/>
            <CONNECTION INSTANCE="mmio_0" PORT="btn10"/>
            <CONNECTION INSTANCE="mmio_0" PORT="btn11"/>
            <CONNECTION INSTANCE="mmio_0" PORT="btn12"/>
            <CONNECTION INSTANCE="mmio_0" PORT="btn13"/>
            <CONNECTION INSTANCE="mmio_0" PORT="btn14"/>
            <CONNECTION INSTANCE="mmio_0" PORT="btn15"/>
            <CONNECTION INSTANCE="mmio_0" PORT="btn16"/>
            <CONNECTION INSTANCE="mmio_0" PORT="btn17"/>
            <CONNECTION INSTANCE="mmio_0" PORT="btn18"/>
            <CONNECTION INSTANCE="mmio_0" PORT="btn19"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
