

================================================================
== Vitis HLS Report for 'mmWBramWriter'
================================================================
* Date:           Tue Mar 29 18:44:17 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        IWR_BRAM_writer
* Solution:       mmWaveBramWriter (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.950 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_loop   |       32|       32|         2|          1|          1|    32|       yes|
        |- write_loop  |        ?|        ?|         5|          -|          -|     ?|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %buffer_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %buffer_in"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_out, i64 666, i64 207, i64 4294967295"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_out"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.35ns)   --->   "%buffer_V = alloca i64 1" [mmWaveBramWriter.cpp:17]   --->   Operation 17 'alloca' 'buffer_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%br_ln30 = br void" [mmWaveBramWriter.cpp:30]   --->   Operation 18 'br' 'br_ln30' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln30, void %.split5, i6 0, void" [mmWaveBramWriter.cpp:30]   --->   Operation 19 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%last_point = phi i1 %last_point_1, void %.split5, i1 0, void"   --->   Operation 20 'phi' 'last_point' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%n_points_1 = phi i32 %n_points, void %.split5, i32 32, void"   --->   Operation 21 'phi' 'n_points_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.88ns)   --->   "%add_ln30 = add i6 %i, i6 1" [mmWaveBramWriter.cpp:30]   --->   Operation 22 'add' 'add_ln30' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "%icmp_ln30 = icmp_eq  i6 %i, i6 32" [mmWaveBramWriter.cpp:30]   --->   Operation 24 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split5, void %_Z10loadBufferP7ap_uintILi128EES1_.exit" [mmWaveBramWriter.cpp:30]   --->   Operation 26 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i" [mmWaveBramWriter.cpp:30]   --->   Operation 27 'zext' 'i_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buffer_in_addr = getelementptr i128 %buffer_in, i64 0, i64 %i_cast"   --->   Operation 28 'getelementptr' 'buffer_in_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.35ns)   --->   "%buffer_in_load = load i5 %buffer_in_addr"   --->   Operation 29 'load' 'buffer_in_load' <Predicate = (!icmp_ln30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 4.95>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [mmWaveBramWriter.cpp:27]   --->   Operation 30 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (1.35ns)   --->   "%buffer_in_load = load i5 %buffer_in_addr"   --->   Operation 31 'load' 'buffer_in_load' <Predicate = (!icmp_ln30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 32 [1/1] (1.46ns)   --->   "%icmp_ln870 = icmp_eq  i128 %buffer_in_load, i128 0"   --->   Operation 32 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln30)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node n_points)   --->   "%trunc_ln32 = trunc i6 %i" [mmWaveBramWriter.cpp:32]   --->   Operation 33 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node n_points)   --->   "%zext_ln32 = zext i5 %trunc_ln32" [mmWaveBramWriter.cpp:32]   --->   Operation 34 'zext' 'zext_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node n_points)   --->   "%select_ln32 = select i1 %last_point, i32 %n_points_1, i32 %zext_ln32" [mmWaveBramWriter.cpp:32]   --->   Operation 35 'select' 'select_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.52ns) (out node of the LUT)   --->   "%n_points = select i1 %icmp_ln870, i32 %select_ln32, i32 %n_points_1" [mmWaveBramWriter.cpp:32]   --->   Operation 36 'select' 'n_points' <Predicate = (!icmp_ln30)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.33ns)   --->   "%last_point_1 = or i1 %icmp_ln870, i1 %last_point" [mmWaveBramWriter.cpp:32]   --->   Operation 37 'or' 'last_point_1' <Predicate = (!icmp_ln30)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%buffer_V_addr = getelementptr i128 %buffer_V, i64 0, i64 %i_cast" [mmWaveBramWriter.cpp:30]   --->   Operation 38 'getelementptr' 'buffer_V_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.45ns)   --->   "%select_ln39 = select i1 %last_point_1, i128 0, i128 %buffer_in_load" [mmWaveBramWriter.cpp:39]   --->   Operation 39 'select' 'select_ln39' <Predicate = (!icmp_ln30)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.35ns)   --->   "%store_ln42 = store i128 %select_ln39, i5 %buffer_V_addr" [mmWaveBramWriter.cpp:42]   --->   Operation 40 'store' 'store_ln42' <Predicate = (!icmp_ln30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%buffer_out_addr = getelementptr i32 %buffer_out, i64 0, i64 0" [mmWaveBramWriter.cpp:52]   --->   Operation 42 'getelementptr' 'buffer_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.35ns)   --->   "%store_ln52 = store i32 %n_points_1, i8 %buffer_out_addr" [mmWaveBramWriter.cpp:52]   --->   Operation 43 'store' 'store_ln52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>
ST_4 : Operation 44 [1/1] (0.48ns)   --->   "%br_ln54 = br void" [mmWaveBramWriter.cpp:54]   --->   Operation 44 'br' 'br_ln54' <Predicate = true> <Delay = 0.48>

State 5 <SV = 3> <Delay = 1.35>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%i_1 = phi i32 %add_ln54, void %.split, i32 0, void %_Z10loadBufferP7ap_uintILi128EES1_.exit" [mmWaveBramWriter.cpp:54]   --->   Operation 45 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.20ns)   --->   "%add_ln54 = add i32 %i_1, i32 1" [mmWaveBramWriter.cpp:54]   --->   Operation 46 'add' 'add_ln54' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i32 %i_1" [mmWaveBramWriter.cpp:54]   --->   Operation 47 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.11ns)   --->   "%icmp_ln54 = icmp_eq  i32 %i_1, i32 %n_points_1" [mmWaveBramWriter.cpp:54]   --->   Operation 48 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.split, void %_Z11writeBufferP7ap_uintILi128EEPji.exit.loopexit" [mmWaveBramWriter.cpp:54]   --->   Operation 49 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%buffer_V_addr_1 = getelementptr i128 %buffer_V, i64 0, i64 %zext_ln54"   --->   Operation 50 'getelementptr' 'buffer_V_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (1.35ns)   --->   "%p_Val2_s = load i5 %buffer_V_addr_1"   --->   Operation 51 'load' 'p_Val2_s' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i32 %i_1" [mmWaveBramWriter.cpp:60]   --->   Operation 52 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [mmWaveBramWriter.cpp:23]   --->   Operation 53 'ret' 'ret_ln23' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.70>
ST_6 : Operation 54 [1/2] (1.35ns)   --->   "%p_Val2_s = load i5 %buffer_V_addr_1"   --->   Operation 54 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_Val2_s, i32 96, i32 127"   --->   Operation 55 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln60, i2 0" [mmWaveBramWriter.cpp:60]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln57 = or i8 %shl_ln, i8 1" [mmWaveBramWriter.cpp:57]   --->   Operation 57 'or' 'or_ln57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %or_ln57" [mmWaveBramWriter.cpp:57]   --->   Operation 58 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%buffer_out_addr_1 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln57" [mmWaveBramWriter.cpp:57]   --->   Operation 59 'getelementptr' 'buffer_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.35ns)   --->   "%store_ln57 = store i32 %p_Result_s, i8 %buffer_out_addr_1" [mmWaveBramWriter.cpp:57]   --->   Operation 60 'store' 'store_ln57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_Val2_s, i32 64, i32 95"   --->   Operation 61 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 63"   --->   Operation 62 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i128 %p_Val2_s"   --->   Operation 63 'trunc' 'trunc_ln708' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.35>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln58 = or i8 %shl_ln, i8 2" [mmWaveBramWriter.cpp:58]   --->   Operation 64 'or' 'or_ln58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i8 %or_ln58" [mmWaveBramWriter.cpp:58]   --->   Operation 65 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%buffer_out_addr_2 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln58" [mmWaveBramWriter.cpp:58]   --->   Operation 66 'getelementptr' 'buffer_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 %p_Result_1, i8 %buffer_out_addr_2" [mmWaveBramWriter.cpp:58]   --->   Operation 67 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln59 = or i8 %shl_ln, i8 3" [mmWaveBramWriter.cpp:59]   --->   Operation 68 'or' 'or_ln59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i8 %or_ln59" [mmWaveBramWriter.cpp:59]   --->   Operation 69 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%buffer_out_addr_3 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln59" [mmWaveBramWriter.cpp:59]   --->   Operation 70 'getelementptr' 'buffer_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (1.35ns)   --->   "%store_ln59 = store i32 %p_Result_2, i8 %buffer_out_addr_3" [mmWaveBramWriter.cpp:59]   --->   Operation 71 'store' 'store_ln59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>

State 9 <SV = 7> <Delay = 2.25>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [mmWaveBramWriter.cpp:54]   --->   Operation 72 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.90ns)   --->   "%add_ln60 = add i8 %shl_ln, i8 4" [mmWaveBramWriter.cpp:60]   --->   Operation 73 'add' 'add_ln60' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %add_ln60" [mmWaveBramWriter.cpp:60]   --->   Operation 74 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%buffer_out_addr_4 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln60" [mmWaveBramWriter.cpp:60]   --->   Operation 75 'getelementptr' 'buffer_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (1.35ns)   --->   "%store_ln60 = store i32 %trunc_ln708, i8 %buffer_out_addr_4" [mmWaveBramWriter.cpp:60]   --->   Operation 76 'store' 'store_ln60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
buffer_V          (alloca           ) [ 0011111111]
br_ln30           (br               ) [ 0111000000]
i                 (phi              ) [ 0011000000]
last_point        (phi              ) [ 0011000000]
n_points_1        (phi              ) [ 0011111111]
add_ln30          (add              ) [ 0111000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000]
icmp_ln30         (icmp             ) [ 0011000000]
empty             (speclooptripcount) [ 0000000000]
br_ln30           (br               ) [ 0000000000]
i_cast            (zext             ) [ 0011000000]
buffer_in_addr    (getelementptr    ) [ 0011000000]
specloopname_ln27 (specloopname     ) [ 0000000000]
buffer_in_load    (load             ) [ 0000000000]
icmp_ln870        (icmp             ) [ 0000000000]
trunc_ln32        (trunc            ) [ 0000000000]
zext_ln32         (zext             ) [ 0000000000]
select_ln32       (select           ) [ 0000000000]
n_points          (select           ) [ 0111000000]
last_point_1      (or               ) [ 0111000000]
buffer_V_addr     (getelementptr    ) [ 0000000000]
select_ln39       (select           ) [ 0000000000]
store_ln42        (store            ) [ 0000000000]
br_ln0            (br               ) [ 0111000000]
buffer_out_addr   (getelementptr    ) [ 0000000000]
store_ln52        (store            ) [ 0000000000]
br_ln54           (br               ) [ 0000111111]
i_1               (phi              ) [ 0000010000]
add_ln54          (add              ) [ 0000111111]
zext_ln54         (zext             ) [ 0000000000]
icmp_ln54         (icmp             ) [ 0000011111]
br_ln54           (br               ) [ 0000000000]
buffer_V_addr_1   (getelementptr    ) [ 0000001000]
trunc_ln60        (trunc            ) [ 0000001000]
ret_ln23          (ret              ) [ 0000000000]
p_Val2_s          (load             ) [ 0000000000]
p_Result_s        (partselect       ) [ 0000000000]
shl_ln            (bitconcatenate   ) [ 0000000111]
or_ln57           (or               ) [ 0000000000]
zext_ln57         (zext             ) [ 0000000000]
buffer_out_addr_1 (getelementptr    ) [ 0000000000]
store_ln57        (store            ) [ 0000000000]
p_Result_1        (partselect       ) [ 0000000100]
p_Result_2        (partselect       ) [ 0000000110]
trunc_ln708       (trunc            ) [ 0000000111]
or_ln58           (or               ) [ 0000000000]
zext_ln58         (zext             ) [ 0000000000]
buffer_out_addr_2 (getelementptr    ) [ 0000000000]
store_ln58        (store            ) [ 0000000000]
or_ln59           (or               ) [ 0000000000]
zext_ln59         (zext             ) [ 0000000000]
buffer_out_addr_3 (getelementptr    ) [ 0000000000]
store_ln59        (store            ) [ 0000000000]
specloopname_ln54 (specloopname     ) [ 0000000000]
add_ln60          (add              ) [ 0000000000]
zext_ln60         (zext             ) [ 0000000000]
buffer_out_addr_4 (getelementptr    ) [ 0000000000]
store_ln60        (store            ) [ 0000000000]
br_ln0            (br               ) [ 0000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_out"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="buffer_V_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buffer_in_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="128" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_in_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_in_load/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="buffer_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="1"/>
<pin id="109" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_V_addr/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="128" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln42/3 p_Val2_s/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="buffer_out_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/4 store_ln57/6 store_ln58/7 store_ln59/8 store_ln60/9 "/>
</bind>
</comp>

<comp id="131" class="1004" name="buffer_V_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="0"/>
<pin id="135" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_V_addr_1/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="buffer_out_addr_1_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr_1/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buffer_out_addr_2_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr_2/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="buffer_out_addr_3_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr_3/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="buffer_out_addr_4_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr_4/9 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="1"/>
<pin id="172" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="last_point_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_point (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="last_point_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_point/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="n_points_1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_points_1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="n_points_1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="7" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_points_1/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_1_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln30_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln30_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="0" index="1" bw="6" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln870_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="128" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln32_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="1"/>
<pin id="243" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln32_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln32_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="n_points_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="0" index="2" bw="32" slack="1"/>
<pin id="261" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_points/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="last_point_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="1"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="last_point_1/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln39_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="128" slack="0"/>
<pin id="275" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln54_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln54_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln54_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2"/>
<pin id="294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln60_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_Result_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="128" slack="0"/>
<pin id="304" dir="0" index="2" bw="8" slack="0"/>
<pin id="305" dir="0" index="3" bw="8" slack="0"/>
<pin id="306" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="shl_ln_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="6" slack="1"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln57_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln57_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Result_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="128" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="0" index="3" bw="8" slack="0"/>
<pin id="335" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_Result_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="128" slack="0"/>
<pin id="343" dir="0" index="2" bw="7" slack="0"/>
<pin id="344" dir="0" index="3" bw="7" slack="0"/>
<pin id="345" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln708_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="128" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="or_ln58_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="1"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58/7 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln58_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="or_ln59_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="2"/>
<pin id="366" dir="0" index="1" bw="3" slack="0"/>
<pin id="367" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln59_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/8 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln60_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="3"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/9 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln60_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/9 "/>
</bind>
</comp>

<comp id="384" class="1005" name="add_ln30_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="389" class="1005" name="icmp_ln30_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="393" class="1005" name="i_cast_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="398" class="1005" name="buffer_in_addr_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="1"/>
<pin id="400" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_in_addr "/>
</bind>
</comp>

<comp id="403" class="1005" name="n_points_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_points "/>
</bind>
</comp>

<comp id="408" class="1005" name="last_point_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_point_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="add_ln54_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="421" class="1005" name="buffer_V_addr_1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="1"/>
<pin id="423" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_V_addr_1 "/>
</bind>
</comp>

<comp id="426" class="1005" name="trunc_ln60_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="1"/>
<pin id="428" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="431" class="1005" name="shl_ln_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="1"/>
<pin id="433" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="438" class="1005" name="p_Result_1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="p_Result_2_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="2"/>
<pin id="445" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="trunc_ln708_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="3"/>
<pin id="450" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="54" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="54" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="130"><net_src comp="117" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="54" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="131" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="54" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="54" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="205"><net_src comp="194" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="174" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="174" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="174" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="239"><net_src comp="99" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="60" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="170" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="182" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="194" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="245" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="262"><net_src comp="235" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="249" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="194" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="235" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="182" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="99" pin="3"/><net_sink comp="271" pin=2"/></net>

<net id="279"><net_src comp="271" pin="3"/><net_sink comp="111" pin=1"/></net>

<net id="284"><net_src comp="211" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="211" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="295"><net_src comp="211" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="194" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="211" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="62" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="111" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="64" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="66" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="311"><net_src comp="301" pin="4"/><net_sink comp="125" pin=1"/></net>

<net id="317"><net_src comp="68" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="70" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="72" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="336"><net_src comp="62" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="111" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="74" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="76" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="346"><net_src comp="62" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="111" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="78" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="353"><net_src comp="111" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="80" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="354" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="368"><net_src comp="82" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="378"><net_src comp="86" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="374" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="387"><net_src comp="218" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="392"><net_src comp="224" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="230" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="401"><net_src comp="92" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="406"><net_src comp="257" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="411"><net_src comp="265" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="416"><net_src comp="280" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="424"><net_src comp="131" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="429"><net_src comp="297" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="434"><net_src comp="312" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="441"><net_src comp="330" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="446"><net_src comp="340" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="451"><net_src comp="350" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="125" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_out | {4 6 7 8 9 }
 - Input state : 
	Port: mmWBramWriter : buffer_in | {2 3 }
  - Chain level:
	State 1
	State 2
		add_ln30 : 1
		icmp_ln30 : 1
		br_ln30 : 2
		i_cast : 1
		buffer_in_addr : 2
		buffer_in_load : 3
	State 3
		icmp_ln870 : 1
		zext_ln32 : 1
		select_ln32 : 2
		n_points : 3
		last_point_1 : 2
		select_ln39 : 2
		store_ln42 : 3
	State 4
		store_ln52 : 1
	State 5
		add_ln54 : 1
		zext_ln54 : 1
		icmp_ln54 : 1
		br_ln54 : 2
		buffer_V_addr_1 : 2
		p_Val2_s : 3
		trunc_ln60 : 1
	State 6
		p_Result_s : 1
		or_ln57 : 1
		zext_ln57 : 1
		buffer_out_addr_1 : 2
		store_ln57 : 3
		p_Result_1 : 1
		p_Result_2 : 1
		trunc_ln708 : 1
	State 7
		buffer_out_addr_2 : 1
		store_ln58 : 2
	State 8
		buffer_out_addr_3 : 1
		store_ln59 : 2
	State 9
		zext_ln60 : 1
		buffer_out_addr_4 : 2
		store_ln60 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |  select_ln32_fu_249 |    0    |    32   |
|  select  |   n_points_fu_257   |    0    |    32   |
|          |  select_ln39_fu_271 |    0    |   122   |
|----------|---------------------|---------|---------|
|          |   icmp_ln30_fu_224  |    0    |    10   |
|   icmp   |  icmp_ln870_fu_235  |    0    |    50   |
|          |   icmp_ln54_fu_291  |    0    |    20   |
|----------|---------------------|---------|---------|
|          |   add_ln30_fu_218   |    0    |    13   |
|    add   |   add_ln54_fu_280   |    0    |    39   |
|          |   add_ln60_fu_374   |    0    |    15   |
|----------|---------------------|---------|---------|
|          | last_point_1_fu_265 |    0    |    2    |
|    or    |    or_ln57_fu_319   |    0    |    0    |
|          |    or_ln58_fu_354   |    0    |    0    |
|          |    or_ln59_fu_364   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    i_cast_fu_230    |    0    |    0    |
|          |   zext_ln32_fu_245  |    0    |    0    |
|          |   zext_ln54_fu_286  |    0    |    0    |
|   zext   |   zext_ln57_fu_325  |    0    |    0    |
|          |   zext_ln58_fu_359  |    0    |    0    |
|          |   zext_ln59_fu_369  |    0    |    0    |
|          |   zext_ln60_fu_379  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  trunc_ln32_fu_241  |    0    |    0    |
|   trunc  |  trunc_ln60_fu_297  |    0    |    0    |
|          |  trunc_ln708_fu_350 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  p_Result_s_fu_301  |    0    |    0    |
|partselect|  p_Result_1_fu_330  |    0    |    0    |
|          |  p_Result_2_fu_340  |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_312    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   335   |
|----------|---------------------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|buffer_V|    4   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    4   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln30_reg_384   |    6   |
|    add_ln54_reg_413   |   32   |
|buffer_V_addr_1_reg_421|    5   |
| buffer_in_addr_reg_398|    5   |
|      i_1_reg_207      |   32   |
|     i_cast_reg_393    |   64   |
|       i_reg_170       |    6   |
|   icmp_ln30_reg_389   |    1   |
|  last_point_1_reg_408 |    1   |
|   last_point_reg_182  |    1   |
|   n_points_1_reg_194  |   32   |
|    n_points_reg_403   |   32   |
|   p_Result_1_reg_438  |   32   |
|   p_Result_2_reg_443  |   32   |
|     shl_ln_reg_431    |    8   |
|   trunc_ln60_reg_426  |    6   |
|  trunc_ln708_reg_448  |   32   |
+-----------------------+--------+
|         Total         |   327  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99  |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_111 |  p0  |   3  |   5  |   15   ||    14   |
|  grp_access_fu_125 |  p0  |   5  |   8  |   40   ||    26   |
|  grp_access_fu_125 |  p1  |   5  |  32  |   160  ||    26   |
|      i_reg_170     |  p0  |   2  |   6  |   12   ||    9    |
| last_point_reg_182 |  p0  |   2  |   1  |    2   ||    9    |
| n_points_1_reg_194 |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   303  ||  3.829  ||   102   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   335  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   102  |
|  Register |    -   |    -   |   327  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   327  |   437  |
+-----------+--------+--------+--------+--------+
